
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004985                       # Number of seconds simulated (Second)
simTicks                                   4985060500                       # Number of ticks simulated (Tick)
finalTick                                  4985060500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    815.89                       # Real time elapsed on the host (Second)
hostTickRate                                  6110003                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   11459432                       # Number of bytes of host memory used (Byte)
simInsts                                     36408592                       # Number of instructions simulated (Count)
simOps                                       62668944                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    44625                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      76811                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                         9860923                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                        4961574                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1093                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                       4600016                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2900                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             1045858                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          2256314                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                240                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples            8717915                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.527651                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.467658                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  7427224     85.19%     85.19% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                   209492      2.40%     87.60% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                   236876      2.72%     90.32% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                   249979      2.87%     93.18% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                   200733      2.30%     95.49% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   152542      1.75%     97.23% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                   127821      1.47%     98.70% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                    71717      0.82%     99.52% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                    41531      0.48%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total              8717915                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  42008     61.30%     61.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    2      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   124      0.18%     61.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     61.48% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   121      0.18%     61.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     61.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     61.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     61.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                 134      0.20%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 15545     22.68%     84.54% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 8744     12.76%     97.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             1406      2.05%     99.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             447      0.65%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass        18045      0.39%      0.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu      3563877     77.48%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult           38      0.00%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        38179      0.83%     78.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd         4322      0.09%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt         1688      0.04%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         8193      0.18%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        16696      0.36%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        18238      0.40%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         8680      0.19%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         2442      0.05%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       645418     14.03%     94.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       223079      4.85%     98.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead        33151      0.72%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite        17970      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total       4600016                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.466489                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                              68531                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.014898                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                17761857                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites                5836164                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses        4431424                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                   227521                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                  172527                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses          108802                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                    4535772                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                      114730                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                          4569617                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                       670867                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    30399                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                            909929                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                        402446                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                      239062                       # Number of stores executed (Count)
system.cpu0.numRate                          0.463407                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           2364                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                        1143008                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                    2275537                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                      3916809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              4.333449                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         4.333449                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.230763                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.230763                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                   6207870                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                  3545023                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                     147153                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                     81848                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                    2555526                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                   2119455                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                  1758851                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads        698632                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores       251285                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads        29963                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores        20437                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                 518770                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted           458183                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            17064                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups              273803                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                8682                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                 269728                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.985117                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  13765                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           9911                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5169                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4742                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted         1175                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        1036868                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            18238                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples      8567505                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.457170                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.538480                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        7559996     88.24%     88.24% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1         253443      2.96%     91.20% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2          94742      1.11%     92.30% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3         253945      2.96%     95.27% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4          45453      0.53%     95.80% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5          99123      1.16%     96.96% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          15842      0.18%     97.14% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          20120      0.23%     97.38% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8         224841      2.62%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total      8567505                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted             2275537                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted               3916809                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                     774470                       # Number of memory references committed (Count)
system.cpu0.commit.loads                       561048                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                    366588                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                     80389                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                    3858051                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 9950                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        10769      0.27%      0.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu      3051164     77.90%     78.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult           31      0.00%     78.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        35830      0.91%     79.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd         3175      0.08%     79.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt         1504      0.04%     79.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         6610      0.17%     79.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        11926      0.30%     79.68% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        12916      0.33%     80.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         7061      0.18%     80.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift         1353      0.03%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       540007     13.79%     94.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       199488      5.09%     99.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead        21041      0.54%     99.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite        13934      0.36%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total      3916809                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples       224841                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.decode.idleCycles                  469591                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              7497687                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                   523365                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               208295                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 18977                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved              255898                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1201                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts               5146172                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5641                       # Number of squashed instructions handled by decode (Count)
system.cpu0.fetch.icacheStallCycles            458271                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                       3115796                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                     518770                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches            288662                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                      8010049                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  40314                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles               14398                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        15546                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles       199494                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                   269748                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 4701                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples           8717915                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.625406                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.988188                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                 7816830     89.66%     89.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                   42903      0.49%     90.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                   41305      0.47%     90.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                   69434      0.80%     91.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  139537      1.60%     93.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                   61966      0.71%     93.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                   36025      0.41%     94.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                   45027      0.52%     94.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                  464888      5.33%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total             8717915                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.052609                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.315974                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    18977                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   4910305                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  148635                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts               4962667                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 994                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                  698632                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                 251285                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  898                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     7294                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  136158                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           173                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          7855                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        12603                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               20458                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                 4552007                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount                4540226                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                  3636727                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                  6666770                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.460426                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.545501                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                      83058                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 137584                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 101                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                173                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 37863                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  13                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                  2126                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples            560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            57.357581                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          201.999634                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9                515634     91.92%     91.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                  75      0.01%     91.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                  78      0.01%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                 113      0.02%     91.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                  56      0.01%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                 145      0.03%     92.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                 110      0.02%     92.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                  96      0.02%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                 100      0.02%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                  73      0.01%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                68      0.01%     92.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                78      0.01%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                61      0.01%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                54      0.01%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                74      0.01%     92.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                54      0.01%     92.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                57      0.01%     92.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179               125      0.02%     92.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               593      0.11%     92.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                44      0.01%     92.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                52      0.01%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                73      0.01%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               108      0.02%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               164      0.03%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249              1064      0.19%     92.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                40      0.01%     92.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                57      0.01%     92.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                79      0.01%     92.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289               196      0.03%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299               240      0.04%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows           41209      7.35%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2626                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total              560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                 665203                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                 239073                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     3167                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                      437                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                 272190                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     2992                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 18977                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                  548502                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                6502768                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         22064                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                   643496                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles               982108                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts               5066013                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents               101101                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                255142                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                145605                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents                524487                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents           2762                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           10679608                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                   19179731                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                 7134718                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                   184393                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps              8327384                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 2352224                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    873                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                   965417                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        13288593                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       10057996                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                 2275537                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                   3916809                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu1.numCycles                         9387164                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                        4961459                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                    1093                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                       4599519                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  2837                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             1045743                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          2258762                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                240                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples            8349034                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.550904                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.495475                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  7058773     84.55%     84.55% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   209245      2.51%     87.05% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   236623      2.83%     89.89% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   250075      3.00%     92.88% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   200798      2.41%     95.29% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   152350      1.82%     97.11% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   127868      1.53%     98.64% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                    71763      0.86%     99.50% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    41539      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total              8349034                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  42057     61.30%     61.30% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    1      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   123      0.18%     61.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     61.48% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                   120      0.17%     61.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     61.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     61.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     61.65% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                 136      0.20%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     61.85% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 15556     22.67%     84.52% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                 8765     12.77%     97.30% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             1407      2.05%     99.35% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite             447      0.65%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass        18071      0.39%      0.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu      3563545     77.48%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           38      0.00%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        38205      0.83%     78.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd         4296      0.09%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt         1674      0.04%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd         8191      0.18%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu        16715      0.36%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt        18248      0.40%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc         8683      0.19%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift         2418      0.05%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       645311     14.03%     94.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       222984      4.85%     98.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead        33180      0.72%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite        17960      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total       4599519                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.489980                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              68612                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.014917                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                17392045                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                5835801                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses        4430914                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                   227476                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                  172661                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses          108779                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                    4535353                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                      114707                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                          4569205                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                       670820                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                    30314                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                            909755                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                        402318                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                      238935                       # Number of stores executed (Count)
system.cpu1.numRate                          0.486750                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                           2374                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                        1038130                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.committedInsts                    2275537                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                      3916809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              4.125252                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         4.125252                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.242409                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.242409                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                   6207047                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  3544830                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                     147159                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                     81859                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                    2554802                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   2119265                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                  1758589                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads        698500                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores       251150                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads        29969                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        20469                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                 518699                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted           458086                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            17026                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups              273866                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                8657                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                 269797                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.985142                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                  13775                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups           9907                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits              5128                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            4779                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted         1172                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        1036710                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            18205                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples      8198966                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.477720                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.569592                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        7191574     87.71%     87.71% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         253311      3.09%     90.80% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2          94731      1.16%     91.96% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         253947      3.10%     95.06% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4          45498      0.55%     95.61% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5          99085      1.21%     96.82% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          15833      0.19%     97.01% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          20116      0.25%     97.26% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         224871      2.74%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total      8198966                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted             2275537                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted               3916809                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                     774470                       # Number of memory references committed (Count)
system.cpu1.commit.loads                       561048                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                    366588                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                     80389                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                    3858051                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                 9950                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        10769      0.27%      0.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu      3051164     77.90%     78.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           31      0.00%     78.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        35830      0.91%     79.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd         3175      0.08%     79.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt         1504      0.04%     79.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd         6610      0.17%     79.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu        11926      0.30%     79.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt        12916      0.33%     80.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc         7061      0.18%     80.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift         1353      0.03%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       540007     13.79%     94.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       199488      5.09%     99.11% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead        21041      0.54%     99.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite        13934      0.36%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total      3916809                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       224871                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.decode.idleCycles                  461664                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              7136656                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                   523440                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               208328                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 18946                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved              255949                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                 1204                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts               5145732                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 5665                       # Number of squashed instructions handled by decode (Count)
system.cpu1.fetch.icacheStallCycles            446964                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                       3115427                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                     518699                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches            288700                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                      7651227                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                  40256                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles               15708                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles        16027                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles       198980                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                   269638                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 4695                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples           8349034                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.652931                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.027063                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 7448091     89.21%     89.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                   42964      0.51%     89.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                   41252      0.49%     90.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                   69427      0.83%     91.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  139477      1.67%     92.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                   61959      0.74%     93.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                   36006      0.43%     93.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                   45011      0.54%     94.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                  464847      5.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total             8349034                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.055256                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.331882                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    18946                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   4684046                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  139566                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts               4962552                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                 991                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                  698500                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                 251150                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  898                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     7323                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  127074                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           174                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect          7842                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        12585                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts               20427                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                 4551500                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount                4539693                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                  3636570                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                  6666849                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.483606                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.545471                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                      82896                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 137452                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                  97                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                174                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 37728                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                  2123                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples            560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            54.775476                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          192.631584                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                515761     91.94%     91.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                  56      0.01%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                  82      0.01%     91.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                  86      0.02%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                 121      0.02%     92.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                 137      0.02%     92.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                  87      0.02%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                  61      0.01%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                  57      0.01%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                  48      0.01%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                48      0.01%     92.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                66      0.01%     92.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                60      0.01%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                39      0.01%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                61      0.01%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                54      0.01%     92.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169                97      0.02%     92.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179               135      0.02%     92.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               562      0.10%     92.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199                41      0.01%     92.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                60      0.01%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219                89      0.02%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               158      0.03%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               243      0.04%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249              1537      0.27%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                98      0.02%     92.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                84      0.01%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               109      0.02%     92.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               209      0.04%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               353      0.06%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows           40371      7.20%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2168                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total              560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                 665123                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 238945                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3240                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                      434                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 272091                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     3081                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 18946                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                  540560                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                6183723                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         21296                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                   643573                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles               940936                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts               5065762                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                96166                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                257018                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                137725                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                491615                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents           2675                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           10679129                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   19178831                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                 7134618                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                   184612                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps              8327384                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 2351745                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                    873                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                   965080                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        12919866                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       10057335                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                 2275537                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                   3916809                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu10.numCycles                        9156113                       # Number of cpu cycles simulated (Cycle)
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                       4959597                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                   1087                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                      4598014                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                 2921                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined            1043875                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined         2253388                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved               234                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples           8080956                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.568994                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.516587                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                 6791472     84.04%     84.04% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                  208947      2.59%     86.63% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                  236285      2.92%     89.55% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                  249945      3.09%     92.65% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                  200963      2.49%     95.13% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                  152208      1.88%     97.02% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                  127792      1.58%     98.60% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                   71734      0.89%     99.49% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                   41610      0.51%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total             8080956                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                 42239     61.43%     61.43% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                  120      0.17%     61.60% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%     61.60% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                  126      0.18%     61.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%     61.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%     61.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%     61.79% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                136      0.20%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                15525     22.58%     84.56% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                8765     12.75%     97.31% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead            1401      2.04%     99.35% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite            449      0.65%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass        17979      0.39%      0.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu      3562770     77.48%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           39      0.00%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv        38193      0.83%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd         4316      0.09%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt         1698      0.04%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd         8155      0.18%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu        16709      0.36%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt        18157      0.39%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc         8650      0.19%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift         2455      0.05%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead       644811     14.02%     94.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite       223006      4.85%     98.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead        33133      0.72%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite        17943      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total      4598014                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.502180                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                             68761                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.014954                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads               17121511                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites               5832169                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses       4430202                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                  227155                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                 172555                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses         108585                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                   4534245                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                     114551                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numInsts                         4567778                       # Number of executed instructions (Count)
system.cpu10.numLoadInsts                      670284                       # Number of load instructions executed (Count)
system.cpu10.numSquashedInsts                   30236                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu10.numRefs                           909249                       # Number of memory reference insts executed (Count)
system.cpu10.numBranches                       402340                       # Number of branches executed (Count)
system.cpu10.numStoreInsts                     238965                       # Number of stores executed (Count)
system.cpu10.numRate                         0.498877                       # Inst execution rate ((Count/Cycle))
system.cpu10.timesIdled                          2355                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                       1075157                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.committedInsts                   2275537                       # Number of Instructions Simulated (Count)
system.cpu10.committedOps                     3916809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.cpi                             4.023715                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu10.totalCpi                        4.023715                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu10.ipc                             0.248527                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu10.totalIpc                        0.248527                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu10.intRegfileReads                  6206347                       # Number of integer regfile reads (Count)
system.cpu10.intRegfileWrites                 3543961                       # Number of integer regfile writes (Count)
system.cpu10.fpRegfileReads                    146807                       # Number of floating regfile reads (Count)
system.cpu10.fpRegfileWrites                    81670                       # Number of floating regfile writes (Count)
system.cpu10.ccRegfileReads                   2555141                       # number of cc regfile reads (Count)
system.cpu10.ccRegfileWrites                  2119279                       # number of cc regfile writes (Count)
system.cpu10.miscRegfileReads                 1757841                       # number of misc regfile reads (Count)
system.cpu10.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu10.MemDepUnit__0.insertedLoads       698140                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores       251167                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads        29974                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores        20390                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups                518236                       # Number of BP lookups (Count)
system.cpu10.branchPred.condPredicted          457752                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condIncorrect           16991                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.BTBLookups             273680                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates               8624                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                269633                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.985213                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.RASUsed                 13734                       # Number of times the RAS was used to get a target. (Count)
system.cpu10.branchPred.RASIncorrect                7                       # Number of incorrect RAS predictions. (Count)
system.cpu10.branchPred.indirectLookups          9878                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits             5165                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses           4713                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted         1177                       # Number of mispredicted indirect branches. (Count)
system.cpu10.commit.commitSquashedInsts       1034928                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts           18066                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples      7931374                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.493837                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     1.593290                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0       6923906     87.30%     87.30% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1        253360      3.19%     90.49% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2         94686      1.19%     91.69% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3        254037      3.20%     94.89% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4         45465      0.57%     95.46% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5         99170      1.25%     96.71% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6         15830      0.20%     96.91% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7         20084      0.25%     97.17% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8        224836      2.83%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total      7931374                       # Number of insts commited each cycle (Count)
system.cpu10.commit.instsCommitted            2275537                       # Number of instructions committed (Count)
system.cpu10.commit.opsCommitted              3916809                       # Number of ops (including micro ops) committed (Count)
system.cpu10.commit.memRefs                    774470                       # Number of memory references committed (Count)
system.cpu10.commit.loads                      561048                       # Number of loads committed (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu10.commit.branches                   366588                       # Number of branches committed (Count)
system.cpu10.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu10.commit.floating                    80389                       # Number of committed floating point instructions. (Count)
system.cpu10.commit.integer                   3858051                       # Number of committed integer instructions. (Count)
system.cpu10.commit.functionCalls                9950                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass        10769      0.27%      0.27% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu      3051164     77.90%     78.17% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           31      0.00%     78.17% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv        35830      0.91%     79.09% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd         3175      0.08%     79.17% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt         1504      0.04%     79.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd         6610      0.17%     79.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu        11926      0.30%     79.68% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt        12916      0.33%     80.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc         7061      0.18%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift         1353      0.03%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead       540007     13.79%     94.01% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite       199488      5.09%     99.11% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead        21041      0.54%     99.64% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite        13934      0.36%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total      3916809                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples       224836                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.decode.idleCycles                 471900                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles             6858767                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                  523287                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles              208201                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                18801                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved             255838                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                1207                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts              5143744                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                5689                       # Number of squashed instructions handled by decode (Count)
system.cpu10.fetch.icacheStallCycles           454685                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu10.fetch.insts                      3112965                       # Number of instructions fetch has processed (Count)
system.cpu10.fetch.branches                    518236                       # Number of branches that fetch encountered (Count)
system.cpu10.fetch.predictedBranches           288532                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                     7390516                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                 39966                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles              13362                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles        14823                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.icacheWaitRetryStallCycles       187587                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu10.fetch.cacheLines                  269466                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                4728                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples          8080956                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            0.674048                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           2.056048                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                7180617     88.86%     88.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                  43041      0.53%     89.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                  41210      0.51%     89.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                  69344      0.86%     90.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                 139348      1.72%     92.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                  62014      0.77%     93.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                  35989      0.45%     93.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                  45083      0.56%     94.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                 464310      5.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total            8080956                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.branchRate                0.056600                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetch.rate                      0.339988                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                   18801                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                  4488905                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                 136584                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts              4960684                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                983                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                 698140                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                251167                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                 898                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                    7271                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                 124176                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents          172                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect         7844                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect        12448                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts              20292                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit                4550437                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount               4538787                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                 3635859                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                 6666377                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.495711                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.545403                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                     82881                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                137092                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                 99                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation               172                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                37745                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                 15                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                 2039                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples           560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean           52.763622                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         186.303732                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9               515819     91.95%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19                 67      0.01%     91.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29                 97      0.02%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39                 64      0.01%     91.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49                 80      0.01%     92.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59                 81      0.01%     92.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69                 96      0.02%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79                 70      0.01%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89                 70      0.01%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99                 69      0.01%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109               65      0.01%     92.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119               96      0.02%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129               78      0.01%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139               62      0.01%     92.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149               41      0.01%     92.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159               67      0.01%     92.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169               82      0.01%     92.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179              156      0.03%     92.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189              611      0.11%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199               33      0.01%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209               81      0.01%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219               93      0.02%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229              200      0.04%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239              314      0.06%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249             2117      0.38%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259               73      0.01%     92.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269              124      0.02%     92.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279              181      0.03%     92.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289              320      0.06%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299              518      0.09%     93.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows          39145      6.98%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           2232                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total             560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses                664847                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                238975                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                    3274                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                     429                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                271813                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                    3009                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                18801                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                 550634                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles               5926832                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles        22563                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                  643559                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles              918567                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts              5063833                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents               94202                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents               254966                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents               134696                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents               472018                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.fullRegistersEvents          3193                       # Number of times there has been no free registers (Count)
system.cpu10.rename.renamedOperands          10675698                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  19172729                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups                7132441                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                  184662                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps             8327384                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                2348314                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                  962816                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                       12650553                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      10053286                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                2275537                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                  3916809                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu10.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu11.numCycles                        9621160                       # Number of cpu cycles simulated (Cycle)
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                       4959242                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                   1093                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                      4598014                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                 2810                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined            1043526                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined         2249958                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved               240                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples           8457770                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.543644                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.487062                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                 7168313     84.75%     84.75% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                  208997      2.47%     87.23% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                  236184      2.79%     90.02% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                  249894      2.95%     92.97% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                  200976      2.38%     95.35% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                  152273      1.80%     97.15% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                  127778      1.51%     98.66% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                   71810      0.85%     99.51% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                   41545      0.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total             8457770                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                 42169     61.43%     61.43% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%     61.43% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                  122      0.18%     61.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%     61.60% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                  130      0.19%     61.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%     61.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%     61.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%     61.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                137      0.20%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     61.99% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                15476     22.54%     84.54% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                8764     12.77%     97.30% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead            1406      2.05%     99.35% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite            446      0.65%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass        17967      0.39%      0.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu      3562953     77.49%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           37      0.00%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv        38193      0.83%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd         4298      0.09%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt         1700      0.04%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd         8165      0.18%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu        16691      0.36%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt        18168      0.40%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc         8645      0.19%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift         2465      0.05%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead       644590     14.02%     94.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite       223070      4.85%     98.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead        33128      0.72%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite        17944      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total      4598014                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.477906                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                             68650                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.014930                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads               17498133                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites               5831568                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses       4430538                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                  227125                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                 172461                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses         108589                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                   4534160                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                     114537                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numInsts                         4567787                       # Number of executed instructions (Count)
system.cpu11.numLoadInsts                      670100                       # Number of load instructions executed (Count)
system.cpu11.numSquashedInsts                   30227                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu11.numRefs                           909112                       # Number of memory reference insts executed (Count)
system.cpu11.numBranches                       402418                       # Number of branches executed (Count)
system.cpu11.numStoreInsts                     239012                       # Number of stores executed (Count)
system.cpu11.numRate                         0.474765                       # Inst execution rate ((Count/Cycle))
system.cpu11.timesIdled                          2363                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                       1163390                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.committedInsts                   2275537                       # Number of Instructions Simulated (Count)
system.cpu11.committedOps                     3916809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.cpi                             4.228083                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu11.totalCpi                        4.228083                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu11.ipc                             0.236514                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu11.totalIpc                        0.236514                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu11.intRegfileReads                  6206635                       # Number of integer regfile reads (Count)
system.cpu11.intRegfileWrites                 3544068                       # Number of integer regfile writes (Count)
system.cpu11.fpRegfileReads                    146835                       # Number of floating regfile reads (Count)
system.cpu11.fpRegfileWrites                    81667                       # Number of floating regfile writes (Count)
system.cpu11.ccRegfileReads                   2555549                       # number of cc regfile reads (Count)
system.cpu11.ccRegfileWrites                  2119482                       # number of cc regfile writes (Count)
system.cpu11.miscRegfileReads                 1757766                       # number of misc regfile reads (Count)
system.cpu11.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu11.MemDepUnit__0.insertedLoads       698149                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores       251217                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads        29985                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores        20494                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups                518291                       # Number of BP lookups (Count)
system.cpu11.branchPred.condPredicted          457779                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condIncorrect           17006                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.BTBLookups             273795                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates               8619                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                269722                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.985124                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.RASUsed                 13745                       # Number of times the RAS was used to get a target. (Count)
system.cpu11.branchPred.RASIncorrect                8                       # Number of incorrect RAS predictions. (Count)
system.cpu11.branchPred.indirectLookups          9875                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits             5163                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses           4712                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted         1177                       # Number of mispredicted indirect branches. (Count)
system.cpu11.commit.commitSquashedInsts       1034512                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts           18075                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples      8308108                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.471444                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.560084                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0       7300468     87.87%     87.87% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1        253576      3.05%     90.92% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2         94687      1.14%     92.06% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3        253986      3.06%     95.12% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4         45488      0.55%     95.67% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5         99160      1.19%     96.86% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6         15851      0.19%     97.05% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7         20093      0.24%     97.29% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8        224799      2.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total      8308108                       # Number of insts commited each cycle (Count)
system.cpu11.commit.instsCommitted            2275537                       # Number of instructions committed (Count)
system.cpu11.commit.opsCommitted              3916809                       # Number of ops (including micro ops) committed (Count)
system.cpu11.commit.memRefs                    774470                       # Number of memory references committed (Count)
system.cpu11.commit.loads                      561048                       # Number of loads committed (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu11.commit.branches                   366588                       # Number of branches committed (Count)
system.cpu11.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu11.commit.floating                    80389                       # Number of committed floating point instructions. (Count)
system.cpu11.commit.integer                   3858051                       # Number of committed integer instructions. (Count)
system.cpu11.commit.functionCalls                9950                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass        10769      0.27%      0.27% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu      3051164     77.90%     78.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           31      0.00%     78.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv        35830      0.91%     79.09% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd         3175      0.08%     79.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt         1504      0.04%     79.21% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd         6610      0.17%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu        11926      0.30%     79.68% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt        12916      0.33%     80.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc         7061      0.18%     80.19% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift         1353      0.03%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead       540007     13.79%     94.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite       199488      5.09%     99.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead        21041      0.54%     99.64% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite        13934      0.36%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total      3916809                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples       224799                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.decode.idleCycles                 478772                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles             7228811                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                  523104                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles              208267                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                18816                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved             255839                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                1201                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts              5143434                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                5620                       # Number of squashed instructions handled by decode (Count)
system.cpu11.fetch.icacheStallCycles           461124                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu11.fetch.insts                      3113231                       # Number of instructions fetch has processed (Count)
system.cpu11.fetch.branches                    518291                       # Number of branches that fetch encountered (Count)
system.cpu11.fetch.predictedBranches           288630                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                     7759368                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                 39982                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles              12771                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles        14735                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.icacheWaitRetryStallCycles       189781                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu11.fetch.cacheLines                  269562                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                4751                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples          8457770                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            0.644061                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           2.014532                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                7557254     89.35%     89.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                  43098      0.51%     89.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                  41236      0.49%     90.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                  69446      0.82%     91.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                 139268      1.65%     92.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                  62114      0.73%     93.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                  35980      0.43%     93.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                  45100      0.53%     94.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                 464274      5.49%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total            8457770                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.branchRate                0.053870                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetch.rate                      0.323582                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                   18816                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                  4723116                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                 141194                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts              4960335                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts               1001                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                 698149                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                251217                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                 898                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                    7284                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                 128807                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents          176                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect         7862                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect        12444                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts              20306                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit                4550759                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount               4539127                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                 3636092                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                 6666663                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.471786                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.545414                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                     82917                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                137101                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                102                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation               176                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                37795                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                 15                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                 1982                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples           560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean           55.279067                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         194.766065                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9               515998     91.98%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19                 48      0.01%     91.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29                 44      0.01%     92.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39                 43      0.01%     92.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49                 58      0.01%     92.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59                 66      0.01%     92.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69                 84      0.01%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79                 55      0.01%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89                 47      0.01%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99                 51      0.01%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109               49      0.01%     92.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119               51      0.01%     92.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129               55      0.01%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139               34      0.01%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149               64      0.01%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159               67      0.01%     92.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169              105      0.02%     92.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179              109      0.02%     92.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189              543      0.10%     92.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199               45      0.01%     92.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209               71      0.01%     92.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219              112      0.02%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229              199      0.04%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239              283      0.05%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249             1648      0.29%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259               84      0.01%     92.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269               98      0.02%     92.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279              136      0.02%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289              218      0.04%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299              334      0.06%     92.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows          40171      7.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           2316                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total             560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses                664894                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                239022                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                    3210                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                     433                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                271898                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                    2915                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                18816                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                 557529                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles               6237435                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles        22393                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                  643387                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles              978210                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts              5063356                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents              100342                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents               257589                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents               144196                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents               522500                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.fullRegistersEvents          3053                       # Number of times there has been no free registers (Count)
system.cpu11.rename.renamedOperands          10674504                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  19170870                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups                7131833                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                  184502                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps             8327384                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                2347120                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                   876                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing               860                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                  963741                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                       13026908                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      10052543                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                2275537                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                  3916809                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu12.numCycles                        9968353                       # Number of cpu cycles simulated (Cycle)
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                       4958913                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                   1090                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                      4597654                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                 2836                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined            1043194                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined         2253742                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved               237                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples           8765600                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.524511                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.463813                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                 7475561     85.28%     85.28% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                  209331      2.39%     87.67% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                  236764      2.70%     90.37% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                  249890      2.85%     93.22% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                  200794      2.29%     95.51% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                  152279      1.74%     97.25% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                  127777      1.46%     98.71% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                   71740      0.82%     99.53% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                   41464      0.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total             8765600                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                 41963     61.32%     61.32% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%     61.32% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%     61.32% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%     61.32% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%     61.32% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   2      0.00%     61.32% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%     61.32% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%     61.32% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%     61.32% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%     61.32% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%     61.32% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%     61.32% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%     61.32% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                  121      0.18%     61.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%     61.50% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                  130      0.19%     61.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%     61.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%     61.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%     61.69% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                137      0.20%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd               0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                15518     22.68%     84.56% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                8715     12.73%     97.30% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead            1403      2.05%     99.35% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite            445      0.65%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass        17861      0.39%      0.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu      3562561     77.49%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           37      0.00%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv        38167      0.83%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd         4300      0.09%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt         1658      0.04%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd         8168      0.18%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu        16684      0.36%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt        18197      0.40%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc         8657      0.19%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift         2428      0.05%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead       644980     14.03%     94.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite       222921      4.85%     98.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead        33116      0.72%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite        17919      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total      4597654                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.461225                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                             68434                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.014885                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads               17805173                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites               5831466                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses       4429663                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                  227005                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                 171897                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses         108539                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                   4533755                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                     114472                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numInsts                         4567377                       # Number of executed instructions (Count)
system.cpu12.numLoadInsts                      670407                       # Number of load instructions executed (Count)
system.cpu12.numSquashedInsts                   30277                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu12.numRefs                           909265                       # Number of memory reference insts executed (Count)
system.cpu12.numBranches                       402283                       # Number of branches executed (Count)
system.cpu12.numStoreInsts                     238858                       # Number of stores executed (Count)
system.cpu12.numRate                         0.458188                       # Inst execution rate ((Count/Cycle))
system.cpu12.timesIdled                          2375                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                       1202753                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.committedInsts                   2275537                       # Number of Instructions Simulated (Count)
system.cpu12.committedOps                     3916809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.cpi                             4.380660                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu12.totalCpi                        4.380660                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu12.ipc                             0.228276                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu12.totalIpc                        0.228276                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu12.intRegfileReads                  6205774                       # Number of integer regfile reads (Count)
system.cpu12.intRegfileWrites                 3543622                       # Number of integer regfile writes (Count)
system.cpu12.fpRegfileReads                    146832                       # Number of floating regfile reads (Count)
system.cpu12.fpRegfileWrites                    81684                       # Number of floating regfile writes (Count)
system.cpu12.ccRegfileReads                   2554862                       # number of cc regfile reads (Count)
system.cpu12.ccRegfileWrites                  2118933                       # number of cc regfile writes (Count)
system.cpu12.miscRegfileReads                 1757804                       # number of misc regfile reads (Count)
system.cpu12.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu12.MemDepUnit__0.insertedLoads       698205                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores       250993                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads        29990                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores        20391                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups                518432                       # Number of BP lookups (Count)
system.cpu12.branchPred.condPredicted          457906                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condIncorrect           17021                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.BTBLookups             273792                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates               8638                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits                269716                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.985113                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.RASUsed                 13741                       # Number of times the RAS was used to get a target. (Count)
system.cpu12.branchPred.RASIncorrect                8                       # Number of incorrect RAS predictions. (Count)
system.cpu12.branchPred.indirectLookups          9915                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits             5167                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses           4748                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted         1170                       # Number of mispredicted indirect branches. (Count)
system.cpu12.commit.commitSquashedInsts       1034295                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts           18023                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples      8615967                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.454599                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.534411                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0       7608246     88.30%     88.30% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1        253538      2.94%     91.25% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2         94833      1.10%     92.35% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3        254037      2.95%     95.30% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4         45477      0.53%     95.82% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5         99109      1.15%     96.97% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6         15841      0.18%     97.16% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7         20093      0.23%     97.39% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8        224793      2.61%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total      8615967                       # Number of insts commited each cycle (Count)
system.cpu12.commit.instsCommitted            2275537                       # Number of instructions committed (Count)
system.cpu12.commit.opsCommitted              3916809                       # Number of ops (including micro ops) committed (Count)
system.cpu12.commit.memRefs                    774470                       # Number of memory references committed (Count)
system.cpu12.commit.loads                      561048                       # Number of loads committed (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu12.commit.branches                   366588                       # Number of branches committed (Count)
system.cpu12.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu12.commit.floating                    80389                       # Number of committed floating point instructions. (Count)
system.cpu12.commit.integer                   3858051                       # Number of committed integer instructions. (Count)
system.cpu12.commit.functionCalls                9950                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass        10769      0.27%      0.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu      3051164     77.90%     78.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           31      0.00%     78.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv        35830      0.91%     79.09% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd         3175      0.08%     79.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt         1504      0.04%     79.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd         6610      0.17%     79.38% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu        11926      0.30%     79.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt        12916      0.33%     80.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc         7061      0.18%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift         1353      0.03%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead       540007     13.79%     94.01% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite       199488      5.09%     99.11% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead        21041      0.54%     99.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite        13934      0.36%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total      3916809                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples       224793                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.decode.idleCycles                 482444                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles             7533391                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                  522724                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles              208281                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                18760                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved             255825                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                1208                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts              5142676                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                5673                       # Number of squashed instructions handled by decode (Count)
system.cpu12.fetch.icacheStallCycles           473295                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu12.fetch.insts                      3114002                       # Number of instructions fetch has processed (Count)
system.cpu12.fetch.branches                    518432                       # Number of branches that fetch encountered (Count)
system.cpu12.fetch.predictedBranches           288624                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                     8040921                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                 39882                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles              14951                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles        14895                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.icacheWaitRetryStallCycles       201597                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu12.fetch.cacheLines                  269531                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                4709                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples          8765600                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            0.621577                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           1.982634                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0                7865087     89.73%     89.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                  42889      0.49%     90.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                  41231      0.47%     90.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                  69416      0.79%     91.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 139453      1.59%     93.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                  62008      0.71%     93.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                  36017      0.41%     94.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                  45049      0.51%     94.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                 464450      5.30%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total            8765600                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.branchRate                0.052008                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetch.rate                      0.312389                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                   18760                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                  4921874                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                 154814                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts              4960003                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                999                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                 698205                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts                250993                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                 899                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                    7325                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                 142316                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents          173                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect         7862                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect        12381                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts              20243                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit                4549802                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount               4538202                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                 3635160                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                 6664643                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.455261                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.545440                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                     82980                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                137157                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                102                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation               173                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                37571                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                 13                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                 2101                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples           560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean           57.332725                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         201.372789                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9               515587     91.91%     91.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19                 64      0.01%     91.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29                108      0.02%     91.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39                 87      0.02%     91.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49                 61      0.01%     91.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59                152      0.03%     91.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69                113      0.02%     92.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79                 63      0.01%     92.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89                 57      0.01%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99                 58      0.01%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109               54      0.01%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119               45      0.01%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129               57      0.01%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139               59      0.01%     92.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149               66      0.01%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159               81      0.01%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169               92      0.02%     92.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179              132      0.02%     92.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189              556      0.10%     92.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199               39      0.01%     92.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209               69      0.01%     92.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219               63      0.01%     92.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229              158      0.03%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239              211      0.04%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249             1091      0.19%     92.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259               36      0.01%     92.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269               70      0.01%     92.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279              112      0.02%     92.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289              160      0.03%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299              276      0.05%     92.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows          41193      7.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           2427                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total             560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses                664832                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                238868                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                    3137                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                     431                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                271804                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                    2773                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                18760                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                 561309                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles               6521351                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles        23796                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                  642932                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles              997452                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts              5062897                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents              103875                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents               257586                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents               148933                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents               535924                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.fullRegistersEvents          3459                       # Number of times there has been no free registers (Count)
system.cpu12.rename.renamedOperands          10674476                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  19169514                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups                7131348                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                  184037                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps             8327384                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                2347092                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                   874                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                  965177                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                       13334556                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      10052074                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                2275537                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                  3916809                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu13.numCycles                        9541685                       # Number of cpu cycles simulated (Cycle)
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                       4958063                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                   1090                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                      4596875                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                 2870                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined            1042344                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined         2252778                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved               237                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples           8406692                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             0.546811                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.490556                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                 7117008     84.66%     84.66% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                  209066      2.49%     87.15% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                  236807      2.82%     89.96% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                  249860      2.97%     92.93% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                  200738      2.39%     95.32% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                  152342      1.81%     97.13% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                  127673      1.52%     98.65% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                   71669      0.85%     99.51% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                   41529      0.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total             8406692                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                 42042     61.35%     61.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%     61.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%     61.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%     61.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%     61.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%     61.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%     61.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%     61.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%     61.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%     61.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%     61.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%     61.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%     61.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                  120      0.18%     61.53% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%     61.53% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                  129      0.19%     61.71% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%     61.71% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%     61.71% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%     61.71% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                132      0.19%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     61.91% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                15522     22.65%     84.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                8737     12.75%     97.31% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead            1398      2.04%     99.35% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite            448      0.65%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass        17779      0.39%      0.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu      3562207     77.49%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult           37      0.00%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv        38167      0.83%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd         4286      0.09%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt         1670      0.04%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd         8149      0.18%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu        16673      0.36%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt        18122      0.39%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc         8640      0.19%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift         2431      0.05%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead       644813     14.03%     94.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite       222906      4.85%     98.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead        33067      0.72%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite        17928      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total      4596875                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       0.481768                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                             68528                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.014908                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads               17445188                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites               5830006                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses       4429313                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                  226652                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                 171655                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses         108355                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                   4533336                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                     114288                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numInsts                         4566646                       # Number of executed instructions (Count)
system.cpu13.numLoadInsts                      670215                       # Number of load instructions executed (Count)
system.cpu13.numSquashedInsts                   30229                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu13.numRefs                           909059                       # Number of memory reference insts executed (Count)
system.cpu13.numBranches                       402250                       # Number of branches executed (Count)
system.cpu13.numStoreInsts                     238844                       # Number of stores executed (Count)
system.cpu13.numRate                         0.478600                       # Inst execution rate ((Count/Cycle))
system.cpu13.timesIdled                          2378                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                       1134993                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.committedInsts                   2275537                       # Number of Instructions Simulated (Count)
system.cpu13.committedOps                     3916809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.cpi                             4.193157                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu13.totalCpi                        4.193157                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu13.ipc                             0.238484                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu13.totalIpc                        0.238484                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu13.intRegfileReads                  6205182                       # Number of integer regfile reads (Count)
system.cpu13.intRegfileWrites                 3543300                       # Number of integer regfile writes (Count)
system.cpu13.fpRegfileReads                    146529                       # Number of floating regfile reads (Count)
system.cpu13.fpRegfileWrites                    81487                       # Number of floating regfile writes (Count)
system.cpu13.ccRegfileReads                   2554666                       # number of cc regfile reads (Count)
system.cpu13.ccRegfileWrites                  2118914                       # number of cc regfile writes (Count)
system.cpu13.miscRegfileReads                 1757557                       # number of misc regfile reads (Count)
system.cpu13.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu13.MemDepUnit__0.insertedLoads       698037                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores       251029                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads        29981                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores        20392                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups                518348                       # Number of BP lookups (Count)
system.cpu13.branchPred.condPredicted          457807                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condIncorrect           16985                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.BTBLookups             273773                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates               8629                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                269686                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.985072                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.RASUsed                 13719                       # Number of times the RAS was used to get a target. (Count)
system.cpu13.branchPred.RASIncorrect                8                       # Number of incorrect RAS predictions. (Count)
system.cpu13.branchPred.indirectLookups          9940                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits             5162                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses           4778                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted         1157                       # Number of mispredicted indirect branches. (Count)
system.cpu13.commit.commitSquashedInsts       1033383                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts           17909                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples      8257449                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     0.474336                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     1.564584                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0       7250037     87.80%     87.80% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1        253418      3.07%     90.87% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2         94722      1.15%     92.02% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3        253889      3.07%     95.09% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4         45418      0.55%     95.64% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5         99132      1.20%     96.84% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6         15811      0.19%     97.03% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7         20094      0.24%     97.28% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        224928      2.72%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total      8257449                       # Number of insts commited each cycle (Count)
system.cpu13.commit.instsCommitted            2275537                       # Number of instructions committed (Count)
system.cpu13.commit.opsCommitted              3916809                       # Number of ops (including micro ops) committed (Count)
system.cpu13.commit.memRefs                    774470                       # Number of memory references committed (Count)
system.cpu13.commit.loads                      561048                       # Number of loads committed (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu13.commit.branches                   366588                       # Number of branches committed (Count)
system.cpu13.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu13.commit.floating                    80389                       # Number of committed floating point instructions. (Count)
system.cpu13.commit.integer                   3858051                       # Number of committed integer instructions. (Count)
system.cpu13.commit.functionCalls                9950                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass        10769      0.27%      0.27% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu      3051164     77.90%     78.17% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult           31      0.00%     78.17% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv        35830      0.91%     79.09% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd         3175      0.08%     79.17% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt         1504      0.04%     79.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd         6610      0.17%     79.38% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu        11926      0.30%     79.68% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt        12916      0.33%     80.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc         7061      0.18%     80.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift         1353      0.03%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead       540007     13.79%     94.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite       199488      5.09%     99.11% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead        21041      0.54%     99.64% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite        13934      0.36%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total      3916809                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       224928                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.decode.idleCycles                 473059                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles             7184116                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                  522579                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles              208292                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                18646                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved             255776                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                1205                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts              5141703                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                5638                       # Number of squashed instructions handled by decode (Count)
system.cpu13.fetch.icacheStallCycles           461341                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu13.fetch.insts                      3113229                       # Number of instructions fetch has processed (Count)
system.cpu13.fetch.branches                    518348                       # Number of branches that fetch encountered (Count)
system.cpu13.fetch.predictedBranches           288567                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                     7700679                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                 39652                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles              13866                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles        13808                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.icacheWaitRetryStallCycles       197172                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu13.fetch.cacheLines                  269397                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                4723                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples          8406692                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            0.647908                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           2.019926                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                7506315     89.29%     89.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                  43021      0.51%     89.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                  41230      0.49%     90.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                  69445      0.83%     91.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 139314      1.66%     92.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                  62072      0.74%     93.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                  35969      0.43%     93.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                  45090      0.54%     94.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                 464236      5.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total            8406692                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.branchRate                0.054325                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetch.rate                      0.326277                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                   18646                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                  4715012                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                 144173                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts              4959153                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts               1019                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                 698037                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                251029                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                 899                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                    7289                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                 131709                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents          170                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect         7855                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect        12284                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts              20139                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit                4549148                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount               4537668                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                 3634882                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                 6664186                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      0.475563                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.545435                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                     82982                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                136989                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                105                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation               170                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                37607                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                 15                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                 2101                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples           560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean           55.354609                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev         195.076821                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9               515648     91.92%     91.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19                 66      0.01%     91.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29                 86      0.02%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39                 65      0.01%     91.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49                 45      0.01%     91.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59                120      0.02%     91.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69                 89      0.02%     92.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79                 74      0.01%     92.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89                 56      0.01%     92.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99                 75      0.01%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109               64      0.01%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119               76      0.01%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129               60      0.01%     92.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139               72      0.01%     92.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149               62      0.01%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159               65      0.01%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169              107      0.02%     92.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179              155      0.03%     92.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189              567      0.10%     92.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199               61      0.01%     92.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209               69      0.01%     92.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219              106      0.02%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229              179      0.03%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239              262      0.05%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249             1522      0.27%     92.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259               67      0.01%     92.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269               68      0.01%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279               92      0.02%     92.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289              224      0.04%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299              386      0.07%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows          40382      7.20%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           2376                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total             560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses                664679                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                238854                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                    3151                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                     433                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                271586                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                    2787                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                18646                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                 551878                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles               6214851                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles        22965                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                  642778                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles              955574                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts              5062032                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents               99884                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents               255318                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents               143099                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents               500196                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.fullRegistersEvents          3025                       # Number of times there has been no free registers (Count)
system.cpu13.rename.renamedOperands          10673161                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  19167381                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups                7130527                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                  183835                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps             8327384                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                2345777                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                  965171                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                       12974991                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      10049855                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                2275537                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                  3916809                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu14.numCycles                        9541667                       # Number of cpu cycles simulated (Cycle)
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                       4956922                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                   1090                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                      4595476                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                 2917                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined            1041203                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined         2250366                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved               237                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples           8411357                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.546342                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.490286                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                 7122754     84.68%     84.68% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                  208596      2.48%     87.16% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                  236298      2.81%     89.97% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                  249645      2.97%     92.94% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                  200800      2.39%     95.32% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                  152275      1.81%     97.13% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                  127718      1.52%     98.65% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                   71702      0.85%     99.51% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                   41569      0.49%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total             8411357                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                 42134     61.42%     61.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                  120      0.17%     61.59% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%     61.59% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                  128      0.19%     61.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%     61.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%     61.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%     61.78% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                135      0.20%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                15483     22.57%     84.54% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                8754     12.76%     97.30% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead            1399      2.04%     99.34% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite            452      0.66%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass        17888      0.39%      0.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu      3561114     77.49%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           36      0.00%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv        38191      0.83%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd         4285      0.09%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt         1700      0.04%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd         8143      0.18%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu        16684      0.36%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt        18136      0.39%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc         8629      0.19%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift         2452      0.05%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead       644190     14.02%     94.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite       223013      4.85%     98.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead        33083      0.72%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite        17932      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total      4595476                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.481622                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                             68605                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.014929                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads               17447016                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites               5827447                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses       4428354                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                  226815                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                 171933                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses         108421                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                   4531821                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                     114372                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numInsts                         4565215                       # Number of executed instructions (Count)
system.cpu14.numLoadInsts                      669621                       # Number of load instructions executed (Count)
system.cpu14.numSquashedInsts                   30261                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu14.numRefs                           908572                       # Number of memory reference insts executed (Count)
system.cpu14.numBranches                       402165                       # Number of branches executed (Count)
system.cpu14.numStoreInsts                     238951                       # Number of stores executed (Count)
system.cpu14.numRate                         0.478450                       # Inst execution rate ((Count/Cycle))
system.cpu14.timesIdled                          2333                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                       1130310                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.committedInsts                   2275537                       # Number of Instructions Simulated (Count)
system.cpu14.committedOps                     3916809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.cpi                             4.193150                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu14.totalCpi                        4.193150                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu14.ipc                             0.238484                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu14.totalIpc                        0.238484                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu14.intRegfileReads                  6203908                       # Number of integer regfile reads (Count)
system.cpu14.intRegfileWrites                 3542394                       # Number of integer regfile writes (Count)
system.cpu14.fpRegfileReads                    146621                       # Number of floating regfile reads (Count)
system.cpu14.fpRegfileWrites                    81522                       # Number of floating regfile writes (Count)
system.cpu14.ccRegfileReads                   2554522                       # number of cc regfile reads (Count)
system.cpu14.ccRegfileWrites                  2118610                       # number of cc regfile writes (Count)
system.cpu14.miscRegfileReads                 1756677                       # number of misc regfile reads (Count)
system.cpu14.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu14.MemDepUnit__0.insertedLoads       697811                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores       251129                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads        29984                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores        20398                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups                517875                       # Number of BP lookups (Count)
system.cpu14.branchPred.condPredicted          457410                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condIncorrect           16968                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.BTBLookups             273524                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates               8607                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                269466                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.985164                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.RASUsed                 13732                       # Number of times the RAS was used to get a target. (Count)
system.cpu14.branchPred.RASIncorrect                6                       # Number of incorrect RAS predictions. (Count)
system.cpu14.branchPred.indirectLookups          9880                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits             5160                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses           4720                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted         1170                       # Number of mispredicted indirect branches. (Count)
system.cpu14.commit.commitSquashedInsts       1032272                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts           17969                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples      8262210                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.474063                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     1.563975                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0       7254529     87.80%     87.80% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1        253546      3.07%     90.87% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2         94748      1.15%     92.02% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3        254028      3.07%     95.09% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4         45466      0.55%     95.64% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5         99184      1.20%     96.84% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6         15852      0.19%     97.04% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7         20069      0.24%     97.28% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8        224788      2.72%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total      8262210                       # Number of insts commited each cycle (Count)
system.cpu14.commit.instsCommitted            2275537                       # Number of instructions committed (Count)
system.cpu14.commit.opsCommitted              3916809                       # Number of ops (including micro ops) committed (Count)
system.cpu14.commit.memRefs                    774470                       # Number of memory references committed (Count)
system.cpu14.commit.loads                      561048                       # Number of loads committed (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu14.commit.branches                   366588                       # Number of branches committed (Count)
system.cpu14.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu14.commit.floating                    80389                       # Number of committed floating point instructions. (Count)
system.cpu14.commit.integer                   3858051                       # Number of committed integer instructions. (Count)
system.cpu14.commit.functionCalls                9950                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass        10769      0.27%      0.27% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu      3051164     77.90%     78.17% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           31      0.00%     78.17% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv        35830      0.91%     79.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd         3175      0.08%     79.17% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt         1504      0.04%     79.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd         6610      0.17%     79.38% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu        11926      0.30%     79.68% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt        12916      0.33%     80.01% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc         7061      0.18%     80.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift         1353      0.03%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead       540007     13.79%     94.01% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite       199488      5.09%     99.11% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead        21041      0.54%     99.64% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite        13934      0.36%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total      3916809                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples       224788                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.decode.idleCycles                 479545                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles             7182144                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                  522828                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles              208134                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                18706                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved             255645                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                1201                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts              5140646                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                5636                       # Number of squashed instructions handled by decode (Count)
system.cpu14.fetch.icacheStallCycles           459934                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu14.fetch.insts                      3111574                       # Number of instructions fetch has processed (Count)
system.cpu14.fetch.branches                    517875                       # Number of branches that fetch encountered (Count)
system.cpu14.fetch.predictedBranches           288358                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                     7713329                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                 39762                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles              15901                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles        14343                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.icacheWaitRetryStallCycles       187969                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu14.fetch.cacheLines                  269258                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                4734                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples          8411357                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            0.647234                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           2.019038                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                7511523     89.30%     89.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                  42963      0.51%     89.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                  41172      0.49%     90.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                  69283      0.82%     91.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 139403      1.66%     92.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                  61925      0.74%     93.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                  35973      0.43%     93.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                  45035      0.54%     94.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                 464080      5.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total            8411357                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.branchRate                0.054275                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetch.rate                      0.326104                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                   18706                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                  4684221                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                 140716                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts              4958012                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts               1033                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                 697811                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                251129                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                 899                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                    7184                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                 128435                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents          172                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect         7839                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect        12350                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts              20189                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit                4548288                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount               4536775                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                 3634294                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                 6663742                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.475470                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.545383                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                     82958                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                136763                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                103                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation               172                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                37707                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                 15                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                 1947                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples           560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean           54.988604                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         193.623295                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9               515923     91.97%     91.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19                 71      0.01%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29                 55      0.01%     91.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39                 66      0.01%     92.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49                 57      0.01%     92.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59                106      0.02%     92.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69                 75      0.01%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79                 65      0.01%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89                 25      0.00%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99                 54      0.01%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109               50      0.01%     92.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119               62      0.01%     92.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129               38      0.01%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139               37      0.01%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149               48      0.01%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159               47      0.01%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169               94      0.02%     92.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179              122      0.02%     92.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189              527      0.09%     92.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199               40      0.01%     92.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209               62      0.01%     92.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219              105      0.02%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229              190      0.03%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239              293      0.05%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249             1575      0.28%     92.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259               79      0.01%     92.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269               89      0.02%     92.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279              139      0.02%     92.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289              222      0.04%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299              353      0.06%     92.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows          40301      7.18%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           2316                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total             560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses                664507                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                238961                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                    3133                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                     427                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                271529                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                    2851                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                18706                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                 558206                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles               6192455                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles        23403                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                  643117                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles              975470                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts              5060977                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents               99877                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents               256819                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents               143008                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents               521227                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.fullRegistersEvents          2997                       # Number of times there has been no free registers (Count)
system.cpu14.rename.renamedOperands          10670679                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  19163722                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups                7129433                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                  184094                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps             8327384                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                2343295                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                  962399                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                       12978781                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      10047535                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                2275537                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                  3916809                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu15.numCycles                        9970122                       # Number of cpu cycles simulated (Cycle)
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                       4960027                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                   1092                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                      4598461                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                 2884                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined            1044128                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined         2252934                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved               239                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples           8751405                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.525454                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.465186                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                 7461771     85.26%     85.26% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                  208977      2.39%     87.65% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                  236218      2.70%     90.35% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                  250067      2.86%     93.21% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                  201023      2.30%     95.51% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                  152244      1.74%     97.24% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                  127728      1.46%     98.70% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                   71849      0.82%     99.53% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                   41528      0.47%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total             8751405                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                 42169     61.40%     61.40% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   1      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%     61.40% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                  120      0.17%     61.58% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%     61.58% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                  129      0.19%     61.76% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%     61.76% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%     61.76% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%     61.76% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                137      0.20%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     61.96% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                15503     22.57%     84.54% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                8771     12.77%     97.31% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead            1401      2.04%     99.35% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite            448      0.65%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass        18027      0.39%      0.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu      3563301     77.49%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           37      0.00%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv        38195      0.83%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd         4303      0.09%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt         1670      0.04%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd         8158      0.18%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu        16680      0.36%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt        18139      0.39%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc         8637      0.19%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift         2463      0.05%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead       644844     14.02%     94.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite       222972      4.85%     98.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead        33097      0.72%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite        17938      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total      4598461                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.461224                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                             68679                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.014935                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads               17792999                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites               5833379                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses       4430859                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                  226891                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                 172037                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses         108472                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                   4534698                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                     114415                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numInsts                         4568202                       # Number of executed instructions (Count)
system.cpu15.numLoadInsts                      670265                       # Number of load instructions executed (Count)
system.cpu15.numSquashedInsts                   30259                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu15.numRefs                           909186                       # Number of memory reference insts executed (Count)
system.cpu15.numBranches                       402413                       # Number of branches executed (Count)
system.cpu15.numStoreInsts                     238921                       # Number of stores executed (Count)
system.cpu15.numRate                         0.458189                       # Inst execution rate ((Count/Cycle))
system.cpu15.timesIdled                          2369                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                       1218717                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.committedInsts                   2275537                       # Number of Instructions Simulated (Count)
system.cpu15.committedOps                     3916809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.cpi                             4.381437                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu15.totalCpi                        4.381437                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu15.ipc                             0.228236                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu15.totalIpc                        0.228236                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu15.intRegfileReads                  6206802                       # Number of integer regfile reads (Count)
system.cpu15.intRegfileWrites                 3544428                       # Number of integer regfile writes (Count)
system.cpu15.fpRegfileReads                    146680                       # Number of floating regfile reads (Count)
system.cpu15.fpRegfileWrites                    81595                       # Number of floating regfile writes (Count)
system.cpu15.ccRegfileReads                   2555722                       # number of cc regfile reads (Count)
system.cpu15.ccRegfileWrites                  2119561                       # number of cc regfile writes (Count)
system.cpu15.miscRegfileReads                 1757943                       # number of misc regfile reads (Count)
system.cpu15.miscRegfileWrites                    846                       # number of misc regfile writes (Count)
system.cpu15.MemDepUnit__0.insertedLoads       698316                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores       251108                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads        29996                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores        20454                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups                518544                       # Number of BP lookups (Count)
system.cpu15.branchPred.condPredicted          458050                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condIncorrect           17004                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.BTBLookups             273811                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates               8626                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                269731                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.985099                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.RASUsed                 13732                       # Number of times the RAS was used to get a target. (Count)
system.cpu15.branchPred.RASIncorrect                6                       # Number of incorrect RAS predictions. (Count)
system.cpu15.branchPred.indirectLookups          9903                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits             5174                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses           4729                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted         1169                       # Number of mispredicted indirect branches. (Count)
system.cpu15.commit.commitSquashedInsts       1035048                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls           853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts           18151                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples      8601500                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.455363                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.535447                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0       7593570     88.28%     88.28% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1        253719      2.95%     91.23% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2         94754      1.10%     92.33% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3        254107      2.95%     95.29% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4         45576      0.53%     95.82% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5         99132      1.15%     96.97% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6         15867      0.18%     97.15% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7         20105      0.23%     97.39% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8        224670      2.61%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total      8601500                       # Number of insts commited each cycle (Count)
system.cpu15.commit.instsCommitted            2275537                       # Number of instructions committed (Count)
system.cpu15.commit.opsCommitted              3916809                       # Number of ops (including micro ops) committed (Count)
system.cpu15.commit.memRefs                    774470                       # Number of memory references committed (Count)
system.cpu15.commit.loads                      561048                       # Number of loads committed (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                         2                       # Number of memory barriers committed (Count)
system.cpu15.commit.branches                   366588                       # Number of branches committed (Count)
system.cpu15.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu15.commit.floating                    80389                       # Number of committed floating point instructions. (Count)
system.cpu15.commit.integer                   3858051                       # Number of committed integer instructions. (Count)
system.cpu15.commit.functionCalls                9950                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass        10769      0.27%      0.27% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu      3051164     77.90%     78.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           31      0.00%     78.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv        35830      0.91%     79.09% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd         3175      0.08%     79.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt         1504      0.04%     79.21% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd         6610      0.17%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu        11926      0.30%     79.68% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt        12916      0.33%     80.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc         7061      0.18%     80.19% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift         1353      0.03%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead       540007     13.79%     94.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite       199488      5.09%     99.11% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead        21041      0.54%     99.64% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite        13934      0.36%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total      3916809                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples       224670                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.decode.idleCycles                 492425                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles             7508458                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                  523492                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles              208140                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                18890                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved             255847                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                1204                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts              5144244                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                5626                       # Number of squashed instructions handled by decode (Count)
system.cpu15.fetch.icacheStallCycles           471306                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu15.fetch.insts                      3114374                       # Number of instructions fetch has processed (Count)
system.cpu15.fetch.branches                    518544                       # Number of branches that fetch encountered (Count)
system.cpu15.fetch.predictedBranches           288637                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                     8031708                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                 40132                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles              14519                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles        15331                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.icacheWaitRetryStallCycles       198475                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu15.fetch.cacheLines                  269585                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                4708                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples          8751405                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            0.622650                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           1.984170                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                7850697     89.71%     89.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                  43077      0.49%     90.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                  41160      0.47%     90.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                  69501      0.79%     91.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 139285      1.59%     93.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                  62136      0.71%     93.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                  35943      0.41%     94.18% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                  45160      0.52%     94.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                 464446      5.31%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total            8751405                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.branchRate                0.052010                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetch.rate                      0.312371                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                   18890                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                  4904229                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                 151882                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts              4961119                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                997                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                 698316                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                251108                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                 899                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                    7219                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                 139548                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents          177                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect         7846                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect        12526                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts              20372                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit                4551011                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount               4539331                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                 3636637                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                 6667518                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.455293                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.545426                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                     82844                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                137268                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                 99                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation               177                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                37686                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                 15                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                 1990                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples           560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean           57.190905                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         201.374857                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9               515970     91.98%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19                 53      0.01%     91.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29                 61      0.01%     92.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39                 52      0.01%     92.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49                 50      0.01%     92.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59                 75      0.01%     92.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69                 75      0.01%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79                 38      0.01%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89                 46      0.01%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99                 60      0.01%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109               61      0.01%     92.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119               49      0.01%     92.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129               61      0.01%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139               68      0.01%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149               40      0.01%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159               64      0.01%     92.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169               77      0.01%     92.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179              121      0.02%     92.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189              530      0.09%     92.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199               39      0.01%     92.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209               49      0.01%     92.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219               78      0.01%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229              131      0.02%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239              202      0.04%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249             1033      0.18%     92.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259               40      0.01%     92.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269               85      0.02%     92.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279              114      0.02%     92.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289              202      0.04%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299              277      0.05%     92.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows          41169      7.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           2372                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total             560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses                664990                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                238931                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                    3140                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                     425                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                271997                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                    2897                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                18890                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                 571086                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles               6492731                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles        22476                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                  643728                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles             1002494                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts              5064311                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents              104306                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents               259099                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents               151449                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents               539354                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.fullRegistersEvents          3226                       # Number of times there has been no free registers (Count)
system.cpu15.rename.renamedOperands          10677046                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  19174476                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups                7132929                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                  184099                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps             8327384                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                2349422                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                   875                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing               859                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                  963041                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                       13320978                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      10054032                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                2275537                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                  3916809                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.workload.numSyscalls                  63                       # Number of system calls (Count)
system.cpu2.numCycles                         9387850                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                        4960537                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                    1091                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                       4599315                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                  2845                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined             1044819                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined          2252875                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                238                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples            8355534                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.550451                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.494899                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                  7065215     84.56%     84.56% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                   209355      2.51%     87.06% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                   236548      2.83%     89.89% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   250139      2.99%     92.89% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   200873      2.40%     95.29% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   152344      1.82%     97.11% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   127731      1.53%     98.64% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                    71783      0.86%     99.50% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    41546      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total              8355534                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                  42027     61.28%     61.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     61.28% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                   121      0.18%     61.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     61.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                   123      0.18%     61.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     61.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     61.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     61.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                 137      0.20%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     61.84% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                 15546     22.67%     84.51% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                 8774     12.79%     97.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead             1403      2.05%     99.35% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite             447      0.65%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass        18179      0.40%      0.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu      3563415     77.48%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           40      0.00%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv        38193      0.83%     78.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd         4311      0.09%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt         1660      0.04%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd         8185      0.18%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu        16714      0.36%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt        18228      0.40%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc         8661      0.19%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift         2444      0.05%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       645093     14.03%     94.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite       223062      4.85%     98.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead        33166      0.72%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite        17964      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total       4599315                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.489922                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              68578                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.014910                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                17398181                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                5834158                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses        4431060                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                   227406                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                  172459                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses          108733                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                    4535041                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                      114673                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                          4569036                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                       670578                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                    30279                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                            909615                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                        402446                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                      239037                       # Number of stores executed (Count)
system.cpu2.numRate                          0.486697                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                           2356                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                        1032316                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.committedInsts                    2275537                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                      3916809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              4.125554                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         4.125554                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.242392                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.242392                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                   6207110                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                  3544567                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                     147072                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                     81831                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                    2555555                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   2119379                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                  1758481                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads        698381                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores       251251                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads        29975                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores        20465                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                 518618                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted           458058                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect            17018                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups              273772                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                8654                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                 269698                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.985119                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                  13761                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 9                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups           9911                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits              5181                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses            4730                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted         1170                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts        1035789                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts            18318                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples      8205428                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.477344                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.569003                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0        7197924     87.72%     87.72% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1         253479      3.09%     90.81% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2          94669      1.15%     91.96% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         253956      3.09%     95.06% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4          45498      0.55%     95.61% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5          99107      1.21%     96.82% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          15846      0.19%     97.01% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7          20071      0.24%     97.26% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         224878      2.74%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total      8205428                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted             2275537                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted               3916809                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                     774470                       # Number of memory references committed (Count)
system.cpu2.commit.loads                       561048                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                    366588                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                     80389                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                    3858051                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                 9950                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass        10769      0.27%      0.27% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu      3051164     77.90%     78.17% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           31      0.00%     78.17% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv        35830      0.91%     79.09% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd         3175      0.08%     79.17% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt         1504      0.04%     79.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd         6610      0.17%     79.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu        11926      0.30%     79.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt        12916      0.33%     80.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc         7061      0.18%     80.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift         1353      0.03%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       540007     13.79%     94.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       199488      5.09%     99.11% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead        21041      0.54%     99.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite        13934      0.36%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total      3916809                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       224878                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.decode.idleCycles                  461473                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles              7143234                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                   523394                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               208373                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                 19060                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved              255826                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                 1199                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts               5144787                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 5607                       # Number of squashed instructions handled by decode (Count)
system.cpu2.fetch.icacheStallCycles            447852                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                       3114549                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                     518618                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches            288640                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                      7661968                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                  40474                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles               13305                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles        16724                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles       195448                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                   269616                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                 4725                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples           8355534                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.652247                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.026093                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                 7454798     89.22%     89.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                   43005      0.51%     89.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                   41236      0.49%     90.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                   69337      0.83%     91.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  139487      1.67%     92.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                   61977      0.74%     93.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                   35975      0.43%     93.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                   45049      0.54%     94.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                  464670      5.56%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total             8355534                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.055244                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.331764                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                    19060                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   4674185                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                  143027                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts               4961628                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                 968                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                  698381                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                 251251                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                  897                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     7331                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                  130543                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents           177                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect          7853                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect        12697                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts               20550                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                 4551662                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                4539793                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                  3636678                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                  6666998                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.483582                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.545475                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                      82865                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                 137333                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                  98                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                177                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                 37829                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                  2059                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples            560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            54.712286                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          192.559514                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                515841     91.96%     91.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                  41      0.01%     91.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                  59      0.01%     91.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                  59      0.01%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                  85      0.02%     92.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                 129      0.02%     92.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                 102      0.02%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                  56      0.01%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                  74      0.01%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                  50      0.01%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                55      0.01%     92.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119                81      0.01%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129                72      0.01%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139                45      0.01%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149                57      0.01%     92.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159                68      0.01%     92.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169                76      0.01%     92.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179               110      0.02%     92.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189               585      0.10%     92.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199                76      0.01%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209                71      0.01%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219                91      0.02%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               144      0.03%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               253      0.05%     92.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249              1577      0.28%     92.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259                60      0.01%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                85      0.02%     92.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279               143      0.03%     92.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289               251      0.04%     92.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299               354      0.06%     92.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows           40220      7.17%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            2529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total              560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                 665038                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                 239047                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     3249                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                      421                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 272185                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                     3197                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                 19060                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                  540302                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                6188804                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles         20569                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                   643643                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles               943156                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts               5064621                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                95884                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                256252                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                136712                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                494800                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.fullRegistersEvents           2704                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands           10676479                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   19173895                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                 7132488                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                   184483                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps              8327384                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                 2349095                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                   964902                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        12925400                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       10055533                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                 2275537                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                   3916809                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu3.numCycles                         9861324                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                        4959785                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                    1093                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                       4598719                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                  2850                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined             1044069                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined          2249377                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                240                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples            8728755                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.526847                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.466886                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                  7438773     85.22%     85.22% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                   209335      2.40%     87.62% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                   236396      2.71%     90.33% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   249981      2.86%     93.19% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   200880      2.30%     95.49% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   152285      1.74%     97.24% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   127656      1.46%     98.70% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                    71824      0.82%     99.52% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    41625      0.48%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total              8728755                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                  42102     61.36%     61.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    2      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                   122      0.18%     61.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                   128      0.19%     61.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     61.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     61.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     61.73% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                 141      0.21%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     61.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                 15509     22.60%     84.54% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                 8761     12.77%     97.30% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             1402      2.04%     99.35% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite             448      0.65%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass        18237      0.40%      0.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu      3563144     77.48%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           38      0.00%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv        38193      0.83%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd         4307      0.09%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt         1668      0.04%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd         8188      0.18%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu        16700      0.36%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt        18239      0.40%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc         8663      0.19%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift         2435      0.05%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       644690     14.02%     94.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite       223091      4.85%     98.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead        33178      0.72%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite        17948      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total       4598719                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.466339                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              68615                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.014920                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                17770261                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                5832678                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses        4430860                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                   227397                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                  172435                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses          108727                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                    4534421                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                      114676                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                          4568518                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                       670222                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                    30201                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                            909259                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                        402436                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                      239037                       # Number of stores executed (Count)
system.cpu3.numRate                          0.463276                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                           2355                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                        1132569                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.committedInsts                    2275537                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                      3916809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              4.333625                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         4.333625                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.230754                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.230754                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                   6206587                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                  3544369                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                     147073                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                     81825                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                    2555589                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   2119397                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                  1758058                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads        698300                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores       251218                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads        29971                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores        20447                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                 518542                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted           457891                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect            17024                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups              273701                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                8633                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                 269631                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.985130                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                  13772                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups           9964                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits              5154                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses            4810                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted         1175                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts        1034912                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts            18357                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples      8578666                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.456576                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.537597                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0        7571181     88.26%     88.26% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1         253548      2.96%     91.21% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2          94611      1.10%     92.31% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         253873      2.96%     95.27% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4          45465      0.53%     95.80% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5          99149      1.16%     96.96% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          15895      0.19%     97.14% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7          20107      0.23%     97.38% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         224837      2.62%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total      8578666                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted             2275537                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted               3916809                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                     774470                       # Number of memory references committed (Count)
system.cpu3.commit.loads                       561048                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                    366588                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                     80389                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                    3858051                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                 9950                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass        10769      0.27%      0.27% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu      3051164     77.90%     78.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           31      0.00%     78.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv        35830      0.91%     79.09% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd         3175      0.08%     79.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt         1504      0.04%     79.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd         6610      0.17%     79.38% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu        11926      0.30%     79.68% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt        12916      0.33%     80.01% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc         7061      0.18%     80.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift         1353      0.03%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       540007     13.79%     94.01% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       199488      5.09%     99.11% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead        21041      0.54%     99.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite        13934      0.36%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total      3916809                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       224837                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.decode.idleCycles                  486834                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles              7491103                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                   523550                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               208173                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                 19095                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved              255789                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                 1198                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts               5144039                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 5588                       # Number of squashed instructions handled by decode (Count)
system.cpu3.fetch.icacheStallCycles            459053                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                       3114209                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                     518542                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches            288557                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                      8013083                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                  40538                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles               17206                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles        16601                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles       202543                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                   269554                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                 4744                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples           8728755                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.624293                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.986572                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                 7828063     89.68%     89.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                   43062      0.49%     90.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                   41150      0.47%     90.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                   69428      0.80%     91.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  139432      1.60%     93.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                   62052      0.71%     93.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                   35918      0.41%     94.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                   45044      0.52%     94.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                  464606      5.32%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total             8728755                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.052583                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.315800                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                    19095                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   4895453                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                  149429                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts               4960878                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                 956                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                  698300                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                 251218                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                  898                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     7224                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                  137084                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents           173                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect          7867                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect        12733                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts               20600                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                 4551505                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                4539587                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                  3636430                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                  6666684                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.460343                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.545463                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                      83033                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                 137252                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                 101                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                173                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                 37796                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                  1919                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples            560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            57.100324                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          200.933384                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                515992     91.98%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                  47      0.01%     91.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                  54      0.01%     92.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                  51      0.01%     92.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                  44      0.01%     92.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                  83      0.01%     92.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                  66      0.01%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                  25      0.00%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                  75      0.01%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                  30      0.01%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                40      0.01%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119                65      0.01%     92.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                63      0.01%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139                37      0.01%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149                43      0.01%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159                61      0.01%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169                88      0.02%     92.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179               134      0.02%     92.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189               586      0.10%     92.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199                43      0.01%     92.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209                68      0.01%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219                87      0.02%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               140      0.02%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               197      0.04%     92.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249              1081      0.19%     92.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259                61      0.01%     92.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269                58      0.01%     92.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                73      0.01%     92.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289               151      0.03%     92.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299               258      0.05%     92.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows           41169      7.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2233                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total              560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                 665014                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                 239048                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     3159                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                      440                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                 272155                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                     3154                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                 19095                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                  565620                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                6490082                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles         20819                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                   643650                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles               989489                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts               5063934                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               102431                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                257422                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                147517                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                530467                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.fullRegistersEvents           2815                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands           10674423                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   19170343                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                 7131228                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                   184408                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps              8327384                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                 2347039                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                   964318                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                        13297815                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       10053766                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                 2275537                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                   3916809                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu4.numCycles                         9386522                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                        4960260                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                    1091                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                       4598649                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                  2858                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined             1044542                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined          2257512                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                238                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples            8343214                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.551184                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.495744                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                  7053170     84.54%     84.54% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                   209164      2.51%     87.04% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                   236634      2.84%     89.88% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   249928      3.00%     92.88% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   200873      2.41%     95.28% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   152464      1.83%     97.11% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   127775      1.53%     98.64% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                    71677      0.86%     99.50% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                    41529      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total              8343214                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                  42022     61.30%     61.30% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    1      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     61.30% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                   122      0.18%     61.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     61.48% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                   128      0.19%     61.67% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%     61.67% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     61.67% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     61.67% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                 134      0.20%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     61.86% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                 15545     22.68%     84.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                 8740     12.75%     97.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead             1408      2.05%     99.34% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite             449      0.66%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass        17865      0.39%      0.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu      3562915     77.48%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           37      0.00%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv        38178      0.83%     78.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd         4303      0.09%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt         1662      0.04%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd         8199      0.18%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu        16715      0.36%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt        18238      0.40%     79.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc         8676      0.19%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift         2442      0.05%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       645312     14.03%     94.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite       222970      4.85%     98.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead        33185      0.72%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite        17952      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total       4598649                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.489920                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              68549                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.014906                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                17384415                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites                5833572                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses        4430198                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                   227504                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                  172489                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses          108768                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                    4534605                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                      114728                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                          4568370                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                       670797                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                    30279                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                            909726                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                        402287                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                      238929                       # Number of stores executed (Count)
system.cpu4.numRate                          0.486695                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                           2361                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                        1043308                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.committedInsts                    2275537                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                      3916809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              4.124970                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         4.124970                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.242426                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.242426                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                   6206484                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                  3544159                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                     147148                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                     81859                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                    2554480                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   2118921                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                  1758368                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads        698413                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores       251185                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads        29979                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores        20469                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                 518542                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted           457946                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect            17018                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups              273782                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates                8656                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                 269714                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.985141                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                  13746                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 9                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups           9949                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits              5157                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses            4792                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted         1174                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts        1035566                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts            18006                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples      8193502                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.478038                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.570312                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0        7186447     87.71%     87.71% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1         253187      3.09%     90.80% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2          94643      1.16%     91.95% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         253764      3.10%     95.05% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4          45419      0.55%     95.61% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5          99068      1.21%     96.81% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          15825      0.19%     97.01% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7          20114      0.25%     97.25% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         225035      2.75%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total      8193502                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted             2275537                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted               3916809                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                     774470                       # Number of memory references committed (Count)
system.cpu4.commit.loads                       561048                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                    366588                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                     80389                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                    3858051                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                 9950                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass        10769      0.27%      0.27% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu      3051164     77.90%     78.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           31      0.00%     78.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv        35830      0.91%     79.09% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd         3175      0.08%     79.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt         1504      0.04%     79.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd         6610      0.17%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu        11926      0.30%     79.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt        12916      0.33%     80.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc         7061      0.18%     80.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift         1353      0.03%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       540007     13.79%     94.01% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       199488      5.09%     99.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead        21041      0.54%     99.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite        13934      0.36%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total      3916809                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       225035                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.decode.idleCycles                  459765                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles              7133344                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                   523217                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles               208142                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                 18746                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved              255887                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                 1201                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts               5144450                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                 5611                       # Number of squashed instructions handled by decode (Count)
system.cpu4.fetch.icacheStallCycles            450092                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                       3114523                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                     518542                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches            288617                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                      7653972                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                  39846                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles               12298                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles        14094                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles       192835                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                   269566                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                 4658                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples           8343214                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.653214                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.027475                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                 7442607     89.21%     89.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                   42841      0.51%     89.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                   41231      0.49%     90.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                   69332      0.83%     91.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  139613      1.67%     92.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                   61868      0.74%     93.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                   36004      0.43%     93.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                   44956      0.54%     94.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                  464762      5.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total             8343214                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.055243                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.331808                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                    18746                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                   4673019                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                  144181                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts               4961351                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                1001                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                  698413                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                 251185                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                  897                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                     7309                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                  131679                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents           175                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect          7838                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect        12383                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts               20221                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                 4550551                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount                4538966                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                  3635966                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                  6665725                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.483562                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.545472                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                      82975                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                 137365                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                  97                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                175                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                 37763                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                  14                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                  2149                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples            560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            54.817329                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          193.080295                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9                515550     91.90%     91.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                  54      0.01%     91.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29                  91      0.02%     91.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                  82      0.01%     91.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                  81      0.01%     91.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                 153      0.03%     91.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                 139      0.02%     92.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                 119      0.02%     92.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                  95      0.02%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                  92      0.02%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109                69      0.01%     92.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119                89      0.02%     92.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129                62      0.01%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139                61      0.01%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149                54      0.01%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159                58      0.01%     92.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169                88      0.02%     92.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179               125      0.02%     92.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189               544      0.10%     92.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199                48      0.01%     92.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209                58      0.01%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219                78      0.01%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229               153      0.03%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239               295      0.05%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249              1533      0.27%     92.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259                55      0.01%     92.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269                64      0.01%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279               110      0.02%     92.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289               222      0.04%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299               320      0.06%     92.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows           40428      7.21%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2251                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total              560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                 665046                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                 238939                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     3257                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                      418                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                 271823                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                     2903                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                 18746                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                  538569                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles                6181927                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles         21335                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                   643277                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles               939360                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts               5064644                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                96161                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                258390                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                136956                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents                490711                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.fullRegistersEvents           2828                       # Number of times there has been no free registers (Count)
system.cpu4.rename.renamedOperands           10677086                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   19175273                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                 7133279                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                   184494                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps              8327384                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                 2349702                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                    873                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                   964428                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                        12913094                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       10054692                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                 2275537                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                   3916809                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu5.numCycles                         9098963                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                        4960910                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                    1093                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                       4599417                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                  2886                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined             1045194                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined          2256952                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                240                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples            8058767                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.570735                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.518556                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                  6768945     83.99%     83.99% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                   208833      2.59%     86.59% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                   236612      2.94%     89.52% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   249891      3.10%     92.62% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   200814      2.49%     95.11% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   152439      1.89%     97.01% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   127932      1.59%     98.59% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                    71764      0.89%     99.48% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                    41537      0.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total              8058767                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                  42061     61.31%     61.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     61.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     61.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%     61.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     61.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     61.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     61.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     61.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     61.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     61.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     61.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%     61.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     61.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                   120      0.17%     61.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     61.48% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                   126      0.18%     61.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%     61.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     61.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     61.66% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                 138      0.20%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     61.87% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                 15550     22.66%     84.53% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                 8753     12.76%     97.29% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             1407      2.05%     99.34% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite             453      0.66%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass        17904      0.39%      0.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu      3563577     77.48%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           37      0.00%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv        38182      0.83%     78.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd         4295      0.09%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt         1660      0.04%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd         8189      0.18%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu        16701      0.36%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt        18214      0.40%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc         8675      0.19%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift         2442      0.05%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       645431     14.03%     94.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       223003      4.85%     98.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead        33123      0.72%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite        17984      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total       4599417                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.505488                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              68608                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.014917                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                17101804                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites                5834930                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses        4430983                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                   227291                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                  172429                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses          108681                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                    4535499                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                      114622                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                          4569045                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                       670863                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                    30372                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                            909838                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                        402355                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                      238975                       # Number of stores executed (Count)
system.cpu5.numRate                          0.502150                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                           2393                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                        1040196                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.committedInsts                    2275537                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                      3916809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              3.998600                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         3.998600                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.250088                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.250088                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                   6207479                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                  3544725                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                     147027                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                     81753                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                    2555241                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   2119280                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                  1758667                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads        698427                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores       251213                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads        29967                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores        18684                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                 518573                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted           458020                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect            17010                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups              273819                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates                8648                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                 269753                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.985151                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                  13751                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups           9923                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits              5158                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses            4765                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted         1167                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts        1036134                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts            18022                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples      7908990                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.495235                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.595250                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0        6901405     87.26%     87.26% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1         253403      3.20%     90.46% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2          94771      1.20%     91.66% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         254026      3.21%     94.87% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4          45521      0.58%     95.45% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5          99135      1.25%     96.70% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          15849      0.20%     96.90% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7          20107      0.25%     97.16% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         224773      2.84%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total      7908990                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted             2275537                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted               3916809                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                     774470                       # Number of memory references committed (Count)
system.cpu5.commit.loads                       561048                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                    366588                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                     80389                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                    3858051                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                 9950                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass        10769      0.27%      0.27% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu      3051164     77.90%     78.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           31      0.00%     78.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv        35830      0.91%     79.09% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd         3175      0.08%     79.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt         1504      0.04%     79.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd         6610      0.17%     79.38% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu        11926      0.30%     79.68% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt        12916      0.33%     80.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc         7061      0.18%     80.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift         1353      0.03%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       540007     13.79%     94.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       199488      5.09%     99.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead        21041      0.54%     99.64% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite        13934      0.36%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total      3916809                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       224773                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.decode.idleCycles                  461333                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles              6847166                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                   523163                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               208346                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                 18759                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved              255945                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                 1203                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts               5145220                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                 5646                       # Number of squashed instructions handled by decode (Count)
system.cpu5.fetch.icacheStallCycles            448245                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                       3114670                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                     518573                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches            288662                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                      7369515                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                  39880                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles               12907                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles        14315                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.icacheWaitRetryStallCycles       193845                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu5.fetch.cacheLines                   269595                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                 4723                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples           8058767                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.676261                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            2.059118                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                 7158079     88.82%     88.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                   42939      0.53%     89.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                   41194      0.51%     89.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                   69390      0.86%     90.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  139582      1.73%     92.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                   61913      0.77%     93.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                   35982      0.45%     93.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                   44956      0.56%     94.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                  464732      5.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total             8058767                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.056993                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.342310                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                    18759                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                   4498545                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                  141822                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts               4962003                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                 968                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                  698427                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                 251213                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                  898                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     7257                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                  129363                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents           171                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect          7843                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect        12404                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts               20247                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                 4551257                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount                4539664                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                  3636563                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                  6667097                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.498921                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.545449                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                      82949                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                 137379                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                 101                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                171                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                 37791                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                  14                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                  2136                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples            560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            52.708368                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          185.926777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9                515706     91.93%     91.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                  92      0.02%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29                  88      0.02%     91.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                  99      0.02%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                  89      0.02%     92.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                 128      0.02%     92.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                 125      0.02%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                  88      0.02%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                  84      0.01%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                 101      0.02%     92.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109                80      0.01%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119                65      0.01%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129                72      0.01%     92.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139                42      0.01%     92.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149                39      0.01%     92.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159                59      0.01%     92.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169                80      0.01%     92.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179               111      0.02%     92.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189               560      0.10%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199                54      0.01%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209                44      0.01%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219                86      0.02%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229               155      0.03%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239               303      0.05%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249              2105      0.38%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259                68      0.01%     92.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269               124      0.02%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279               205      0.04%     92.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289               364      0.06%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299               513      0.09%     93.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows           39241      7.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            2209                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total              560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                 665105                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                 238986                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     3209                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                      440                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                 271874                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                     2927                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                 18759                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                  540190                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                5926481                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles         20844                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                   643345                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles               909148                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts               5065276                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                93721                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                255043                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                132323                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents                464887                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.fullRegistersEvents           2727                       # Number of times there has been no free registers (Count)
system.cpu5.rename.renamedOperands           10678581                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   19178345                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                 7134220                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                   184414                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps              8327384                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                 2351197                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                   964915                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                        12629412                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       10055892                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                 2275537                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                   3916809                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu6.numCycles                         9099472                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                        4959055                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                    1093                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                       4597712                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                  2839                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined             1043339                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined          2252979                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                240                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples            8057332                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.570625                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.518535                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                  6768034     84.00%     84.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                   208866      2.59%     86.59% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                   236352      2.93%     89.52% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   249820      3.10%     92.62% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   200819      2.49%     95.12% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   152281      1.89%     97.01% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   127760      1.59%     98.59% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                    71759      0.89%     99.48% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    41641      0.52%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total              8057332                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                  42188     61.42%     61.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     61.42% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                   122      0.18%     61.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     61.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                   125      0.18%     61.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%     61.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     61.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     61.78% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                 139      0.20%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     61.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                 15508     22.58%     84.55% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                 8760     12.75%     97.31% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead             1403      2.04%     99.35% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite             447      0.65%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass        18002      0.39%      0.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu      3562603     77.49%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           38      0.00%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv        38194      0.83%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd         4296      0.09%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt         1660      0.04%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd         8172      0.18%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu        16696      0.36%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt        18207      0.40%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc         8649      0.19%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift         2442      0.05%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       644737     14.02%     94.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite       222926      4.85%     98.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead        33146      0.72%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite        17944      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total       4597712                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.505272                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              68692                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.014940                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                17097130                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites                5831341                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses        4429861                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                   227157                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                  172315                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses          108625                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                    4533850                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                      114552                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                          4567453                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                       670229                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                    30259                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                            909109                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                        402286                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                      238880                       # Number of stores executed (Count)
system.cpu6.numRate                          0.501947                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                           2344                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                        1042140                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.committedInsts                    2275537                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                      3916809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              3.998824                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         3.998824                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.250074                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.250074                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                   6205826                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                  3543761                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                     146928                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                     81742                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                    2555150                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   2119221                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                  1757559                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads        698124                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores       251075                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads        29979                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores        20473                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                 518322                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted           457879                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect            17003                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups              273677                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates                8642                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                 269588                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.985059                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                  13763                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups           9840                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits              5162                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses            4678                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted         1165                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts        1034278                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts            18130                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples      7907714                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.495315                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.595405                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0        6900112     87.26%     87.26% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1         253504      3.21%     90.46% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2          94711      1.20%     91.66% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         254029      3.21%     94.87% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4          45482      0.58%     95.45% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5          99117      1.25%     96.70% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          15847      0.20%     96.90% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7          20095      0.25%     97.16% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         224817      2.84%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total      7907714                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted             2275537                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted               3916809                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                     774470                       # Number of memory references committed (Count)
system.cpu6.commit.loads                       561048                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                    366588                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                     80389                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                    3858051                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                 9950                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass        10769      0.27%      0.27% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu      3051164     77.90%     78.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           31      0.00%     78.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv        35830      0.91%     79.09% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd         3175      0.08%     79.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt         1504      0.04%     79.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd         6610      0.17%     79.38% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu        11926      0.30%     79.68% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt        12916      0.33%     80.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc         7061      0.18%     80.19% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift         1353      0.03%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       540007     13.79%     94.01% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       199488      5.09%     99.11% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead        21041      0.54%     99.64% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite        13934      0.36%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total      3916809                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       224817                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.decode.idleCycles                  466244                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles              6840831                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                   523209                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               208179                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                 18869                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved              255761                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                 1206                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts               5142832                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                 5662                       # Number of squashed instructions handled by decode (Count)
system.cpu6.fetch.icacheStallCycles            449992                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                       3113870                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                     518322                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches            288513                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                      7371817                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                  40104                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles               12612                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles        15201                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.icacheWaitRetryStallCycles       187658                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu6.fetch.cacheLines                   269531                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                 4726                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples           8057332                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.676133                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            2.058907                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                 7156905     88.82%     88.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                   42989      0.53%     89.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                   41171      0.51%     89.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                   69439      0.86%     90.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  139378      1.73%     92.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                   61975      0.77%     93.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                   35986      0.45%     93.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                   45037      0.56%     94.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                  464452      5.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total             8057332                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.056962                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.342203                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                    18869                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                   4484669                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                  140874                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts               4960148                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                 976                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                  698124                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                 251075                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                  898                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     7241                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                  128490                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents           175                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect          7849                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect        12511                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts               20360                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                 4550212                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount                4538486                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                  3635777                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                  6666234                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.498764                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.545402                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                      82856                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                 137076                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                 104                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                175                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                 37653                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                  14                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                  2028                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples            560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            52.719653                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          186.270015                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                515901     91.97%     91.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                  65      0.01%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                  69      0.01%     91.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                  78      0.01%     92.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                  66      0.01%     92.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                 112      0.02%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                 119      0.02%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                  72      0.01%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                  63      0.01%     92.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                  70      0.01%     92.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109                75      0.01%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119                61      0.01%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129                70      0.01%     92.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139                46      0.01%     92.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149                33      0.01%     92.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159                50      0.01%     92.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169                65      0.01%     92.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179               110      0.02%     92.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189               621      0.11%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199                44      0.01%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209                71      0.01%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219               123      0.02%     92.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229               217      0.04%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239               332      0.06%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249              2088      0.37%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259                84      0.01%     92.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269               111      0.02%     92.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279               145      0.03%     92.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289               306      0.05%     92.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299               500      0.09%     93.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows           39203      6.99%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2195                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total              560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                 664835                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                 238890                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     3213                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                      451                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                 271935                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                     3052                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                 18869                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                  545002                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                5917394                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles         20237                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                   643388                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles               912442                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts               5063081                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                93641                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                254733                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                132320                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents                468629                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.fullRegistersEvents           2698                       # Number of times there has been no free registers (Count)
system.cpu6.rename.renamedOperands           10675007                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   19170795                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                 7131378                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                   184390                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps              8327384                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                 2347623                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                   963809                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                        12626249                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       10052022                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                 2275537                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                   3916809                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu7.numCycles                         9449950                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                        4960544                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                    1093                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                       4599074                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                  2846                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined             1044828                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined          2251261                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                240                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples            8361555                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.550026                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.494488                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                  7071428     84.57%     84.57% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                   209437      2.50%     87.08% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                   236321      2.83%     89.90% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   249967      2.99%     92.89% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   200943      2.40%     95.29% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   152317      1.82%     97.12% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   127781      1.53%     98.64% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                    71837      0.86%     99.50% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    41524      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total              8361555                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                  42070     61.36%     61.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     61.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                   120      0.18%     61.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     61.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                   124      0.18%     61.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%     61.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     61.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     61.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                 140      0.20%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     61.92% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                 15490     22.59%     84.52% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                 8766     12.79%     97.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             1402      2.04%     99.35% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite             446      0.65%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass        18148      0.39%      0.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu      3563629     77.49%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           38      0.00%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv        38194      0.83%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd         4295      0.09%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt         1672      0.04%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd         8189      0.18%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu        16691      0.36%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt        18224      0.40%     79.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc         8665      0.19%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift         2439      0.05%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       644716     14.02%     94.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite       223067      4.85%     98.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead        33161      0.72%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite        17946      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total       4599074                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.486677                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              68558                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.014907                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                17403833                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites                5834210                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses        4431323                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                   227274                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                  172425                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses          108688                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                    4534877                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                      114607                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                          4568816                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                       670232                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                    30258                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                            909243                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                        402519                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                      239011                       # Number of stores executed (Count)
system.cpu7.numRate                          0.483475                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                           2342                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                        1088395                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.committedInsts                    2275537                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                      3916809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              4.152844                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         4.152844                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.240799                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.240799                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                   6207337                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                  3544689                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                     147022                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                     81772                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                    2555985                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   2119730                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                  1758180                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads        698357                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores       251272                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads        30001                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores        20443                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                 518681                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted           458054                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect            17055                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups              273879                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates                8656                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                 269796                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.985092                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                  13762                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups           9942                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits              5152                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses            4790                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted         1177                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts        1035625                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts            18306                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples      8211274                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.477004                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.568465                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0        7203778     87.73%     87.73% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1         253466      3.09%     90.82% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2          94632      1.15%     91.97% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         253951      3.09%     95.06% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4          45514      0.55%     95.62% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5          99153      1.21%     96.82% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          15873      0.19%     97.02% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7          20089      0.24%     97.26% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         224818      2.74%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total      8211274                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted             2275537                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted               3916809                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                     774470                       # Number of memory references committed (Count)
system.cpu7.commit.loads                       561048                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                    366588                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                     80389                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                    3858051                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                 9950                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass        10769      0.27%      0.27% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu      3051164     77.90%     78.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           31      0.00%     78.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv        35830      0.91%     79.09% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd         3175      0.08%     79.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt         1504      0.04%     79.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd         6610      0.17%     79.38% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu        11926      0.30%     79.68% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt        12916      0.33%     80.01% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc         7061      0.18%     80.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift         1353      0.03%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       540007     13.79%     94.01% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       199488      5.09%     99.11% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead        21041      0.54%     99.64% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite        13934      0.36%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total      3916809                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       224818                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.decode.idleCycles                  465570                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles              7145203                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                   523476                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles               208259                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                 19047                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved              255835                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                 1207                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts               5144825                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                 5621                       # Number of squashed instructions handled by decode (Count)
system.cpu7.fetch.icacheStallCycles            450817                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                       3115028                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                     518681                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches            288710                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                      7676687                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                  40452                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles               12472                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles        15983                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.icacheWaitRetryStallCycles       185370                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu7.fetch.cacheLines                   269720                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                 4741                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples           8361555                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.651867                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.025505                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                 7460611     89.23%     89.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                   43078      0.52%     89.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                   41170      0.49%     90.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                   69468      0.83%     91.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  139401      1.67%     92.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                   62146      0.74%     93.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                   35940      0.43%     93.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                   45100      0.54%     94.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                  464641      5.56%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total             8361555                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.054887                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.329634                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                    19047                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                   4662912                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                  138969                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts               4961637                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                1004                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                  698357                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                 251272                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                  898                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     7269                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                  126590                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents           177                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect          7871                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect        12671                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts               20542                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                 4551826                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount                4540011                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                  3636903                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                  6667539                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.480427                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.545464                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                      82872                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                 137309                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                 102                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                177                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                 37850                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                  1928                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples            560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            54.635615                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          192.577746                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                515941     91.97%     91.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                  54      0.01%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                  83      0.01%     92.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                  69      0.01%     92.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                  60      0.01%     92.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                 102      0.02%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                  68      0.01%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                  45      0.01%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                  65      0.01%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                  92      0.02%     92.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109                56      0.01%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119                83      0.01%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129                51      0.01%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139                52      0.01%     92.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149                59      0.01%     92.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159                73      0.01%     92.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169                89      0.02%     92.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179               107      0.02%     92.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189               556      0.10%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199                42      0.01%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209                43      0.01%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219               107      0.02%     92.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229               180      0.03%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239               281      0.05%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249              1667      0.30%     92.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259                45      0.01%     92.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269                90      0.02%     92.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279               141      0.03%     92.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289               211      0.04%     92.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299               360      0.06%     92.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows           40098      7.15%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2210                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total              560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                 665076                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                 239021                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     3257                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                      433                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                 272241                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                     3131                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                 19047                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                  544358                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                6168429                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles         21112                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                   643674                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles               964935                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts               5064737                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                96005                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                258863                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                139096                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents                514204                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.fullRegistersEvents           2971                       # Number of times there has been no free registers (Count)
system.cpu7.rename.renamedOperands           10676325                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   19174624                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                 7133069                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                   184492                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps              8327384                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                 2348941                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                   964704                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                        12931155                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       10055384                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                 2275537                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                   3916809                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu8.numCycles                         9447145                       # Number of cpu cycles simulated (Cycle)
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                        4959749                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                    1091                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                       4598563                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                  2888                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined             1044031                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined          2253289                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                238                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples            8356521                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.550296                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.494740                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                  7066554     84.56%     84.56% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                   209054      2.50%     87.07% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                   236763      2.83%     89.90% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                   249891      2.99%     92.89% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                   200818      2.40%     95.29% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                   152417      1.82%     97.12% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                   127764      1.53%     98.64% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                    71711      0.86%     99.50% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                    41549      0.50%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total              8356521                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                  42027     61.34%     61.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%     61.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%     61.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%     61.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%     61.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    1      0.00%     61.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%     61.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%     61.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%     61.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%     61.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%     61.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%     61.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%     61.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                   122      0.18%     61.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%     61.52% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                   118      0.17%     61.69% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%     61.69% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%     61.69% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%     61.69% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                 133      0.19%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd                0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     61.89% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                 15519     22.65%     84.54% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                 8740     12.76%     97.29% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead             1408      2.06%     99.35% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite             447      0.65%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass        17797      0.39%      0.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu      3563062     77.48%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           37      0.00%     77.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv        38178      0.83%     78.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd         4326      0.09%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     78.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt         1686      0.04%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     78.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd         8182      0.18%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu        16711      0.36%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     79.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt        18220      0.40%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc         8672      0.19%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift         2466      0.05%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead       645087     14.03%     94.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite       223030      4.85%     98.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead        33148      0.72%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite        17961      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total       4598563                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.486767                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                              68515                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.014899                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                17397547                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites                5832465                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses        4430450                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                   227503                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                  172571                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses          108778                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                    4534560                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                      114721                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numInsts                          4568272                       # Number of executed instructions (Count)
system.cpu8.numLoadInsts                       670531                       # Number of load instructions executed (Count)
system.cpu8.numSquashedInsts                    30291                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu8.numRefs                            909535                       # Number of memory reference insts executed (Count)
system.cpu8.numBranches                        402337                       # Number of branches executed (Count)
system.cpu8.numStoreInsts                      239004                       # Number of stores executed (Count)
system.cpu8.numRate                          0.483561                       # Inst execution rate ((Count/Cycle))
system.cpu8.timesIdled                           2346                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                        1090624                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.committedInsts                    2275537                       # Number of Instructions Simulated (Count)
system.cpu8.committedOps                      3916809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.cpi                              4.151611                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu8.totalCpi                         4.151611                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu8.ipc                              0.240870                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu8.totalIpc                         0.240870                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu8.intRegfileReads                   6206909                       # Number of integer regfile reads (Count)
system.cpu8.intRegfileWrites                  3544225                       # Number of integer regfile writes (Count)
system.cpu8.fpRegfileReads                     147127                       # Number of floating regfile reads (Count)
system.cpu8.fpRegfileWrites                     81848                       # Number of floating regfile writes (Count)
system.cpu8.ccRegfileReads                    2554922                       # number of cc regfile reads (Count)
system.cpu8.ccRegfileWrites                   2119184                       # number of cc regfile writes (Count)
system.cpu8.miscRegfileReads                  1758173                       # number of misc regfile reads (Count)
system.cpu8.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu8.MemDepUnit__0.insertedLoads        698280                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores       251163                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads        29986                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores        20418                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups                 518490                       # Number of BP lookups (Count)
system.cpu8.branchPred.condPredicted           457908                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condIncorrect            17020                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.BTBLookups              273802                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates                8655                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                 269721                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.985095                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.RASUsed                  13742                       # Number of times the RAS was used to get a target. (Count)
system.cpu8.branchPred.RASIncorrect                 9                       # Number of incorrect RAS predictions. (Count)
system.cpu8.branchPred.indirectLookups           9922                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits              5154                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses            4768                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted         1177                       # Number of mispredicted indirect branches. (Count)
system.cpu8.commit.commitSquashedInsts        1035064                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts            17935                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples      8206898                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.477258                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.568813                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0        7199315     87.72%     87.72% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1         253462      3.09%     90.81% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2          94744      1.15%     91.97% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3         254045      3.10%     95.06% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4          45447      0.55%     95.61% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5          99135      1.21%     96.82% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6          15821      0.19%     97.02% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7          20097      0.24%     97.26% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8         224832      2.74%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total      8206898                       # Number of insts commited each cycle (Count)
system.cpu8.commit.instsCommitted             2275537                       # Number of instructions committed (Count)
system.cpu8.commit.opsCommitted               3916809                       # Number of ops (including micro ops) committed (Count)
system.cpu8.commit.memRefs                     774470                       # Number of memory references committed (Count)
system.cpu8.commit.loads                       561048                       # Number of loads committed (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu8.commit.branches                    366588                       # Number of branches committed (Count)
system.cpu8.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu8.commit.floating                     80389                       # Number of committed floating point instructions. (Count)
system.cpu8.commit.integer                    3858051                       # Number of committed integer instructions. (Count)
system.cpu8.commit.functionCalls                 9950                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass        10769      0.27%      0.27% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu      3051164     77.90%     78.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           31      0.00%     78.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv        35830      0.91%     79.09% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd         3175      0.08%     79.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt         1504      0.04%     79.21% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd         6610      0.17%     79.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu        11926      0.30%     79.68% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt        12916      0.33%     80.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc         7061      0.18%     80.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift         1353      0.03%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead       540007     13.79%     94.01% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite       199488      5.09%     99.11% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead        21041      0.54%     99.64% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite        13934      0.36%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total      3916809                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples       224832                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.decode.idleCycles                  468667                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles              7137993                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                   522975                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles               208215                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                 18671                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved              255855                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                 1203                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts               5143694                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                 5666                       # Number of squashed instructions handled by decode (Count)
system.cpu8.fetch.icacheStallCycles            456972                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu8.fetch.insts                       3114198                       # Number of instructions fetch has processed (Count)
system.cpu8.fetch.branches                     518490                       # Number of branches that fetch encountered (Count)
system.cpu8.fetch.predictedBranches            288617                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                      7664149                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                  39704                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles               11067                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles        13779                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.icacheWaitRetryStallCycles       190702                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu8.fetch.cacheLines                   269533                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                 4704                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples           8356521                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             0.652099                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.025868                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                 7455940     89.22%     89.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                   42862      0.51%     89.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                   41233      0.49%     90.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                   69355      0.83%     91.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  139620      1.67%     92.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                   61906      0.74%     93.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                   35992      0.43%     93.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                   44980      0.54%     94.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                  464633      5.56%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total             8356521                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.branchRate                 0.054883                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetch.rate                       0.329644                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                    18671                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                   4664858                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                  139195                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts               4960840                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                 990                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                  698280                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                 251163                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                  898                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                     7276                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                  126758                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents           173                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect          7841                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect        12315                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts               20156                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                 4550722                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount                4539228                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                  3636144                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                  6665947                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.480487                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.545480                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                      83031                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                 137232                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                 101                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                173                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                 37741                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                  13                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                  2069                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples            560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean            54.838070                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          192.998570                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9                515617     91.92%     91.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19                  55      0.01%     91.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29                 106      0.02%     91.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39                  92      0.02%     91.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49                  80      0.01%     91.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59                 145      0.03%     92.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69                 138      0.02%     92.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79                  88      0.02%     92.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89                  80      0.01%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99                  95      0.02%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109                53      0.01%     92.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119                79      0.01%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129                53      0.01%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139                19      0.00%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149                44      0.01%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159                55      0.01%     92.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169                91      0.02%     92.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179               145      0.03%     92.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189               562      0.10%     92.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199                48      0.01%     92.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209                47      0.01%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219                81      0.01%     92.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229               170      0.03%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239               269      0.05%     92.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249              1575      0.28%     92.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259                51      0.01%     92.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269                74      0.01%     92.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279               105      0.02%     92.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289               212      0.04%     92.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299               395      0.07%     92.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows           40346      7.19%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            2211                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total              560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                 664943                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                 239015                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                     3217                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                      439                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                 271715                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                     2799                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                 18671                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                  547427                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles                6169862                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles         23148                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                   643194                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles               954219                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts               5063811                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents                96810                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents                258333                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                138069                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents                504287                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.fullRegistersEvents           3054                       # Number of times there has been no free registers (Count)
system.cpu8.rename.renamedOperands           10675738                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   19172426                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                 7132278                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                   184577                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps              8327384                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                 2348354                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                   964010                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                        12926204                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       10053597                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                 2275537                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                   3916809                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu9.numCycles                         9131820                       # Number of cpu cycles simulated (Cycle)
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                        4959536                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                    1087                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                       4597885                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                  2817                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined             1043814                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined          2255696                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                234                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples            8069905                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.569757                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.517459                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                  6780495     84.02%     84.02% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                   208845      2.59%     86.61% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                   236421      2.93%     89.54% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                   249896      3.10%     92.64% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                   200746      2.49%     95.12% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                   152353      1.89%     97.01% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   127840      1.58%     98.60% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                    71751      0.89%     99.49% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                    41558      0.51%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total              8069905                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                  42175     61.39%     61.39% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%     61.39% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%     61.39% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%     61.39% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%     61.39% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%     61.39% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%     61.39% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%     61.39% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%     61.39% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%     61.39% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%     61.39% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%     61.39% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%     61.39% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                   122      0.18%     61.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%     61.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                   127      0.18%     61.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%     61.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%     61.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%     61.76% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                 137      0.20%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                 15534     22.61%     84.57% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                 8751     12.74%     97.31% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead             1402      2.04%     99.35% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite             449      0.65%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass        17844      0.39%      0.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu      3562762     77.49%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult           37      0.00%     77.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv        38167      0.83%     78.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd         4301      0.09%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt         1674      0.04%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     78.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd         8164      0.18%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu        16707      0.36%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     79.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt        18174      0.40%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc         8654      0.19%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     79.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift         2457      0.05%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead       644912     14.03%     94.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite       222971      4.85%     98.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead        33118      0.72%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite        17943      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total       4597885                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.503501                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                              68697                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.014941                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                17110047                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                5832277                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses        4430042                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                   227142                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                  172321                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses          108590                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                    4534200                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                      114538                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numInsts                          4567646                       # Number of executed instructions (Count)
system.cpu9.numLoadInsts                       670373                       # Number of load instructions executed (Count)
system.cpu9.numSquashedInsts                    30239                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu9.numRefs                            909286                       # Number of memory reference insts executed (Count)
system.cpu9.numBranches                        402299                       # Number of branches executed (Count)
system.cpu9.numStoreInsts                      238913                       # Number of stores executed (Count)
system.cpu9.numRate                          0.500190                       # Inst execution rate ((Count/Cycle))
system.cpu9.timesIdled                           2353                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                        1061915                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.committedInsts                    2275537                       # Number of Instructions Simulated (Count)
system.cpu9.committedOps                      3916809                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.cpi                              4.013040                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu9.totalCpi                         4.013040                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu9.ipc                              0.249188                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu9.totalIpc                         0.249188                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu9.intRegfileReads                   6205789                       # Number of integer regfile reads (Count)
system.cpu9.intRegfileWrites                  3543949                       # Number of integer regfile writes (Count)
system.cpu9.fpRegfileReads                     146886                       # Number of floating regfile reads (Count)
system.cpu9.fpRegfileWrites                     81697                       # Number of floating regfile writes (Count)
system.cpu9.ccRegfileReads                    2554713                       # number of cc regfile reads (Count)
system.cpu9.ccRegfileWrites                   2118957                       # number of cc regfile writes (Count)
system.cpu9.miscRegfileReads                  1757906                       # number of misc regfile reads (Count)
system.cpu9.miscRegfileWrites                     846                       # number of misc regfile writes (Count)
system.cpu9.MemDepUnit__0.insertedLoads        698201                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores       251052                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads        29992                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores        20405                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups                 518444                       # Number of BP lookups (Count)
system.cpu9.branchPred.condPredicted           457879                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condIncorrect            17003                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.BTBLookups              273790                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                8636                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                 269709                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.985094                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.RASUsed                  13734                       # Number of times the RAS was used to get a target. (Count)
system.cpu9.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu9.branchPred.indirectLookups           9941                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits              5156                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses            4785                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted         1174                       # Number of mispredicted indirect branches. (Count)
system.cpu9.commit.commitSquashedInsts        1034876                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls            853                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts            17961                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples      7920463                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.494518                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     1.594142                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0        6912758     87.28%     87.28% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1         253483      3.20%     90.48% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2          94757      1.20%     91.67% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3         254145      3.21%     94.88% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4          45512      0.57%     95.46% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5          99126      1.25%     96.71% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6          15827      0.20%     96.91% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7          20103      0.25%     97.16% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         224752      2.84%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total      7920463                       # Number of insts commited each cycle (Count)
system.cpu9.commit.instsCommitted             2275537                       # Number of instructions committed (Count)
system.cpu9.commit.opsCommitted               3916809                       # Number of ops (including micro ops) committed (Count)
system.cpu9.commit.memRefs                     774470                       # Number of memory references committed (Count)
system.cpu9.commit.loads                       561048                       # Number of loads committed (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                          2                       # Number of memory barriers committed (Count)
system.cpu9.commit.branches                    366588                       # Number of branches committed (Count)
system.cpu9.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu9.commit.floating                     80389                       # Number of committed floating point instructions. (Count)
system.cpu9.commit.integer                    3858051                       # Number of committed integer instructions. (Count)
system.cpu9.commit.functionCalls                 9950                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass        10769      0.27%      0.27% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu      3051164     77.90%     78.17% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult           31      0.00%     78.17% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv        35830      0.91%     79.09% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd         3175      0.08%     79.17% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     79.17% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt         1504      0.04%     79.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     79.21% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd         6610      0.17%     79.38% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu        11926      0.30%     79.68% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     79.68% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt        12916      0.33%     80.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc         7061      0.18%     80.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift         1353      0.03%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead       540007     13.79%     94.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite       199488      5.09%     99.11% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead        21041      0.54%     99.64% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite        13934      0.36%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total      3916809                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       224752                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.decode.idleCycles                  460428                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles              6859564                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                   522935                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles               208284                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                 18694                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved              255880                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                 1213                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts               5143408                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                 5671                       # Number of squashed instructions handled by decode (Count)
system.cpu9.fetch.icacheStallCycles            451216                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu9.fetch.insts                       3113894                       # Number of instructions fetch has processed (Count)
system.cpu9.fetch.branches                     518444                       # Number of branches that fetch encountered (Count)
system.cpu9.fetch.predictedBranches            288599                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                      7399175                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                  39760                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles               10247                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles        13995                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.icacheWaitRetryStallCycles       175392                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu9.fetch.cacheLines                   269484                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                 4721                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples           8069905                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             0.675140                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            2.057539                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                 7169394     88.84%     88.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                   42972      0.53%     89.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                   41210      0.51%     89.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                   69377      0.86%     90.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  139436      1.73%     92.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                   62022      0.77%     93.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                   35965      0.45%     93.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                   45085      0.56%     94.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                  464444      5.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total             8069905                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.branchRate                 0.056773                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetch.rate                       0.340994                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                    18694                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                   4483971                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                  139201                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts               4960623                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                1033                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                  698201                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                 251052                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                  898                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                     7292                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                  126727                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents           168                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect          7848                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect        12341                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts               20189                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                 4550188                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount                4538632                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                  3635706                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                  6665698                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.497013                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.545435                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                      82850                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                 137153                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                 100                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                168                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                 37630                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                  2075                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples            560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean            52.597230                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev          185.212257                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9                515683     91.93%     91.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19                  77      0.01%     91.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29                 146      0.03%     91.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39                 100      0.02%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49                 111      0.02%     92.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                 144      0.03%     92.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                 105      0.02%     92.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                  78      0.01%     92.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                  53      0.01%     92.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                  56      0.01%     92.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109                80      0.01%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119                46      0.01%     92.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129                57      0.01%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139                43      0.01%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149                33      0.01%     92.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159                59      0.01%     92.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169                83      0.01%     92.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179               134      0.02%     92.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189               598      0.11%     92.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199                49      0.01%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209                80      0.01%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219               121      0.02%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229               232      0.04%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239               376      0.07%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249              2143      0.38%     92.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259                78      0.01%     92.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269               103      0.02%     92.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279               132      0.02%     92.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289               288      0.05%     92.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299               494      0.09%     93.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows           39188      6.99%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            2344                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total              560970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                 664818                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                 238923                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                     3205                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                      442                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                 271719                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                     2881                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                 18694                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                  539219                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                5917457                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles         21281                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                   643197                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles               930057                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts               5063648                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents                94908                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents                256105                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                133006                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents                485158                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.fullRegistersEvents           2941                       # Number of times there has been no free registers (Count)
system.cpu9.rename.renamedOperands           10676112                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   19172638                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                 7132221                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                   184553                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps              8327384                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                 2348728                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                    875                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                859                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                   964160                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                        12639674                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       10053042                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                 2275537                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                   3916809                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.workload.numSyscalls                   63                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_ruby.dir_cntrl0::samples     12114.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000000767292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState              24807                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                      12114                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                    12114                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                12114                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                  10317                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                   1568                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                    178                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                     37                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                 775296                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             155523889.83042431                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                   4984460000                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                    411462.77                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::ruby.dir_cntrl0       775296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadRate::ruby.dir_cntrl0 155523889.830424308777                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::ruby.dir_cntrl0        12114                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::ruby.dir_cntrl0    446402148                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::ruby.dir_cntrl0     36850.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::ruby.dir_cntrl0       775296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total        775296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.numReads::ruby.dir_cntrl0        12114                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total          12114                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::ruby.dir_cntrl0    155523890                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        155523890                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::ruby.dir_cntrl0    155523890                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total       155523890                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts               12114                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0         1657                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1         1577                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2         1480                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3         1462                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4         1421                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5         1482                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6         1530                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7         1505                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat              234504060                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat             40363848                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat         446402148                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               19358.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          36850.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits               6399                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           52.82                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples         5714                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   135.661183                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   109.608636                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   121.971448                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127         2563     44.85%     44.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255         2505     43.84%     88.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383          388      6.79%     95.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511          127      2.22%     97.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639           47      0.82%     98.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767           30      0.53%     99.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895           15      0.26%     99.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023            4      0.07%     99.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151           35      0.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total         5714                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead               775296                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             155.523890                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   0.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               0.81                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              52.82                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy   31265683.722000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy   21102880.803200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy  36763392.758400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 244284327.168003                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy 1182685930.322398                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy 58419766.742400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy 1574521981.516402                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   315.848119                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE    339387000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF    224000000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT   4421673500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_ruby.dir_cntrl1::samples     12157.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000000819972                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState              24884                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                      12157                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                    12157                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                12157                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                  10371                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                   1540                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                    193                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                     39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                 778048                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             156075939.29903159                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                   4983920000                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                    409962.98                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::ruby.dir_cntrl1       778048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadRate::ruby.dir_cntrl1 156075939.299031585455                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::ruby.dir_cntrl1        12157                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::ruby.dir_cntrl1    440810020                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::ruby.dir_cntrl1     36259.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::ruby.dir_cntrl1       778048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total        778048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.numReads::ruby.dir_cntrl1        12157                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total          12157                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::ruby.dir_cntrl1    156075939                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        156075939                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::ruby.dir_cntrl1    156075939                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total       156075939                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts               12157                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0         1603                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1         1550                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2         1502                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3         1482                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4         1417                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5         1500                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6         1554                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7         1549                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat              228159776                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat             40507124                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat         440810020                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               18767.77                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          36259.77                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits               6495                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           53.43                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples         5661                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   137.417417                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   110.145308                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   125.748183                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127         2556     45.15%     45.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255         2434     43.00%     88.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383          402      7.10%     95.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511          126      2.23%     97.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639           52      0.92%     98.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767           33      0.58%     98.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895           17      0.30%     99.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023            6      0.11%     99.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151           35      0.62%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total         5661                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead               778048                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             156.075939                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   0.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               0.81                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              53.43                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy   30975730.749600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy   20907141.796800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy  36893888.539200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 244284327.168003                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy 1179666798.458397                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy 60347475.350400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy 1573075362.062401                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   315.557928                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE    350894300                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF    224000000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT   4410166200                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_ruby.dir_cntrl10::samples     12030.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.000000816292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState             24622                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                     12030                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                   12030                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     1.18                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6               12030                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                 10207                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                  1558                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                   200                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                    42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                    15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys                769920                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            154445467.61267993                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                  4981289000                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                   414072.24                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::ruby.dir_cntrl10       769920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadRate::ruby.dir_cntrl10 154445467.612679928541                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::ruby.dir_cntrl10        12030                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::ruby.dir_cntrl10    451466932                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::ruby.dir_cntrl10     37528.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::ruby.dir_cntrl10       769920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total       769920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.numReads::ruby.dir_cntrl10        12030                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total         12030                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::ruby.dir_cntrl10    154445468                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total       154445468                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::ruby.dir_cntrl10    154445468                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total      154445468                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts              12030                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0         1522                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1         1607                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2         1468                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3         1507                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4         1408                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5         1483                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6         1519                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7         1516                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat             241038172                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat            40083960                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat        451466932                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat              20036.42                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         37528.42                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits              6528                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          54.26                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesPerActivate::samples         5502                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::mean   139.934569                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::gmean   112.108137                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::stdev   127.903032                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::0-127         2391     43.46%     43.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::128-255         2432     44.20%     87.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::256-383          413      7.51%     95.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::384-511          120      2.18%     97.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::512-639           57      1.04%     98.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::640-767           27      0.49%     98.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::768-895           16      0.29%     99.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::896-1023           11      0.20%     99.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::1024-1151           35      0.64%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::total         5502                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesRead              769920                       # Total bytes read (Byte)
system.mem_ctrls10.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW            154.445468                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  0.80                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              0.80                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             54.26                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy  30100401.021600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy  20319924.777600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy 36508470.768000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy 244284327.168003                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy 1189756192.085997                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy 53905421.203200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy 1574874737.024402                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower   315.918881                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE    311670200                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF    224000000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT   4449390300                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_ruby.dir_cntrl11::samples     11834.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.000000813292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState             24238                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                     11834                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                   11834                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6               11834                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                 10066                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                  1519                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                   195                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                    42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                     9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys                757376                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            151929149.10460967                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                  4981722000                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                   420966.88                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::ruby.dir_cntrl11       757376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadRate::ruby.dir_cntrl11 151929149.104609668255                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::ruby.dir_cntrl11        11834                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::ruby.dir_cntrl11    425282936                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::ruby.dir_cntrl11     35937.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::ruby.dir_cntrl11       757376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total       757376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.numReads::ruby.dir_cntrl11        11834                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total         11834                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::ruby.dir_cntrl11    151929149                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total       151929149                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::ruby.dir_cntrl11    151929149                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total      151929149                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts              11834                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0         1566                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1         1557                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2         1419                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3         1493                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4         1334                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5         1462                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6         1487                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7         1516                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat             218282608                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat            39430888                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat        425282936                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat              18445.38                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         35937.38                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits              6396                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          54.05                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesPerActivate::samples         5438                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::mean   139.274733                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::gmean   111.874302                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::stdev   125.273087                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::0-127         2387     43.89%     43.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::128-255         2371     43.60%     87.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::256-383          418      7.69%     95.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::384-511          135      2.48%     97.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::512-639           47      0.86%     98.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::640-767           24      0.44%     98.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::768-895           15      0.28%     99.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::896-1023            5      0.09%     99.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::1024-1151           36      0.66%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::total         5438                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesRead              757376                       # Total bytes read (Byte)
system.mem_ctrls11.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW            151.929149                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  0.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              0.79                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             54.05                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy  29750269.130400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy  20083560.694400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy 35913652.790400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy 244284327.168003                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy 1177887895.304397                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy 61483300.838400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy 1569403005.926000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower   314.821256                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE    357907940                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF    224000000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT   4403152560                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_ruby.dir_cntrl12::samples     11829.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.000000782292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState             24239                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                     11829                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                   11829                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6               11829                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                 10074                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                  1525                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                   175                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                    39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                    14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys                757056                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            151864957.30593440                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                  4982079000                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                   421174.99                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::ruby.dir_cntrl12       757056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadRate::ruby.dir_cntrl12 151864957.305934399366                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::ruby.dir_cntrl12        11829                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::ruby.dir_cntrl12    443943964                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::ruby.dir_cntrl12     37530.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::ruby.dir_cntrl12       757056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total       757056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.numReads::ruby.dir_cntrl12        11829                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total         11829                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::ruby.dir_cntrl12    151864957                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total       151864957                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::ruby.dir_cntrl12    151864957                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total      151864957                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts              11829                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0         1620                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1         1559                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2         1444                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3         1427                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4         1364                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5         1457                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6         1454                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7         1504                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat             237031096                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat            39414228                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat        443943964                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat              20038.13                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         37530.13                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits              6294                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate          53.21                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesPerActivate::samples         5534                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::mean   136.789302                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::gmean   109.681924                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::stdev   125.646543                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::0-127         2518     45.50%     45.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::128-255         2366     42.75%     88.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::256-383          406      7.34%     95.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::384-511          102      1.84%     97.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::512-639           63      1.14%     98.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::640-767           16      0.29%     98.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::768-895           21      0.38%     99.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::896-1023            9      0.16%     99.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::1024-1151           33      0.60%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::total         5534                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesRead              757056                       # Total bytes read (Byte)
system.mem_ctrls12.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW            151.864957                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  0.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              0.79                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate             53.21                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy  30280937.778000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy  20438106.819200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy 35898478.862400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy 244284327.168003                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy 1175892031.969197                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy 62757654.892800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy 1569551537.489601                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower   314.851051                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE    365915160                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF    224000000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT   4395145340                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_ruby.dir_cntrl13::samples     11804.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.000000817292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState             24195                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                     11804                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                   11804                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     1.18                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6               11804                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                 10013                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                  1557                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                   186                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                    38                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                    10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys                755456                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            151543998.31255808                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                  4982651500                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                   422115.51                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::ruby.dir_cntrl13       755456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadRate::ruby.dir_cntrl13 151543998.312558084726                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::ruby.dir_cntrl13        11804                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::ruby.dir_cntrl13    431424972                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::ruby.dir_cntrl13     36549.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::ruby.dir_cntrl13       755456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total       755456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.numReads::ruby.dir_cntrl13        11804                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total         11804                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::ruby.dir_cntrl13    151543998                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total       151543998                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::ruby.dir_cntrl13    151543998                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total      151543998                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts              11804                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0         1581                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1         1587                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2         1457                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3         1427                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4         1371                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5         1442                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6         1447                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7         1492                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat             224949404                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat            39330928                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat        431424972                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat              19057.05                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         36549.05                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits              6380                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate          54.05                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesPerActivate::samples         5423                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::mean   139.294118                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::gmean   111.453847                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::stdev   126.760856                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::0-127         2411     44.46%     44.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::128-255         2351     43.35%     87.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::256-383          387      7.14%     94.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::384-511          131      2.42%     97.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::512-639           58      1.07%     98.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::640-767           28      0.52%     98.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::768-895           13      0.24%     99.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::896-1023           12      0.22%     99.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::1024-1151           32      0.59%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::total         5423                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesRead              755456                       # Total bytes read (Byte)
system.mem_ctrls13.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW            151.543998                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  0.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              0.79                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate             54.05                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy  29673677.779200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy  20028162.862400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy 35822609.222400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy 244284327.168003                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy 1180245926.714398                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy 59977703.318400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy 1570032407.064802                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower   314.947513                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE    348899800                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF    224000000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT   4412160700                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.avgPriority_ruby.dir_cntrl14::samples     11827.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.000000780292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState             24233                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                     11827                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                   11827                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     1.18                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6               11827                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                 10095                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                  1483                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                   190                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                    39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                    16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys                756928                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys            151839280.58646429                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                  4979465000                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                   421025.20                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.requestorReadBytes::ruby.dir_cntrl14       756928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadRate::ruby.dir_cntrl14 151839280.586464285851                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadAccesses::ruby.dir_cntrl14        11827                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadTotalLat::ruby.dir_cntrl14    435803316                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadAvgLat::ruby.dir_cntrl14     36848.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.dram.bytesRead::ruby.dir_cntrl14       756928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::total       756928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.numReads::ruby.dir_cntrl14        11827                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::total         11827                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.bwRead::ruby.dir_cntrl14    151839281                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::total       151839281                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::ruby.dir_cntrl14    151839281                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::total      151839281                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.readBursts              11827                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0         1552                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1         1589                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2         1460                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3         1438                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4         1357                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5         1416                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6         1489                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7         1526                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat             228925432                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat            39407564                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat        435803316                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat              19356.17                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat         36848.17                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits              6417                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate          54.26                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesPerActivate::samples         5410                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::mean   139.912754                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::gmean   111.086353                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::stdev   129.603738                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::0-127         2459     45.45%     45.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::128-255         2259     41.76%     87.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::256-383          406      7.50%     94.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::384-511          130      2.40%     97.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::512-639           72      1.33%     98.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::640-767           25      0.46%     98.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::768-895           13      0.24%     99.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::896-1023           11      0.20%     99.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::1024-1151           35      0.65%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::total         5410                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesRead              756928                       # Total bytes read (Byte)
system.mem_ctrls14.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW            151.839281                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  0.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              0.79                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate             54.26                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy  29597086.428000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy  19980151.408000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy 35892409.291200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy 244284327.168003                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy 1171862193.549598                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy 65330697.264000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy 1566946865.108801                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower   314.328555                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE    381602920                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF    224000000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT   4379457580                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.avgPriority_ruby.dir_cntrl15::samples     12268.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.priorityMinLatency    0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.000000766532                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState             25121                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState                0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                     12268                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                        0                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                   12268                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                      0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                    0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                     0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6               12268                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                 10427                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                  1582                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                   206                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                    42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                     8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::64                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::65                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::66                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::67                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::68                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::69                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::70                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::71                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::72                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::73                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::74                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::75                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::76                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::77                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::78                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::79                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::80                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::81                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::82                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::83                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::84                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::85                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::86                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::87                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::88                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::89                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::90                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::91                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::92                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::93                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::94                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::95                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::96                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::97                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::98                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::99                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::100                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::101                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::102                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::103                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::104                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::105                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::106                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::107                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::108                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::109                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::110                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::111                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::112                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::113                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::114                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::115                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::116                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::117                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::118                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::119                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::120                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::121                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::122                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::123                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::124                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::125                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::126                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::127                   0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.bytesReadWrQ                     0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys                785152                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys                  0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys            157500997.22962239                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys              0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                  4979057000                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                   405857.27                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.requestorReadBytes::ruby.dir_cntrl15       785152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadRate::ruby.dir_cntrl15 157500997.229622393847                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadAccesses::ruby.dir_cntrl15        12268                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadTotalLat::ruby.dir_cntrl15    441283332                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadAvgLat::ruby.dir_cntrl15     35970.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.dram.bytesRead::ruby.dir_cntrl15       785152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::total       785152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.numReads::ruby.dir_cntrl15        12268                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::total         12268                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.bwRead::ruby.dir_cntrl15    157500997                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::total       157500997                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::ruby.dir_cntrl15    157500997                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::total      157500997                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.readBursts              12268                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts                 0                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0         1595                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1         1607                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2         1464                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3         1503                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4         1415                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5         1537                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6         1563                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7         1584                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat             226691476                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat            40876976                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat        441283332                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat              18478.27                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat             3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat         35970.27                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits              6576                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits                0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate          53.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate           nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesPerActivate::samples         5692                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::mean   137.939564                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::gmean   110.721504                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::stdev   125.153260                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::0-127         2549     44.78%     44.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::128-255         2444     42.94%     87.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::256-383          436      7.66%     95.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::384-511          129      2.27%     97.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::512-639           51      0.90%     98.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::640-767           22      0.39%     98.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::768-895           14      0.25%     99.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::896-1023           11      0.19%     99.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::1024-1151           36      0.63%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::total         5692                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesRead              785152                       # Total bytes read (Byte)
system.mem_ctrls15.dram.bytesWritten                0                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW            157.500997                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW                     0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  0.82                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              0.82                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate             53.60                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy  31139855.073600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy  21021630.649600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy 37230749.740800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy 244284327.168003                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy 1190210126.439597                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy 53615585.184000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy 1577502274.255599                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower   316.445964                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE    309905440                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF    224000000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT   4451155060                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_ruby.dir_cntrl2::samples     12084.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000000802292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState              24745                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                      12084                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                    12084                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                12084                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                  10283                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                   1534                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                    203                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                     47                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys                 773376                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             155138739.03837276                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                   4984115500                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                    412455.77                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::ruby.dir_cntrl2       773376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadRate::ruby.dir_cntrl2 155138739.038372755051                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::ruby.dir_cntrl2        12084                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::ruby.dir_cntrl2    440772128                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::ruby.dir_cntrl2     36475.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::ruby.dir_cntrl2       773376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total        773376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.numReads::ruby.dir_cntrl2        12084                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total          12084                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::ruby.dir_cntrl2    155138739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        155138739                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::ruby.dir_cntrl2    155138739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total       155138739                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts               12084                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0         1608                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1         1562                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2         1433                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3         1442                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4         1436                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5         1501                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6         1573                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7         1529                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat              229398800                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat             40263888                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat         440772128                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               18983.68                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          36475.68                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits               6408                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           53.03                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples         5675                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean   136.255154                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean   109.391908                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev   123.585728                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-127         2596     45.74%     45.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-255         2414     42.54%     88.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-383          393      6.93%     95.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-511          131      2.31%     97.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-639           56      0.99%     98.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::640-767           32      0.56%     99.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::768-895           12      0.21%     99.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::896-1023           14      0.25%     99.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::1024-1151           27      0.48%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total         5675                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead               773376                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW             155.138739                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   0.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               0.81                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              53.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy   31052322.100800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy   20958846.440000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy  36672349.190400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy 244284327.168003                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy 1169286563.213997                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy 66975231.187200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy 1569229639.300399                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower   314.786478                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE    391828980                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF    224000000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT   4369231520                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_ruby.dir_cntrl3::samples     12098.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000000794292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState              24773                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                      12098                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                    12098                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                12098                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                  10235                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                   1605                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                    192                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                     46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys                 774272                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             155318476.07466349                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                   4979628000                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                    411607.54                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::ruby.dir_cntrl3       774272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadRate::ruby.dir_cntrl3 155318476.074663490057                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::ruby.dir_cntrl3        12098                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::ruby.dir_cntrl3    454141252                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::ruby.dir_cntrl3     37538.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::ruby.dir_cntrl3       774272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total        774272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.numReads::ruby.dir_cntrl3        12098                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total          12098                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::ruby.dir_cntrl3    155318476                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        155318476                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::ruby.dir_cntrl3    155318476                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total       155318476                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts               12098                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0         1620                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1         1571                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2         1463                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3         1466                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4         1406                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5         1510                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6         1542                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7         1520                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat              242523036                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat             40310536                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat         454141252                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               20046.54                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          37538.54                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits               6444                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           53.27                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples         5654                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean   136.942342                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean   109.958924                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev   124.997491                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-127         2542     44.96%     44.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-255         2452     43.37%     88.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-383          387      6.84%     95.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-511          128      2.26%     97.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-639           59      1.04%     98.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::640-767           28      0.50%     98.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::768-895           15      0.27%     99.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::896-1023            8      0.14%     99.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::1024-1151           35      0.62%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total         5654                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead               774272                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW             155.318476                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   0.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               0.81                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              53.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy   30931964.263200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy   20881289.475200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy  36714836.188800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy 244284327.168003                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy 1175875424.614796                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy 62768258.649600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy 1571456100.359600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower   315.233105                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE    366253360                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF    224000000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT   4394807140                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_ruby.dir_cntrl4::samples     12195.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.000000839292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState              24964                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                      12195                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                    12195                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      1.18                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                12195                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                  10356                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                   1574                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                    206                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                     44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys                 780480                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             156563796.96896356                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                   4974329500                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                    407899.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::ruby.dir_cntrl4       780480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadRate::ruby.dir_cntrl4 156563796.968963563442                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::ruby.dir_cntrl4        12195                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::ruby.dir_cntrl4    448795472                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::ruby.dir_cntrl4     36801.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::ruby.dir_cntrl4       780480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total        780480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.numReads::ruby.dir_cntrl4        12195                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total          12195                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::ruby.dir_cntrl4    156563797                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total        156563797                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::ruby.dir_cntrl4    156563797                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total       156563797                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts               12195                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0         1587                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1         1624                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2         1483                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3         1480                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4         1411                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5         1500                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6         1579                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7         1531                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat              235480532                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat             40633740                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat         448795472                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               19309.60                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          36801.60                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits               6588                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           54.02                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples         5607                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean   139.197432                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean   111.806606                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev   125.792929                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::0-127         2445     43.61%     43.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-255         2486     44.34%     87.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-383          400      7.13%     95.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-511          139      2.48%     97.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::512-639           46      0.82%     98.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::640-767           37      0.66%     99.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::768-895           10      0.18%     99.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::896-1023            9      0.16%     99.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::1024-1151           35      0.62%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total         5607                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesRead               780480                       # Total bytes read (Byte)
system.mem_ctrls4.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW             156.563797                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   0.82                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               0.82                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              54.02                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy   30674836.155600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy   20707709.601600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy  37009210.392000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy 244284327.168003                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy 1168610771.638797                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy 67406722.521600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy 1568693577.477600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower   314.678945                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE    394147300                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF    224000000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT   4366913200                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_ruby.dir_cntrl5::samples     12156.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.000000796292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState              24885                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                      12156                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                    12156                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                12156                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                  10358                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                   1544                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                    180                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                     43                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                     18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys                 777984                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             156063100.93929651                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                   4975066500                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                    409268.39                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::ruby.dir_cntrl5       777984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadRate::ruby.dir_cntrl5 156063100.939296513796                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::ruby.dir_cntrl5        12156                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::ruby.dir_cntrl5    439452140                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::ruby.dir_cntrl5     36151.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::ruby.dir_cntrl5       777984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total        777984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.numReads::ruby.dir_cntrl5        12156                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total          12156                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::ruby.dir_cntrl5    156063101                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total        156063101                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::ruby.dir_cntrl5    156063101                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total       156063101                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts               12156                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0         1592                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1         1588                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2         1474                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3         1472                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4         1444                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5         1516                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6         1575                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7         1495                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat              226819388                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat             40503792                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat         439452140                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               18659.05                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          36151.05                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits               6589                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           54.20                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples         5567                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean   139.749237                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean   111.424662                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev   128.694857                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::0-127         2483     44.60%     44.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-255         2404     43.18%     87.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-383          395      7.10%     94.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-511          130      2.34%     97.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::512-639           61      1.10%     98.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::640-767           32      0.57%     98.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::768-895           19      0.34%     99.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::896-1023            9      0.16%     99.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::1024-1151           34      0.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total         5567                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesRead               777984                       # Total bytes read (Byte)
system.mem_ctrls5.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW             156.063101                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   0.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               0.81                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              54.20                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy   30456003.723600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy   20559982.049600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy  36890853.753600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy 244284327.168003                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy 1170584704.749598                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy 66146370.864000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy 1568922242.308400                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower   314.724815                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE    386855580                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF    224000000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT   4374204920                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_ruby.dir_cntrl6::samples     12187.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.000000795292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState              24942                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                      12187                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                    12187                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                12187                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                  10371                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                   1540                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                    222                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                     46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys                 779968                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             156461090.09108314                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                   4979016000                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                    408551.41                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::ruby.dir_cntrl6       779968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadRate::ruby.dir_cntrl6 156461090.091083139181                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::ruby.dir_cntrl6        12187                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::ruby.dir_cntrl6    443242980                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::ruby.dir_cntrl6     36370.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::ruby.dir_cntrl6       779968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total        779968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.numReads::ruby.dir_cntrl6        12187                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total          12187                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::ruby.dir_cntrl6    156461090                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total        156461090                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::ruby.dir_cntrl6    156461090                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total       156461090                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts               12187                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0         1615                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1         1595                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2         1478                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3         1459                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4         1409                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5         1509                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6         1590                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7         1532                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat              230067976                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat             40607084                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat         443242980                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               18878.15                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          36370.15                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits               6626                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           54.37                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples         5561                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean   140.256788                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean   111.476034                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev   131.012154                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::0-127         2486     44.70%     44.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-255         2388     42.94%     87.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-383          396      7.12%     94.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-511          141      2.54%     97.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::512-639           59      1.06%     98.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::640-767           24      0.43%     98.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::768-895           16      0.29%     99.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::896-1023            9      0.16%     99.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::1024-1151           42      0.76%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total         5561                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesRead               779968                       # Total bytes read (Byte)
system.mem_ctrls6.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW             156.461090                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   0.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               0.81                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              54.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy   30423178.858800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy   20537822.916800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy  36984932.107200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy 244284327.168003                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy 1173891271.593598                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy 64035135.696000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy 1570156668.340401                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower   314.972440                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE    373749940                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF    224000000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT   4387310560                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_ruby.dir_cntrl7::samples     12025.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.000000791292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState              24627                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                      12025                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                    12025                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      1.18                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                12025                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                  10224                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                   1578                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                    187                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                     29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys                 769600                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             154381275.81400466                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                   4976252500                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                    413825.57                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::ruby.dir_cntrl7       769600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadRate::ruby.dir_cntrl7 154381275.814004659653                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::ruby.dir_cntrl7        12025                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::ruby.dir_cntrl7    436686716                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::ruby.dir_cntrl7     36314.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::ruby.dir_cntrl7       769600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total        769600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.numReads::ruby.dir_cntrl7        12025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total          12025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::ruby.dir_cntrl7    154381276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total        154381276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::ruby.dir_cntrl7    154381276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total       154381276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts               12025                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0         1594                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1         1609                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2         1461                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3         1426                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4         1378                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5         1480                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6         1541                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7         1536                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat              226345416                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat             40067300                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat         436686716                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               18822.90                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          36314.90                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits               6385                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           53.10                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples         5640                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean   136.453901                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean   109.422234                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev   125.930686                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::0-127         2566     45.50%     45.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-255         2430     43.09%     88.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-383          381      6.76%     95.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-511          122      2.16%     97.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::512-639           49      0.87%     98.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::640-767           32      0.57%     98.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::768-895           14      0.25%     99.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::896-1023           11      0.20%     99.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::1024-1151           35      0.62%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total         5640                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesRead               769600                       # Total bytes read (Byte)
system.mem_ctrls7.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW             154.381276                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   0.80                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               0.80                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              53.10                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy   30855372.912000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy   20829584.832000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy  36493296.840000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy 244284327.168003                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy 1174476787.293598                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy 63661285.296000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy 1570600654.341600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower   315.061503                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE    371391580                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF    224000000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT   4389668920                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_ruby.dir_cntrl8::samples     12041.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.000000846292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState              24669                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                      12041                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                    12041                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6                12041                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                  10259                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                   1534                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                    198                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                     39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys                 770624                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             154586689.56976551                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                   4982179000                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                    413767.88                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::ruby.dir_cntrl8       770624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadRate::ruby.dir_cntrl8 154586689.569765508175                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::ruby.dir_cntrl8        12041                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::ruby.dir_cntrl8    435039120                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::ruby.dir_cntrl8     36129.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::ruby.dir_cntrl8       770624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total        770624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.numReads::ruby.dir_cntrl8        12041                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total          12041                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::ruby.dir_cntrl8    154586690                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total        154586690                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::ruby.dir_cntrl8    154586690                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total       154586690                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts               12041                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0         1571                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1         1594                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2         1470                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3         1470                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4         1382                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5         1499                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6         1515                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7         1540                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat              224417948                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat             40120612                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat         435039120                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat               18637.82                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          36129.82                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits               6574                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate           54.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesPerActivate::samples         5467                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::mean   140.959210                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::gmean   112.933430                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::stdev   127.080034                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::0-127         2361     43.19%     43.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::128-255         2400     43.90%     87.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::256-383          432      7.90%     94.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::384-511          135      2.47%     97.46% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::512-639           56      1.02%     98.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::640-767           28      0.51%     98.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::768-895           13      0.24%     99.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::896-1023            6      0.11%     99.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::1024-1151           36      0.66%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::total         5467                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesRead               770624                       # Total bytes read (Byte)
system.mem_ctrls8.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW             154.586690                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   0.80                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               0.80                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate              54.60                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy   29908922.643600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy   20190663.169600                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy  36541853.409600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy 244284327.168003                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy 1186919102.375997                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy 55716896.323200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy 1573561765.090003                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower   315.655500                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE    322874000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF    224000000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT   4438186500                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_ruby.dir_cntrl9::samples     11886.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.000000828292                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState              24339                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState                 0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                      11886                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                         0                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                    11886                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                       0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                     0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      1.17                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                      0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6                11886                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                  10137                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                   1516                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                    186                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                     33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::64                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::65                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::66                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::67                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::68                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::69                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::70                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::71                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::72                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::73                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::74                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::75                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::76                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::77                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::78                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::79                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::80                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::81                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::82                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::83                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::84                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::85                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::86                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::87                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::88                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::89                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::90                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::91                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::92                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::93                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::94                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::95                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::96                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::97                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::98                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::99                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::100                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::101                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::102                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::103                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::104                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::105                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::106                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::107                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::108                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::109                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::110                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::111                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::112                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::113                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::114                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::115                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::116                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::117                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::118                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::119                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::120                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::121                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::122                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::123                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::124                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::125                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::126                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::127                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.bytesReadWrQ                      0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys                 760704                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys                   0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             152596743.81083238                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys               0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                   4982698500                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                    419207.34                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::ruby.dir_cntrl9       760704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadRate::ruby.dir_cntrl9 152596743.810832381248                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::ruby.dir_cntrl9        11886                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::ruby.dir_cntrl9    432030008                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::ruby.dir_cntrl9     36347.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::ruby.dir_cntrl9       760704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total        760704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.numReads::ruby.dir_cntrl9        11886                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total          11886                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::ruby.dir_cntrl9    152596744                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total        152596744                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::ruby.dir_cntrl9    152596744                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total       152596744                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts               11886                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts                  0                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0         1558                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1         1547                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2         1484                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3         1419                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4         1398                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5         1453                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6         1516                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7         1511                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat              224120096                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat             39604152                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat         432030008                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat               18855.80                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          36347.80                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits               6487                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits                 0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           54.58                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate            nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesPerActivate::samples         5398                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::mean   140.911449                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::gmean   112.751966                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::stdev   127.671407                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::0-127         2336     43.28%     43.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::128-255         2389     44.26%     87.53% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::256-383          391      7.24%     94.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::384-511          141      2.61%     97.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::512-639           59      1.09%     98.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::640-767           23      0.43%     98.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::768-895           17      0.31%     99.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::896-1023            9      0.17%     99.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::1024-1151           33      0.61%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::total         5398                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesRead               760704                       # Total bytes read (Byte)
system.mem_ctrls9.dram.bytesWritten                 0                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW             152.596744                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW                      0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   0.79                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               0.79                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              54.58                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy   29536907.509200                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy   19935833.142400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy  36071461.641600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy 244284327.168003                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy 1182424470.947997                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy 58586707.939200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy 1570839708.348399                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower   315.109457                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE    340830340                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF    224000000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT   4420230160                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           128                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           1279                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples           1726642                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean           159.041003                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean          148.149134                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           61.411459                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |      613466     35.53%     35.53% |     1016975     58.90%     94.43% |       72728      4.21%     98.64% |       23282      1.35%     99.99% |         167      0.01%    100.00% |          22      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total             1726642                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples     15232413                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      2.426462                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.818351                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     2.367721                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |     7284538     47.82%     47.82% |     5242006     34.41%     82.24% |     1410281      9.26%     91.49% |      545403      3.58%     95.08% |      289624      1.90%     96.98% |      246097      1.62%     98.59% |       88931      0.58%     99.18% |       68705      0.45%     99.63% |       56828      0.37%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total     15232413                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples       15307407                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean         13.889323                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.154840                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev        94.309284                       (Unspecified)
system.ruby.m_latencyHistSeqr            |    15007806     98.04%     98.04% |      105912      0.69%     98.73% |       98917      0.65%     99.38% |       83592      0.55%     99.93% |        8231      0.05%     99.98% |        2446      0.02%    100.00% |         493      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total         15307407                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples     14976532                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.014841                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.008233                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      1.259287                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |    14976452    100.00%    100.00% |          60      0.00%    100.00% |           7      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total      14976532                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples       330875                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean    596.632326                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean   538.626553                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev   253.602871                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |       31354      9.48%      9.48% |      105852     31.99%     41.47% |       98910     29.89%     71.36% |       83580     25.26%     96.62% |        8231      2.49%     99.11% |        2445      0.74%     99.85% |         493      0.15%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total       330875                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size          128                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket         1279                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples        915152                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean       148.076308                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::gmean      135.991120                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev       67.735673                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |      430203     47.01%     47.01% |      434297     47.46%     94.47% |       27232      2.98%     97.44% |       23231      2.54%     99.98% |         165      0.02%    100.00% |          22      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total          915152                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           64                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          639                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples        811490                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean       171.406360                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean      163.169227                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       50.614212                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |       17914      2.21%      2.21% |      165349     20.38%     22.58% |      351511     43.32%     65.90% |      231167     28.49%     94.39% |       44902      5.53%     99.92% |         594      0.07%     99.99% |          43      0.01%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total          811490                       # delay histogram for vnet_1 (Unspecified)
system.ruby.Directory_Controller.Fetch   |       12114      6.29%      6.29% |       12157      6.31%     12.61% |       12084      6.28%     18.88% |       12098      6.28%     25.17% |       12195      6.33%     31.50% |       12156      6.31%     37.81% |       12187      6.33%     44.14% |       12025      6.25%     50.39% |       12041      6.25%     56.64% |       11886      6.17%     62.82% |       12030      6.25%     69.06% |       11834      6.15%     75.21% |       11829      6.14%     81.35% |       11804      6.13%     87.49% |       11827      6.14%     93.63% |       12268      6.37%    100.00% (Unspecified)
system.ruby.Directory_Controller.Fetch::total       192535                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |       12114      6.29%      6.29% |       12157      6.31%     12.61% |       12084      6.28%     18.88% |       12098      6.28%     25.17% |       12195      6.33%     31.50% |       12156      6.31%     37.81% |       12187      6.33%     44.14% |       12025      6.25%     50.39% |       12041      6.25%     56.64% |       11886      6.17%     62.82% |       12030      6.25%     69.06% |       11834      6.15%     75.21% |       11829      6.14%     81.35% |       11804      6.13%     87.49% |       11827      6.14%     93.63% |       12268      6.37%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total       192535                       (Unspecified)
system.ruby.Directory_Controller.I.Fetch |       12114      6.29%      6.29% |       12157      6.31%     12.61% |       12084      6.28%     18.88% |       12098      6.28%     25.17% |       12195      6.33%     31.50% |       12156      6.31%     37.81% |       12187      6.33%     44.14% |       12025      6.25%     50.39% |       12041      6.25%     56.64% |       11886      6.17%     62.82% |       12030      6.25%     69.06% |       11834      6.15%     75.21% |       11829      6.14%     81.35% |       11804      6.13%     87.49% |       11827      6.14%     93.63% |       12268      6.37%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch::total       192535                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |       12114      6.29%      6.29% |       12157      6.31%     12.61% |       12084      6.28%     18.88% |       12098      6.28%     25.17% |       12195      6.33%     31.50% |       12156      6.31%     37.81% |       12187      6.33%     44.14% |       12025      6.25%     50.39% |       12041      6.25%     56.64% |       11886      6.17%     62.82% |       12030      6.25%     69.06% |       11834      6.15%     75.21% |       11829      6.14%     81.35% |       11804      6.13%     87.49% |       11827      6.14%     93.63% |       12268      6.37%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total       192535                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |      461367      6.25%      6.25% |      461472      6.25%     12.50% |      461568      6.25%     18.75% |      461628      6.25%     25.01% |      461163      6.25%     31.25% |      461396      6.25%     37.50% |      461481      6.25%     43.75% |      461675      6.25%     50.01% |      461177      6.25%     56.25% |      461326      6.25%     62.50% |      461386      6.25%     68.75% |      461630      6.25%     75.01% |      461119      6.25%     81.25% |      461098      6.25%     87.50% |      461255      6.25%     93.75% |      461677      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total      7382418                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |      268932      6.25%      6.25% |      268808      6.25%     12.51% |      268787      6.25%     18.76% |      268729      6.25%     25.01% |      268753      6.25%     31.26% |      268775      6.25%     37.51% |      268719      6.25%     43.76% |      268897      6.25%     50.01% |      268713      6.25%     56.26% |      268669      6.25%     62.51% |      268645      6.25%     68.76% |      268729      6.25%     75.01% |      268696      6.25%     81.26% |      268565      6.25%     87.51% |      268427      6.24%     93.75% |      268745      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total      4299589                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |      226585      6.25%      6.25% |      226598      6.25%     12.50% |      226614      6.25%     18.75% |      226566      6.25%     25.00% |      226605      6.25%     31.25% |      226593      6.25%     37.50% |      226600      6.25%     43.75% |      226610      6.25%     50.00% |      226601      6.25%     56.25% |      226598      6.25%     62.50% |      226611      6.25%     68.75% |      226595      6.25%     75.00% |      226589      6.25%     81.25% |      226579      6.25%     87.50% |      226585      6.25%     93.75% |      226610      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total      3625539                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |       19657      6.25%      6.25% |       19647      6.25%     12.50% |       19667      6.25%     18.75% |       19668      6.25%     25.00% |       19660      6.25%     31.25% |       19660      6.25%     37.50% |       19665      6.25%     43.75% |       19658      6.25%     50.00% |       19658      6.25%     56.25% |       19665      6.25%     62.51% |       19664      6.25%     68.76% |       19662      6.25%     75.01% |       19648      6.25%     81.26% |       19656      6.25%     87.50% |       19647      6.25%     93.75% |       19655      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total       314537                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |       15870      6.25%      6.25% |       15867      6.25%     12.49% |       15885      6.25%     18.75% |       15884      6.25%     25.00% |       15871      6.25%     31.25% |       15876      6.25%     37.50% |       15881      6.25%     43.75% |       15876      6.25%     50.00% |       15869      6.25%     56.25% |       15878      6.25%     62.50% |       15878      6.25%     68.75% |       15881      6.25%     75.00% |       15865      6.25%     81.25% |       15872      6.25%     87.50% |       15872      6.25%     93.75% |       15884      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total       254009                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |        4808      6.26%      6.26% |        4801      6.25%     12.50% |        4803      6.25%     18.75% |        4805      6.25%     25.00% |        4810      6.26%     31.26% |        4805      6.25%     37.51% |        4805      6.25%     43.76% |        4803      6.25%     50.01% |        4810      6.26%     56.27% |        4808      6.26%     62.52% |        4807      6.25%     68.78% |        4802      6.25%     75.03% |        4804      6.25%     81.28% |        4805      6.25%     87.53% |        4796      6.24%     93.77% |        4791      6.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total        76863                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |       18000      6.25%      6.25% |       17998      6.25%     12.50% |       18012      6.25%     18.75% |       18011      6.25%     25.00% |       18005      6.25%     31.25% |       18005      6.25%     37.50% |       18010      6.25%     43.75% |       18004      6.25%     50.00% |       18004      6.25%     56.25% |       18007      6.25%     62.50% |       18007      6.25%     68.75% |       18010      6.25%     75.00% |       17998      6.25%     81.25% |       18001      6.25%     87.50% |       17999      6.25%     93.75% |       18010      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total       288081                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |       15884      6.25%      6.25% |       15879      6.25%     12.49% |       15898      6.25%     18.75% |       15899      6.25%     25.00% |       15883      6.25%     31.25% |       15888      6.25%     37.50% |       15896      6.25%     43.75% |       15892      6.25%     50.00% |       15881      6.25%     56.25% |       15892      6.25%     62.50% |       15894      6.25%     68.75% |       15896      6.25%     75.00% |       15878      6.25%     81.25% |       15887      6.25%     87.50% |       15887      6.25%     93.75% |       15900      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total       254234                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |        2158      6.26%      6.26% |        2151      6.24%     12.51% |        2156      6.26%     18.76% |        2157      6.26%     25.02% |        2158      6.26%     31.29% |        2157      6.26%     37.55% |        2155      6.25%     43.80% |        2153      6.25%     50.05% |        2157      6.26%     56.31% |        2157      6.26%     62.57% |        2154      6.25%     68.82% |        2150      6.24%     75.06% |        2151      6.24%     81.31% |        2153      6.25%     87.55% |        2146      6.23%     93.78% |        2142      6.22%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total        34455                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |        2636      6.25%      6.25% |        2638      6.25%     12.50% |        2634      6.24%     18.75% |        2633      6.24%     24.99% |        2640      6.26%     31.25% |        2636      6.25%     37.50% |        2635      6.25%     43.74% |        2634      6.24%     49.99% |        2641      6.26%     56.25% |        2637      6.25%     62.50% |        2637      6.25%     68.75% |        2637      6.25%     75.00% |        2640      6.26%     81.26% |        2637      6.25%     87.51% |        2635      6.25%     93.76% |        2634      6.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total        42184                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |         209      9.47%      9.47% |         204      9.24%     18.70% |         205      9.28%     27.99% |         139      6.30%     34.28% |         199      9.01%     43.30% |         207      9.38%     52.67% |         140      6.34%     59.01% |         136      6.16%     65.17% |         201      9.10%     74.28% |          84      3.80%     78.08% |          81      3.67%     81.75% |          79      3.58%     85.33% |          80      3.62%     88.95% |          81      3.67%     92.62% |          82      3.71%     96.33% |          81      3.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total         2208                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |      266767      6.25%      6.25% |      266651      6.25%     12.51% |      266625      6.25%     18.76% |      266567      6.25%     25.01% |      266588      6.25%     31.26% |      266612      6.25%     37.51% |      266559      6.25%     43.76% |      266739      6.25%     50.01% |      266549      6.25%     56.26% |      266508      6.25%     62.51% |      266487      6.25%     68.76% |      266575      6.25%     75.01% |      266540      6.25%     81.26% |      266408      6.25%     87.51% |      266277      6.24%     93.75% |      266599      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total      4265051                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |        1657      6.26%      6.26% |        1649      6.23%     12.50% |        1655      6.26%     18.75% |        1657      6.26%     25.02% |        1655      6.26%     31.27% |        1655      6.26%     37.53% |        1655      6.26%     43.78% |        1654      6.25%     50.03% |        1654      6.25%     56.29% |        1658      6.27%     62.55% |        1657      6.26%     68.82% |        1652      6.24%     75.06% |        1650      6.24%     81.30% |        1655      6.26%     87.55% |        1648      6.23%     93.78% |        1645      6.22%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total        26456                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |      259881      6.19%      6.19% |      259937      6.20%     12.39% |      259895      6.19%     18.58% |      260129      6.20%     24.78% |      259776      6.19%     30.97% |      259867      6.19%     37.17% |      259996      6.20%     43.36% |      260107      6.20%     49.56% |      259847      6.19%     55.76% |      272067      6.48%     62.24% |      260081      6.20%     68.44% |      260246      6.20%     74.64% |      259862      6.19%     80.83% |      271938      6.48%     87.32% |      272044      6.48%     93.80% |      260160      6.20%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total      4195833                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |         385      6.26%      6.26% |         383      6.23%     12.49% |         386      6.28%     18.77% |         384      6.25%     25.02% |         385      6.26%     31.28% |         383      6.23%     37.51% |         384      6.25%     43.75% |         384      6.25%     50.00% |         382      6.21%     56.21% |         383      6.23%     62.44% |         384      6.25%     68.69% |         385      6.26%     74.95% |         384      6.25%     81.20% |         384      6.25%     87.44% |         385      6.26%     93.71% |         387      6.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total         6148                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |       15120      6.25%      6.25% |       15115      6.25%     12.50% |       15130      6.25%     18.75% |       15132      6.25%     25.00% |       15118      6.25%     31.25% |       15126      6.25%     37.50% |       15129      6.25%     43.75% |       15125      6.25%     50.01% |       15119      6.25%     56.25% |       15124      6.25%     62.50% |       15123      6.25%     68.75% |       15126      6.25%     75.01% |       15113      6.25%     81.25% |       15119      6.25%     87.50% |       15116      6.25%     93.75% |       15129      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total       241964                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |      185391      6.33%      6.33% |      185450      6.33%     12.66% |      185568      6.33%     18.99% |      185459      6.33%     25.32% |      185303      6.32%     31.64% |      185432      6.33%     37.97% |      185447      6.33%     44.30% |      185538      6.33%     50.63% |      185246      6.32%     56.95% |      173281      5.91%     62.87% |      185328      6.32%     69.19% |      185407      6.33%     75.52% |      185296      6.32%     81.84% |      173190      5.91%     87.76% |      173241      5.91%     93.67% |      185535      6.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total      2930112                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |      223563      6.25%      6.25% |      223575      6.25%     12.50% |      223593      6.25%     18.75% |      223547      6.25%     25.00% |      223578      6.25%     31.25% |      223573      6.25%     37.50% |      223578      6.25%     43.75% |      223590      6.25%     50.00% |      223576      6.25%     56.25% |      223576      6.25%     62.50% |      223588      6.25%     68.75% |      223571      6.25%     75.00% |      223564      6.25%     81.25% |      223557      6.25%     87.50% |      223563      6.25%     93.75% |      223588      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total      3577180                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |        2880      6.24%      6.24% |        2883      6.25%     12.50% |        2882      6.25%     18.75% |        2879      6.24%     24.99% |        2887      6.26%     31.25% |        2879      6.24%     37.49% |        2881      6.25%     43.74% |        2879      6.24%     49.98% |        2885      6.26%     56.24% |        2883      6.25%     62.49% |        2884      6.25%     68.74% |        2884      6.25%     75.00% |        2885      6.26%     81.25% |        2882      6.25%     87.50% |        2883      6.25%     93.75% |        2881      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total        46117                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       15870      6.25%      6.25% |       15867      6.25%     12.49% |       15885      6.25%     18.75% |       15884      6.25%     25.00% |       15871      6.25%     31.25% |       15876      6.25%     37.50% |       15881      6.25%     43.75% |       15876      6.25%     50.00% |       15869      6.25%     56.25% |       15878      6.25%     62.50% |       15878      6.25%     68.75% |       15881      6.25%     75.00% |       15865      6.25%     81.25% |       15872      6.25%     87.50% |       15872      6.25%     93.75% |       15884      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       254009                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        2172      6.26%      6.26% |        2163      6.24%     12.50% |        2169      6.25%     18.75% |        2172      6.26%     25.02% |        2170      6.26%     31.28% |        2169      6.25%     37.53% |        2170      6.26%     43.79% |        2169      6.25%     50.04% |        2169      6.25%     56.30% |        2171      6.26%     62.56% |        2170      6.26%     68.81% |        2165      6.24%     75.06% |        2164      6.24%     81.30% |        2168      6.25%     87.55% |        2161      6.23%     93.78% |        2157      6.22%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        34679                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        2636      6.25%      6.25% |        2638      6.25%     12.50% |        2634      6.24%     18.75% |        2633      6.24%     24.99% |        2640      6.26%     31.25% |        2636      6.25%     37.50% |        2635      6.25%     43.74% |        2634      6.24%     49.99% |        2641      6.26%     56.25% |        2637      6.25%     62.50% |        2637      6.25%     68.75% |        2637      6.25%     75.00% |        2640      6.26%     81.26% |        2637      6.25%     87.51% |        2635      6.25%     93.76% |        2634      6.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total        42184                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total            3                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |           2      6.45%      6.45% |           2      6.45%     12.90% |           2      6.45%     19.35% |           2      6.45%     25.81% |           2      6.45%     32.26% |           2      6.45%     38.71% |           2      6.45%     45.16% |           2      6.45%     51.61% |           2      6.45%     58.06% |           2      6.45%     64.52% |           2      6.45%     70.97% |           2      6.45%     77.42% |           3      9.68%     87.10% |           2      6.45%     93.55% |           1      3.23%     96.77% |           1      3.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total           31                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           7      8.43%      8.43% |           6      7.23%     15.66% |           6      7.23%     22.89% |           5      6.02%     28.92% |           7      8.43%     37.35% |           6      7.23%     44.58% |           5      6.02%     50.60% |           5      6.02%     56.63% |           7      8.43%     65.06% |           4      4.82%     69.88% |           4      4.82%     74.70% |           4      4.82%     79.52% |           5      6.02%     85.54% |           4      4.82%     90.36% |           4      4.82%     95.18% |           4      4.82%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           83                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           1      4.17%      4.17% |           2      8.33%     12.50% |           1      4.17%     16.67% |           1      4.17%     20.83% |           2      8.33%     29.17% |           1      4.17%     33.33% |           2      8.33%     41.67% |           1      4.17%     45.83% |           2      8.33%     54.17% |           2      8.33%     62.50% |           2      8.33%     70.83% |           2      8.33%     79.17% |           1      4.17%     83.33% |           1      4.17%     87.50% |           2      8.33%     95.83% |           1      4.17%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           24                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |       18000      6.25%      6.25% |       17998      6.25%     12.50% |       18012      6.25%     18.75% |       18011      6.25%     25.00% |       18005      6.25%     31.25% |       18005      6.25%     37.50% |       18010      6.25%     43.75% |       18004      6.25%     50.00% |       18004      6.25%     56.25% |       18007      6.25%     62.50% |       18007      6.25%     68.75% |       18010      6.25%     75.00% |       17998      6.25%     81.25% |       18001      6.25%     87.50% |       17999      6.25%     93.75% |       18010      6.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       288081                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR |        2586      7.51%      7.51% |        2344      6.80%     14.31% |        2415      7.01%     21.32% |        2282      6.62%     27.94% |        2092      6.07%     34.01% |        2009      5.83%     39.84% |        2017      5.85%     45.70% |        1991      5.78%     51.48% |        1847      5.36%     56.84% |        1955      5.67%     62.51% |        1978      5.74%     68.25% |        2041      5.92%     74.18% |        2330      6.76%     80.94% |        2213      6.42%     87.36% |        2175      6.31%     93.67% |        2180      6.33%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        34455                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS   |       16285      6.41%      6.41% |       15830      6.23%     12.63% |       16085      6.33%     18.96% |       15888      6.25%     25.21% |       15724      6.18%     31.39% |       15701      6.18%     37.57% |       16030      6.31%     43.87% |       15849      6.23%     50.11% |       15904      6.26%     56.36% |       16819      6.62%     62.98% |       16225      6.38%     69.36% |       15366      6.04%     75.41% |       15728      6.19%     81.59% |       16288      6.41%     88.00% |       15358      6.04%     94.04% |       15154      5.96%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS::total       254234                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX   |        2791      6.62%      6.62% |        2634      6.24%     12.86% |        2761      6.55%     19.41% |        2640      6.26%     25.66% |        2852      6.76%     32.42% |        2640      6.26%     38.68% |        2494      5.91%     44.60% |        2720      6.45%     51.04% |        2640      6.26%     57.30% |        2579      6.11%     63.42% |        2720      6.45%     69.86% |        2497      5.92%     75.78% |        2457      5.82%     81.61% |        2559      6.07%     87.67% |        2512      5.95%     93.63% |        2688      6.37%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX::total        42184                       (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE::total            3                       (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX   |       18497      6.42%      6.42% |       17952      6.23%     12.65% |       18334      6.36%     19.02% |       18016      6.25%     25.27% |       18064      6.27%     31.54% |       17797      6.18%     37.72% |       18006      6.25%     43.97% |       18057      6.27%     50.24% |       18032      6.26%     56.50% |       18886      6.56%     63.05% |       18417      6.39%     69.45% |       17327      6.01%     75.46% |       17673      6.13%     81.59% |       18335      6.36%     87.96% |       17358      6.03%     93.98% |       17330      6.02%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX::total       288081                       (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data  |       12320      6.40%      6.40% |       12226      6.35%     12.75% |       12392      6.44%     19.19% |       12068      6.27%     25.45% |       11828      6.14%     31.60% |       11833      6.15%     37.74% |       12015      6.24%     43.98% |       11743      6.10%     50.08% |       12016      6.24%     56.32% |       11992      6.23%     62.55% |       11804      6.13%     68.68% |       11787      6.12%     74.80% |       12335      6.41%     81.21% |       12118      6.29%     87.51% |       12137      6.30%     93.81% |       11920      6.19%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data::total       192534                       (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock |       18993      6.41%      6.41% |       18444      6.23%     12.64% |       18840      6.36%     19.00% |       18518      6.25%     25.25% |       18576      6.27%     31.52% |       18293      6.18%     37.70% |       18509      6.25%     43.95% |       18569      6.27%     50.22% |       18544      6.26%     56.48% |       19397      6.55%     63.03% |       18929      6.39%     69.42% |       17839      6.02%     75.44% |       18185      6.14%     81.58% |       18847      6.36%     87.94% |       17870      6.03%     93.98% |       17842      6.02%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       296195                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        2208      6.97%      6.97% |        2108      6.66%     13.63% |        2138      6.75%     20.39% |        2004      6.33%     26.72% |        1892      5.98%     32.69% |        1817      5.74%     38.43% |        1939      6.13%     44.56% |        1935      6.11%     50.67% |        1792      5.66%     56.33% |        1800      5.69%     62.02% |        1820      5.75%     67.77% |        1884      5.95%     73.72% |        2183      6.90%     80.61% |        2032      6.42%     87.03% |        2009      6.35%     93.38% |        2096      6.62%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        31657                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS |        8400      6.30%      6.30% |        8406      6.30%     12.59% |        8437      6.32%     18.92% |        8288      6.21%     25.13% |        8192      6.14%     31.27% |        8212      6.15%     37.42% |        8318      6.23%     43.66% |        8080      6.06%     49.71% |        8512      6.38%     56.09% |        8470      6.35%     62.44% |        8256      6.19%     68.63% |        8271      6.20%     74.82% |        8508      6.38%     81.20% |        8390      6.29%     87.49% |        8519      6.38%     93.87% |        8176      6.13%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS::total       133435                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX |        1712      6.24%      6.24% |        1712      6.24%     12.48% |        1817      6.62%     19.10% |        1776      6.47%     25.57% |        1744      6.35%     31.92% |        1804      6.57%     38.50% |        1758      6.41%     44.90% |        1728      6.30%     51.20% |        1712      6.24%     57.44% |        1722      6.27%     63.71% |        1728      6.30%     70.01% |        1633      5.95%     75.96% |        1644      5.99%     81.95% |        1696      6.18%     88.13% |        1609      5.86%     93.99% |        1648      6.01%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX::total        27443                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         317     12.60%     12.60% |         184      7.31%     19.91% |         277     11.01%     30.92% |         262     10.41%     41.34% |         184      7.31%     48.65% |         160      6.36%     55.01% |          69      2.74%     57.75% |          56      2.23%     59.98% |          55      2.19%     62.16% |         123      4.89%     67.05% |         142      5.64%     72.69% |         157      6.24%     78.93% |         147      5.84%     84.78% |         181      7.19%     91.97% |         150      5.96%     97.93% |          52      2.07%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         2516                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS |          86     38.22%     38.22% |          20      8.89%     47.11% |           6      2.67%     49.78% |          10      4.44%     54.22% |           0      0.00%     54.22% |          48     21.33%     75.56% |          15      6.67%     82.22% |           0      0.00%     82.22% |           0      0.00%     82.22% |           0      0.00%     82.22% |          16      7.11%     89.33% |          24     10.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS::total          225                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX |          10     38.46%     38.46% |           0      0.00%     38.46% |           0      0.00%     38.46% |           0      0.00%     38.46% |           0      0.00%     38.46% |           0      0.00%     38.46% |           0      0.00%     38.46% |           0      0.00%     38.46% |           0      0.00%     38.46% |           0      0.00%     38.46% |           0      0.00%     38.46% |           0      0.00%     38.46% |           0      0.00%     38.46% |           0      0.00%     38.46% |           0      0.00%     38.46% |          16     61.54%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX::total           26                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total            3                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          61     21.63%     21.63% |          52     18.44%     40.07% |           0      0.00%     40.07% |          16      5.67%     45.74% |          16      5.67%     51.42% |          32     11.35%     62.77% |           9      3.19%     65.96% |           0      0.00%     65.96% |           0      0.00%     65.96% |          32     11.35%     77.30% |          16      5.67%     82.98% |           0      0.00%     82.98% |           0      0.00%     82.98% |           0      0.00%     82.98% |          16      5.67%     88.65% |          32     11.35%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total          282                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS |        7799      6.47%      6.47% |        7404      6.14%     12.61% |        7642      6.34%     18.95% |        7590      6.29%     25.24% |        7532      6.25%     31.49% |        7441      6.17%     37.66% |        7697      6.38%     44.04% |        7769      6.44%     50.49% |        7392      6.13%     56.62% |        8349      6.92%     63.54% |        7953      6.60%     70.14% |        7071      5.86%     76.00% |        7220      5.99%     81.99% |        7898      6.55%     88.54% |        6839      5.67%     94.21% |        6978      5.79%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS::total       120574                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX |        1069      7.26%      7.26% |         922      6.27%     13.53% |         944      6.42%     19.95% |         864      5.87%     25.82% |        1108      7.53%     33.35% |         836      5.68%     39.03% |         736      5.00%     44.03% |         992      6.74%     50.77% |         928      6.31%     57.08% |         857      5.82%     62.90% |         992      6.74%     69.64% |         864      5.87%     75.51% |         813      5.52%     81.04% |         863      5.86%     86.90% |         903      6.14%     93.04% |        1024      6.96%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX::total        14715                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX |       18497      6.42%      6.42% |       17952      6.23%     12.65% |       18334      6.36%     19.02% |       18016      6.25%     25.27% |       18064      6.27%     31.54% |       17797      6.18%     37.72% |       18006      6.25%     43.97% |       18057      6.27%     50.24% |       18032      6.26%     56.50% |       18886      6.56%     63.05% |       18417      6.39%     69.45% |       17327      6.01%     75.46% |       17673      6.13%     81.59% |       18335      6.36%     87.96% |       17358      6.03%     93.98% |       17330      6.02%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       288081                       (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data |        8400      6.30%      6.30% |        8406      6.30%     12.59% |        8437      6.32%     18.92% |        8288      6.21%     25.13% |        8192      6.14%     31.27% |        8212      6.15%     37.42% |        8318      6.23%     43.66% |        8080      6.06%     49.71% |        8512      6.38%     56.09% |        8470      6.35%     62.44% |        8256      6.19%     68.63% |        8271      6.20%     74.82% |        8508      6.38%     81.20% |        8390      6.29%     87.49% |        8519      6.38%     93.87% |        8176      6.13%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       133435                       (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data |        2208      6.97%      6.97% |        2108      6.66%     13.63% |        2138      6.75%     20.39% |        2004      6.33%     26.72% |        1892      5.98%     32.70% |        1817      5.74%     38.44% |        1939      6.13%     44.56% |        1935      6.11%     50.67% |        1792      5.66%     56.33% |        1800      5.69%     62.02% |        1820      5.75%     67.77% |        1883      5.95%     73.72% |        2183      6.90%     80.61% |        2032      6.42%     87.03% |        2009      6.35%     93.38% |        2096      6.62%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data::total        31656                       (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data |        1712      6.24%      6.24% |        1712      6.24%     12.48% |        1817      6.62%     19.10% |        1776      6.47%     25.57% |        1744      6.35%     31.92% |        1804      6.57%     38.50% |        1758      6.41%     44.90% |        1728      6.30%     51.20% |        1712      6.24%     57.44% |        1722      6.27%     63.71% |        1728      6.30%     70.01% |        1633      5.95%     75.96% |        1644      5.99%     81.95% |        1696      6.18%     88.13% |        1609      5.86%     93.99% |        1648      6.01%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data::total        27443                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          13     44.83%     44.83% |           0      0.00%     44.83% |           0      0.00%     44.83% |           0      0.00%     44.83% |           0      0.00%     44.83% |           0      0.00%     44.83% |           0      0.00%     44.83% |           0      0.00%     44.83% |           0      0.00%     44.83% |           0      0.00%     44.83% |           0      0.00%     44.83% |           0      0.00%     44.83% |           0      0.00%     44.83% |           0      0.00%     44.83% |           0      0.00%     44.83% |          16     55.17%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           29                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       18980      6.41%      6.41% |       18444      6.23%     12.64% |       18840      6.36%     19.00% |       18518      6.25%     25.25% |       18576      6.27%     31.52% |       18293      6.18%     37.70% |       18509      6.25%     43.95% |       18569      6.27%     50.22% |       18544      6.26%     56.48% |       19397      6.55%     63.03% |       18929      6.39%     69.42% |       17839      6.02%     75.44% |       18185      6.14%     81.58% |       18847      6.36%     87.95% |       17870      6.03%     93.98% |       17826      6.02%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       296166                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples      7382387                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean    20.739224                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.240587                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev   114.905636                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |     7155647     96.93%     96.93% |       92023      1.25%     98.18% |       66388      0.90%     99.07% |       59896      0.81%     99.89% |        6304      0.09%     99.97% |        1743      0.02%     99.99% |         376      0.01%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total      7382387                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples      7128153                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000842                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000584                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.029037                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |     7122156     99.92%     99.92% |        5991      0.08%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total      7128153                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples       254234                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean   574.159334                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean   514.777924                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev   257.288199                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |       27494     10.81%     10.81% |       92023     36.20%     47.01% |       66388     26.11%     73.12% |       59896     23.56%     96.68% |        6304      2.48%     99.16% |        1743      0.69%     99.85% |         376      0.15%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total       254234                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples      3409227                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     8.340394                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.114098                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    72.799301                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |     3372950     98.94%     98.94% |       10983      0.32%     99.26% |       11527      0.34%     99.60% |       12186      0.36%     99.95% |        1142      0.03%     99.99% |         361      0.01%    100.00% |          78      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total      3409227                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples      3369828                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.059244                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.035690                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     2.330149                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |     3369783    100.00%    100.00% |          26      0.00%    100.00% |           6      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total      3369828                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples        39399                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   631.102947                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   572.428800                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev   256.437328                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |        3167      8.04%      8.04% |       10957     27.81%     35.85% |       11521     29.24%     65.09% |       12174     30.90%     95.99% |        1142      2.90%     98.89% |         360      0.91%     99.80% |          78      0.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total        39399                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples      4299505                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     6.695321                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.053739                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev    65.278576                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |     4265681     99.21%     99.21% |        2574      0.06%     99.27% |       19957      0.46%     99.74% |       10243      0.24%     99.98% |         705      0.02%     99.99% |         311      0.01%    100.00% |          34      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total      4299505                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples      4265051                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |     4265051    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total      4265051                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples        34454                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   711.717507                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean   686.837051                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev   175.198891                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |         630      1.83%      1.83% |        2574      7.47%      9.30% |       19957     57.92%     67.22% |       10243     29.73%     96.95% |         705      2.05%     99.00% |         311      0.90%     99.90% |          34      0.10%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total        34454                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples       216256                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean    10.533104                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.090087                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev    86.230365                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |      213509     98.73%     98.73% |         320      0.15%     98.88% |        1044      0.48%     99.36% |        1267      0.59%     99.95% |          80      0.04%     99.98% |          31      0.01%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total       216256                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples       213484                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.077828                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.002219                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     5.046683                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |      213428     99.97%     99.97% |           6      0.00%     99.98% |           7      0.00%     99.98% |           8      0.00%     99.98% |          11      0.01%     99.99% |          10      0.00%     99.99% |          10      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total       213484                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples         2772                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   738.725830                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   705.323824                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev   202.461678                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |          60      2.16%      2.16% |         286     10.32%     12.48% |        1043     37.63%     50.11% |        1267     45.71%     95.82% |          80      2.89%     98.70% |          31      1.12%     99.82% |           5      0.18%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total         2772                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean   363.062500                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean   349.782245                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    97.939075                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.25%      6.25% |           2     12.50%     18.75% |           3     18.75%     37.50% |           4     25.00%     62.50% |           3     18.75%     81.25% |           2     12.50%     93.75% |           1      6.25%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   363.062500                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean   349.782245                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    97.939075                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      6.25%      6.25% |           2     12.50%     18.75% |           3     18.75%     37.50% |           4     25.00%     62.50% |           3     18.75%     81.25% |           2     12.50%     93.75% |           1      6.25%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |          16    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total           16                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count        12114                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.001215                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count        12114                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.001215                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count        12114                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.001334                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_stall_time       594000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.responseFromDir.m_avg_stall_time    49.034175                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count        12114                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.001567                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count        12157                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.001219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count        12157                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.001219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count        12157                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.001348                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_stall_time       640500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl1.responseFromDir.m_avg_stall_time    52.685695                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count        12157                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.001569                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count        12030                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.001207                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count        12030                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.001207                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count        12030                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.001379                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_stall_time       860000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.responseFromDir.m_avg_stall_time    71.487947                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count        12030                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.001550                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count        11834                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.001187                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count        11834                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.001187                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count        11834                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.001258                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_stall_time       352500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.responseFromDir.m_avg_stall_time    29.787054                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count        11834                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.001526                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count        11829                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.001186                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count        11829                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.001186                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count        11829                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.001280                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_stall_time       467500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.responseFromDir.m_avg_stall_time    39.521515                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count        11829                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.001529                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count        11804                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.001184                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count        11804                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.001184                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count        11804                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.001274                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_stall_time       448000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.responseFromDir.m_avg_stall_time    37.953236                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count        11804                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.001522                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count        11827                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.001186                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count        11827                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.001186                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count        11827                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.001348                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_stall_time       805500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.responseFromDir.m_avg_stall_time    68.106874                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count        11827                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.001525                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count        12268                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.001230                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count        12268                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.001230                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count        12268                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.001304                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_stall_time       369000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.responseFromDir.m_avg_stall_time    30.078252                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count        12268                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.001585                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count        12084                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.001212                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count        12084                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.001212                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count        12084                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.001326                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_stall_time       567000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.responseFromDir.m_avg_stall_time    46.921549                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count        12084                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.001559                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count        12098                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.001213                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count        12098                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.001213                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count        12098                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.001451                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_stall_time      1183500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.responseFromDir.m_avg_stall_time    97.826087                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count        12098                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.001561                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count        12195                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.001223                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count        12195                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.001223                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count        12195                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.001335                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_stall_time       558500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.responseFromDir.m_avg_stall_time    45.797458                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count        12195                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.001570                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count        12156                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.001219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count        12156                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.001219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count        12156                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.001383                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_stall_time       815000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.responseFromDir.m_avg_stall_time    67.045081                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count        12156                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.001564                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count        12187                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.001222                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count        12187                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.001222                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count        12187                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.001291                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_stall_time       344000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl6.responseFromDir.m_avg_stall_time    28.226799                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count        12187                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.001564                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count        12025                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.001206                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count        12025                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.001206                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count        12025                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.001274                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_stall_time       336500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.responseFromDir.m_avg_stall_time    27.983368                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count        12025                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.001552                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count        12041                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.001208                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count        12041                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.001208                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count        12041                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.001283                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_stall_time       376500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.responseFromDir.m_avg_stall_time    31.268167                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count        12041                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.001549                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count        11886                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.001192                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count        11886                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.001192                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count        11886                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.001282                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_stall_time       449000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.responseFromDir.m_avg_stall_time    37.775534                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count        11886                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.001529                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.fullyBusyCycles           10261                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples        38678                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean   179.605848                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean   169.637813                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev    56.289626                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-63         1151      2.98%      2.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-127         6954     17.98%     20.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::128-191        14335     37.06%     58.02% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::192-255        12327     31.87%     89.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::256-319         3862      9.99%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::320-383           49      0.13%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total        38678                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits       669429                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses        18520                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses       687949                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits       266767                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses         2158                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses       268925                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count       956874                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.096981                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time      5021000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count           10                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     5.247295                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count        38678                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.019475                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL1Cache.m_stall_time     58408000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_avg_stall_time  1510.109106                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count        38678                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.003879                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count        18506                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.001856                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles           10296                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples        38666                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean   164.950680                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::gmean   156.502122                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    50.093985                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-63         1117      2.89%      2.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-127         9194     23.78%     26.67% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::128-191        16794     43.43%     70.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::192-255        10100     26.12%     96.22% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::256-319         1448      3.74%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::320-383           12      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total        38666                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits       669549                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses        18517                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses       688066                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits       266651                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses         2151                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses       268802                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count       956868                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.096939                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time      4810500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count           10                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     5.027339                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count        38666                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.019883                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL1Cache.m_stall_time     60452500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_avg_stall_time  1563.453680                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count        38666                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.003878                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count        18505                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.001856                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.fullyBusyCycles          10248                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::samples        38692                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean   150.421922                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::gmean   143.681477                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    42.999367                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-63         1147      2.96%      2.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-127        12431     32.13%     35.09% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-191        18338     47.39%     82.49% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::192-255         6664     17.22%     99.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::256-319          107      0.28%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::320-383            5      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total        38692                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_hits       669462                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_misses        18531                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_accesses       687993                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_hits       266487                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_misses         2154                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_accesses       268641                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.mandatoryQueue.m_msg_count       956634                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_buf_msgs     0.096856                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_time      4514000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_count            8                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_avg_stall_time     4.718628                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl10.requestFromL1Cache.m_msg_count        38692                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL1Cache.m_buf_msgs     0.020051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL1Cache.m_stall_time     61263500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_avg_stall_time  1583.363486                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.responseToL1Cache.m_msg_count        38692                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL1Cache.m_buf_msgs     0.003881                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_msg_count        18515                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_buf_msgs     0.001857                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.fullyBusyCycles          10262                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::samples        38693                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean   165.604890                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::gmean   157.195066                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    50.023881                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-63         1079      2.79%      2.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-127         9079     23.46%     26.25% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-191        16779     43.36%     69.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::192-255        10269     26.54%     96.16% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::256-319         1469      3.80%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::320-383           17      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total        38693                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_hits       669688                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_misses        18533                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_accesses       688221                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_hits       266575                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_misses         2150                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_accesses       268725                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.mandatoryQueue.m_msg_count       956946                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_buf_msgs     0.096917                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_time      4665000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_count            8                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_avg_stall_time     4.874883                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl11.requestFromL1Cache.m_msg_count        38693                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL1Cache.m_buf_msgs     0.019502                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL1Cache.m_stall_time     58526000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_avg_stall_time  1512.573334                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.responseToL1Cache.m_msg_count        38693                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL1Cache.m_buf_msgs     0.003881                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_msg_count        18518                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_buf_msgs     0.001857                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.fullyBusyCycles          10249                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::samples        38667                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean   180.240438                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::gmean   170.271423                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    56.440795                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-63         1099      2.84%      2.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-127         6920     17.90%     20.74% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-191        14213     36.76%     57.50% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::192-255        12378     32.01%     89.51% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::256-319         3996     10.33%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::320-383           59      0.15%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::384-447            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total        38667                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_hits       669186                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_misses        18518                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_accesses       687704                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_hits       266540                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_misses         2151                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_accesses       268691                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.mandatoryQueue.m_msg_count       956395                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_buf_msgs     0.096915                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_time      4929500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_avg_stall_time     5.154251                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl12.requestFromL1Cache.m_msg_count        38667                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL1Cache.m_buf_msgs     0.019356                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL1Cache.m_stall_time     57825000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_avg_stall_time  1495.461246                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.responseToL1Cache.m_msg_count        38667                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL1Cache.m_buf_msgs     0.003878                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_msg_count        18505                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_buf_msgs     0.001856                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.fullyBusyCycles          10240                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::samples        38678                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean   165.436579                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::gmean   156.913353                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    50.325060                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-63         1138      2.94%      2.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-127         9101     23.53%     26.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-191        16739     43.28%     69.75% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::192-255        10218     26.42%     96.17% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::256-319         1465      3.79%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::320-383           15      0.04%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total        38678                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_hits       669150                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_misses        18524                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_accesses       687674                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_hits       266408                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_misses         2153                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_accesses       268561                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.mandatoryQueue.m_msg_count       956235                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_buf_msgs     0.096792                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_time      4398000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_count            7                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_avg_stall_time     4.599288                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl13.requestFromL1Cache.m_msg_count        38678                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL1Cache.m_buf_msgs     0.019715                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL1Cache.m_stall_time     59600500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_avg_stall_time  1540.940586                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.responseToL1Cache.m_msg_count        38678                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL1Cache.m_buf_msgs     0.003879                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_msg_count        18509                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_buf_msgs     0.001856                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.fullyBusyCycles          10255                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::samples        38667                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean   165.740761                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::gmean   157.256773                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    50.331790                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-63         1082      2.80%      2.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-127         9064     23.44%     26.24% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-191        16761     43.35%     69.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::192-255        10187     26.35%     95.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::256-319         1552      4.01%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::320-383           20      0.05%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total        38667                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_hits       669315                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_misses        18522                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_accesses       687837                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_hits       266277                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_misses         2146                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_accesses       268423                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.mandatoryQueue.m_msg_count       956260                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_buf_msgs     0.096808                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_time      4461500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_count            7                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_avg_stall_time     4.665572                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl14.requestFromL1Cache.m_msg_count        38667                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL1Cache.m_buf_msgs     0.019717                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL1Cache.m_stall_time     59625000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_avg_stall_time  1542.012569                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.responseToL1Cache.m_msg_count        38667                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL1Cache.m_buf_msgs     0.003878                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_msg_count        18507                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_buf_msgs     0.001856                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.fullyBusyCycles          10247                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::samples        38685                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean   180.874422                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::gmean   170.957130                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    56.397496                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-63         1083      2.80%      2.80% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-127         6804     17.59%     20.39% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-191        14229     36.78%     57.17% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::192-255        12456     32.20%     89.37% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::256-319         4053     10.48%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::320-383           55      0.14%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::384-447            5      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total        38685                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_hits       669751                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_misses        18534                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_accesses       688285                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_hits       266599                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_misses         2142                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_accesses       268741                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.mandatoryQueue.m_msg_count       957026                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_buf_msgs     0.096891                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_time      4496000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_count            6                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_avg_stall_time     4.697887                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl15.requestFromL1Cache.m_msg_count        38686                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL1Cache.m_buf_msgs     0.019627                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL1Cache.m_stall_time     59158000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_avg_stall_time  1529.183684                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.responseToL1Cache.m_msg_count        38685                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL1Cache.m_buf_msgs     0.003880                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_msg_count        18518                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_buf_msgs     0.001857                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles           10303                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples        38700                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean   165.181835                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::gmean   156.678247                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    50.255749                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-63         1138      2.94%      2.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-127         9186     23.74%     26.68% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-191        16773     43.34%     70.02% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::192-255        10129     26.17%     96.19% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::256-319         1455      3.76%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::320-383           19      0.05%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total        38700                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits       669647                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses        18532                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses       688179                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits       266625                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses         2156                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses       268781                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count       956960                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.096945                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time      4797000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     5.012749                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count        38700                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.019709                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL1Cache.m_stall_time     59548500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_avg_stall_time  1538.720930                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count        38700                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.003882                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count        18519                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.001857                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles           10265                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples        38701                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean   180.275729                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::gmean   170.278836                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev    56.472556                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-63         1119      2.89%      2.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-127         6878     17.77%     20.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-191        14241     36.80%     57.46% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::192-255        12411     32.07%     89.53% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::256-319         3994     10.32%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::320-383           57      0.15%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total        38701                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits       669658                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses        18533                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses       688191                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits       266567                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses         2157                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses       268724                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count       956915                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.096966                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time      4922000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count            8                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     5.143613                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count        38701                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.019781                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL1Cache.m_stall_time     59906500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_avg_stall_time  1547.931578                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count        38701                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.003882                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count        18518                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.001857                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.fullyBusyCycles           10252                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::samples        38686                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean   165.146177                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::gmean   156.684722                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev    50.142390                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-63         1120      2.90%      2.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-127         9140     23.63%     26.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-191        16786     43.39%     69.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::192-255        10171     26.29%     96.20% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::256-319         1449      3.75%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::320-383           18      0.05%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::384-447            2      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total        38686                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_hits       669241                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_misses        18523                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_accesses       687764                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_hits       266588                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_misses         2158                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_accesses       268746                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.mandatoryQueue.m_msg_count       956510                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_buf_msgs     0.096935                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_time      4971500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_avg_stall_time     5.197541                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl4.requestFromL1Cache.m_msg_count        38686                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL1Cache.m_buf_msgs     0.019525                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL1Cache.m_stall_time     58648500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_avg_stall_time  1516.013545                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.responseToL1Cache.m_msg_count        38686                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL1Cache.m_buf_msgs     0.003880                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_msg_count        18511                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_buf_msgs     0.001857                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.fullyBusyCycles           10281                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::samples        38686                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean   150.109445                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::gmean   143.445970                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev    42.754929                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-63         1104      2.85%      2.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-127        12568     32.49%     35.34% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::128-191        18377     47.50%     82.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::192-255         6528     16.87%     99.72% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::256-319          104      0.27%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::320-383            5      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total        38686                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_hits       669462                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_misses        18524                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_accesses       687986                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_hits       266612                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_misses         2157                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_accesses       268769                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.mandatoryQueue.m_msg_count       956755                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_buf_msgs     0.096875                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_time      4552000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_avg_stall_time     4.757749                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl5.requestFromL1Cache.m_msg_count        38686                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL1Cache.m_buf_msgs     0.019991                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL1Cache.m_stall_time     60968500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_avg_stall_time  1575.983560                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.responseToL1Cache.m_msg_count        38686                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL1Cache.m_buf_msgs     0.003880                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_msg_count        18512                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_buf_msgs     0.001857                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.fullyBusyCycles           10273                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::samples        38697                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean   150.415329                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::gmean   143.692524                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    42.989461                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-63         1120      2.89%      2.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-127        12428     32.12%     35.01% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-191        18342     47.40%     82.41% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::192-255         6687     17.28%     99.69% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::256-319          116      0.30%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::320-383            3      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total        38697                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_hits       669545                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_misses        18532                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_accesses       688077                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_hits       266559                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_misses         2155                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_accesses       268714                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.mandatoryQueue.m_msg_count       956791                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_buf_msgs     0.096909                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_time      4700500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_avg_stall_time     4.912776                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl6.requestFromL1Cache.m_msg_count        38697                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL1Cache.m_buf_msgs     0.020341                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL1Cache.m_stall_time     62706000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_avg_stall_time  1620.435693                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.responseToL1Cache.m_msg_count        38697                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL1Cache.m_buf_msgs     0.003881                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_msg_count        18517                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_buf_msgs     0.001857                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.fullyBusyCycles           10272                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::samples        38684                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean   165.521663                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::gmean   157.058263                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev    50.153281                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-63         1121      2.90%      2.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-127         9060     23.42%     26.32% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-191        16785     43.39%     69.71% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::192-255        10269     26.55%     96.25% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::256-319         1430      3.70%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::320-383           14      0.04%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::384-447            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total        38684                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_hits       669755                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_misses        18527                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_accesses       688282                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_hits       266739                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_misses         2153                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_accesses       268892                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.mandatoryQueue.m_msg_count       957174                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_buf_msgs     0.096965                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_time      4791500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_count            8                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_avg_stall_time     5.005882                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl7.requestFromL1Cache.m_msg_count        38684                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL1Cache.m_buf_msgs     0.019785                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL1Cache.m_stall_time     59943500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_avg_stall_time  1549.568297                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.responseToL1Cache.m_msg_count        38684                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL1Cache.m_buf_msgs     0.003880                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_msg_count        18511                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_buf_msgs     0.001857                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.fullyBusyCycles           10234                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::samples        38683                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean   165.059845                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::gmean   156.585413                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    50.140917                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-63         1122      2.90%      2.90% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-127         9205     23.80%     26.70% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-191        16780     43.38%     70.07% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::192-255        10113     26.14%     96.22% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::256-319         1452      3.75%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::320-383            9      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::448-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total        38683                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_hits       669252                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_misses        18522                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_accesses       687774                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_hits       266549                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_misses         2157                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_accesses       268706                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.mandatoryQueue.m_msg_count       956480                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_buf_msgs     0.096942                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_time      5022000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_avg_stall_time     5.250502                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl8.requestFromL1Cache.m_msg_count        38683                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL1Cache.m_buf_msgs     0.019668                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL1Cache.m_stall_time     59364500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_avg_stall_time  1534.640540                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.responseToL1Cache.m_msg_count        38683                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL1Cache.m_buf_msgs     0.003880                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_msg_count        18510                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_buf_msgs     0.001857                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.fullyBusyCycles           10276                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::samples        38693                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean   150.235314                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::gmean   143.458135                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev    43.095682                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-63         1174      3.03%      3.03% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-127        12428     32.12%     35.15% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-191        18271     47.22%     82.37% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::192-255         6704     17.33%     99.70% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::256-319          112      0.29%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::320-383            3      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total        38693                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_hits       669391                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_misses        18529                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_accesses       687920                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_hits       266508                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_misses         2157                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_accesses       268665                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.mandatoryQueue.m_msg_count       956585                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_buf_msgs     0.096829                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_time      4405500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_count            8                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_avg_stall_time     4.605445                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl9.requestFromL1Cache.m_msg_count        38693                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL1Cache.m_buf_msgs     0.019663                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL1Cache.m_stall_time     59327000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_avg_stall_time  1533.274753                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.responseToL1Cache.m_msg_count        38693                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL1Cache.m_buf_msgs     0.003881                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_msg_count        18515                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_buf_msgs     0.001857                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.delayHistogram::samples        71475                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean   171.175292                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::gmean   157.667533                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    71.221833                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-127        21090     29.51%     29.51% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-255        44183     61.82%     91.32% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::256-383         4153      5.81%     97.13% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::384-511         2030      2.84%     99.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::512-639           18      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total        71475                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count        12320                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.002472                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_avg_stall_time     0.121753                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count           13                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count        40162                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.004028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L2cache.m_demand_hits         9345                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses        12320                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses        21665                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count        40162                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.006205                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time      6182500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time   153.939047                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count        12320                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.001236                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count        18993                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001905                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.delayHistogram::samples        69430                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::mean   155.063114                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::gmean   143.538877                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::stdev    64.838831                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::0-127        27112     39.05%     39.05% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::128-255        38387     55.29%     94.34% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::256-383         2422      3.49%     97.83% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::384-511         1502      2.16%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::512-639            7      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::total        69430                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_msg_count        12226                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_buf_msgs     0.002453                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_msg_count        38760                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_buf_msgs     0.003888                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L2cache.m_demand_hits         8582                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_misses        12226                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_accesses        20808                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_msg_count        38760                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseFromL2Cache.m_buf_msgs     0.005608                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.responseFromL2Cache.m_stall_time      4283500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_avg_stall_time   110.513416                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.responseToL2Cache.m_msg_count        12226                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseToL2Cache.m_buf_msgs     0.001226                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.unblockToL2Cache.m_msg_count        18444                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.unblockToL2Cache.m_buf_msgs     0.001850                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.delayHistogram::samples        70073                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::mean   139.979008                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::gmean   130.238155                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::stdev    59.751880                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::0-127        37484     53.49%     53.49% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::128-255        29462     42.04%     95.54% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::256-383         2128      3.04%     98.57% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::384-511          989      1.41%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::512-639            9      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::total        70073                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_msg_count        11804                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_buf_msgs     0.002368                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_msg_count        39340                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_buf_msgs     0.003946                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.L2cache.m_demand_hits         9119                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_misses        11804                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_accesses        20923                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_msg_count        39340                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseFromL2Cache.m_buf_msgs     0.005877                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.responseFromL2Cache.m_stall_time      5070000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_avg_stall_time   128.876462                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.responseToL2Cache.m_msg_count        11804                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseToL2Cache.m_buf_msgs     0.001184                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.unblockToL2Cache.m_msg_count        18929                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.unblockToL2Cache.m_buf_msgs     0.001899                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.delayHistogram::samples        66857                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::mean   155.721076                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::gmean   143.968165                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::stdev    65.586981                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::0-127        26114     39.06%     39.06% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::128-255        36846     55.11%     94.17% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::256-383         2473      3.70%     97.87% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::384-511         1399      2.09%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::512-639           15      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::640-767            9      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::total        66857                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_msg_count        11788                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_buf_msgs     0.002365                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_avg_stall_time     0.042416                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_msg_count        37231                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_buf_msgs     0.003734                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.L2cache.m_demand_hits         8116                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_misses        11788                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_accesses        19904                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_msg_count        37230                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseFromL2Cache.m_buf_msgs     0.005441                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.responseFromL2Cache.m_stall_time      4449000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_avg_stall_time   119.500403                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.responseToL2Cache.m_msg_count        11787                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseToL2Cache.m_buf_msgs     0.001182                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.unblockToL2Cache.m_msg_count        17839                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.unblockToL2Cache.m_buf_msgs     0.001789                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.delayHistogram::samples        68708                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::mean   171.312802                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::gmean   158.052120                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::stdev    70.044399                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::0-127        20046     29.18%     29.18% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::128-255        42701     62.15%     91.32% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::256-383         4178      6.08%     97.40% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::384-511         1769      2.57%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::512-639           13      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::total        68708                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_msg_count        12335                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_buf_msgs     0.002475                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_avg_stall_time     0.162140                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_msg_count        38188                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_buf_msgs     0.003830                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.L2cache.m_demand_hits         8180                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_misses        12335                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_accesses        20515                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_msg_count        38188                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseFromL2Cache.m_buf_msgs     0.005512                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.responseFromL2Cache.m_stall_time      4292000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_avg_stall_time   112.391327                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.responseToL2Cache.m_msg_count        12335                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseToL2Cache.m_buf_msgs     0.001237                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.unblockToL2Cache.m_msg_count        18185                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.unblockToL2Cache.m_buf_msgs     0.001824                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.delayHistogram::samples        70360                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::mean   154.501620                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::gmean   143.191514                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::stdev    63.758513                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::0-127        27587     39.21%     39.21% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::128-255        39078     55.54%     94.75% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::256-383         2275      3.23%     97.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::384-511         1416      2.01%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::512-639            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::total        70360                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_msg_count        12118                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_buf_msgs     0.002431                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_avg_stall_time     0.041261                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_msg_count        39395                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_buf_msgs     0.003951                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.L2cache.m_demand_hits         8942                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_misses        12118                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_accesses        21060                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_msg_count        39395                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseFromL2Cache.m_buf_msgs     0.006143                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.responseFromL2Cache.m_stall_time      6456000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_avg_stall_time   163.878665                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.responseToL2Cache.m_msg_count        12118                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseToL2Cache.m_buf_msgs     0.001215                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.unblockToL2Cache.m_msg_count        18847                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.unblockToL2Cache.m_buf_msgs     0.001890                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.delayHistogram::samples        67410                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::mean   155.451906                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::gmean   143.910171                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::stdev    64.762731                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::0-127        26227     38.91%     38.91% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::128-255        37394     55.47%     94.38% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::256-383         2365      3.51%     97.89% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::384-511         1415      2.10%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::512-639            9      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::total        67410                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_msg_count        12137                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_buf_msgs     0.002435                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_stall_time         1500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_avg_stall_time     0.123589                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_msg_count        37403                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_buf_msgs     0.003752                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L2cache.m_demand_hits         7908                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_misses        12137                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_accesses        20045                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_msg_count        37403                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseFromL2Cache.m_buf_msgs     0.005222                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.responseFromL2Cache.m_stall_time      3378500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_avg_stall_time    90.326979                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.responseToL2Cache.m_msg_count        12137                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseToL2Cache.m_buf_msgs     0.001217                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.unblockToL2Cache.m_msg_count        17870                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.unblockToL2Cache.m_buf_msgs     0.001792                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.delayHistogram::samples        67114                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::mean   171.521292                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::gmean   157.971705                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::stdev    71.320070                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::0-127        19772     29.46%     29.46% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::128-255        41453     61.77%     91.23% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::256-383         4002      5.96%     97.19% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::384-511         1861      2.77%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::512-639           22      0.03%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::640-767            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::total        67114                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_msg_count        11920                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_buf_msgs     0.002391                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_msg_count           16                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_msg_count        37352                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_buf_msgs     0.003746                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L2cache.m_demand_hits         8102                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_misses        11920                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_accesses        20022                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_msg_count        37352                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseFromL2Cache.m_buf_msgs     0.005274                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.responseFromL2Cache.m_stall_time      3565500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_avg_stall_time    95.456736                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.responseToL2Cache.m_msg_count        11920                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseToL2Cache.m_buf_msgs     0.001196                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.unblockToL2Cache.m_msg_count        17842                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.unblockToL2Cache.m_buf_msgs     0.001790                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.delayHistogram::samples        70827                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::mean   155.471557                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::gmean   143.896005                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::stdev    64.971713                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::0-127        27484     38.80%     38.80% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::128-255        39297     55.48%     94.29% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::256-383         2485      3.51%     97.80% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::384-511         1554      2.19%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::512-639            6      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::total        70827                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_msg_count        12392                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_buf_msgs     0.002490                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_stall_time        21500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_avg_stall_time     1.734990                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_msg_count        39595                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_buf_msgs     0.003971                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.L2cache.m_demand_hits         8869                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_misses        12392                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_accesses        21261                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_msg_count        39595                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseFromL2Cache.m_buf_msgs     0.005830                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.responseFromL2Cache.m_stall_time      4831000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_avg_stall_time   122.010355                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.responseToL2Cache.m_msg_count        12392                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseToL2Cache.m_buf_msgs     0.001243                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.unblockToL2Cache.m_msg_count        18840                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.unblockToL2Cache.m_buf_msgs     0.001890                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.delayHistogram::samples        69412                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::mean   170.294848                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::gmean   157.127743                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::stdev    69.729636                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::0-127        20576     29.64%     29.64% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::128-255        43114     62.11%     91.76% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::256-383         3930      5.66%     97.42% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::384-511         1776      2.56%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::512-639           15      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::total        69412                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_msg_count        12068                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_buf_msgs     0.002421                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_msg_count        38826                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_buf_msgs     0.003894                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L2cache.m_demand_hits         8742                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_misses        12068                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_accesses        20810                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_msg_count        38826                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseFromL2Cache.m_buf_msgs     0.005625                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.responseFromL2Cache.m_stall_time      4259000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_avg_stall_time   109.694535                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.responseToL2Cache.m_msg_count        12068                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseToL2Cache.m_buf_msgs     0.001210                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.unblockToL2Cache.m_msg_count        18518                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.unblockToL2Cache.m_buf_msgs     0.001857                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.delayHistogram::samples        69136                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::mean   156.016431                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::gmean   144.092976                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::stdev    66.159259                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::0-127        27038     39.11%     39.11% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::128-255        37887     54.80%     93.91% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::256-383         2618      3.79%     97.70% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::384-511         1592      2.30%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::512-639            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::total        69136                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_msg_count        11828                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_buf_msgs     0.002373                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_avg_stall_time     0.042273                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_msg_count        38732                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_buf_msgs     0.003885                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.L2cache.m_demand_hits         8840                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_misses        11828                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_accesses        20668                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_msg_count        38732                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseFromL2Cache.m_buf_msgs     0.005867                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.responseFromL2Cache.m_stall_time      5460500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_avg_stall_time   140.981617                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.responseToL2Cache.m_msg_count        11828                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseToL2Cache.m_buf_msgs     0.001186                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.unblockToL2Cache.m_msg_count        18576                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.unblockToL2Cache.m_buf_msgs     0.001863                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.delayHistogram::samples        68273                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::mean   140.567399                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::gmean   130.802379                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::stdev    59.671283                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::0-127        36097     52.87%     52.87% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::128-255        29113     42.64%     95.51% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::256-383         2106      3.08%     98.60% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::384-511          950      1.39%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::512-639            7      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::total        68273                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_msg_count        11833                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_buf_msgs     0.002374                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_stall_time          500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_avg_stall_time     0.042255                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_msg_count        38147                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_buf_msgs     0.003826                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L2cache.m_demand_hits         8517                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_misses        11833                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_accesses        20350                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_msg_count        38147                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseFromL2Cache.m_buf_msgs     0.005653                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.responseFromL2Cache.m_stall_time      4851000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_avg_stall_time   127.165963                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.responseToL2Cache.m_msg_count        11833                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseToL2Cache.m_buf_msgs     0.001187                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.unblockToL2Cache.m_msg_count        18293                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.unblockToL2Cache.m_buf_msgs     0.001835                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.delayHistogram::samples        69071                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::mean   139.935400                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::gmean   130.389271                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::stdev    58.732612                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::0-127        36668     53.09%     53.09% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::128-255        29516     42.73%     95.82% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::256-383         1956      2.83%     98.65% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::384-511          927      1.34%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::512-639            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::total        69071                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_msg_count        12015                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_buf_msgs     0.002410                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_msg_count        38547                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_buf_msgs     0.003866                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L2cache.m_demand_hits         8526                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_misses        12015                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_accesses        20541                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_msg_count        38547                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseFromL2Cache.m_buf_msgs     0.005766                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.responseFromL2Cache.m_stall_time      5206000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_avg_stall_time   135.055906                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.responseToL2Cache.m_msg_count        12015                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseToL2Cache.m_buf_msgs     0.001205                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.unblockToL2Cache.m_msg_count        18509                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.unblockToL2Cache.m_buf_msgs     0.001856                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.delayHistogram::samples        68929                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::mean   156.298655                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::gmean   144.321916                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::stdev    66.402493                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::0-127        26879     39.00%     39.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::128-255        37863     54.93%     93.93% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::256-383         2603      3.78%     97.70% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::384-511         1562      2.27%     99.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::512-639           21      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::total        68929                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_msg_count        11743                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_buf_msgs     0.002356                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_msg_count        38617                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_buf_msgs     0.003873                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L2cache.m_demand_hits         8817                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_misses        11743                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_accesses        20560                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_msg_count        38617                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseFromL2Cache.m_buf_msgs     0.005797                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.responseFromL2Cache.m_stall_time      5180500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_avg_stall_time   134.150763                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.responseToL2Cache.m_msg_count        11743                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseToL2Cache.m_buf_msgs     0.001178                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.unblockToL2Cache.m_msg_count        18569                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.unblockToL2Cache.m_buf_msgs     0.001862                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.delayHistogram::samples        68983                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::mean   156.168708                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::gmean   144.282433                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::stdev    65.969119                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::0-127        26862     38.94%     38.94% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::128-255        37958     55.03%     93.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::256-383         2624      3.80%     97.77% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::384-511         1528      2.22%     99.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::512-639           10      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::total        68983                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_msg_count        12016                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_buf_msgs     0.002410                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_msg_count        38423                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_buf_msgs     0.003854                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.L2cache.m_demand_hits         8375                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_misses        12016                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_accesses        20391                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_msg_count        38423                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseFromL2Cache.m_buf_msgs     0.005469                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.responseFromL2Cache.m_stall_time      3862500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_avg_stall_time   100.525727                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.responseToL2Cache.m_msg_count        12016                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseToL2Cache.m_buf_msgs     0.001205                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.unblockToL2Cache.m_msg_count        18544                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.unblockToL2Cache.m_buf_msgs     0.001860                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.delayHistogram::samples        71628                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::mean   139.797998                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::gmean   130.232421                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::stdev    59.028938                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::0-127        38076     53.16%     53.16% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::128-255        30569     42.68%     95.84% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::256-383         1986      2.77%     98.61% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::384-511          988      1.38%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::512-639            6      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::640-767            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::total        71628                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_msg_count        11992                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_buf_msgs     0.002406                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_msg_count        40239                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_buf_msgs     0.004036                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L2cache.m_demand_hits         9361                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_misses        11992                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_accesses        21353                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_msg_count        40239                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseFromL2Cache.m_buf_msgs     0.006395                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.responseFromL2Cache.m_stall_time      7078000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_avg_stall_time   175.899003                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.responseToL2Cache.m_msg_count        11992                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseToL2Cache.m_buf_msgs     0.001203                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.unblockToL2Cache.m_msg_count        19397                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.unblockToL2Cache.m_buf_msgs     0.001946                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs32.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs33.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs34.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs35.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs36.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs37.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs38.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs39.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs40.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs41.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs42.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs43.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs44.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs45.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs46.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs47.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED   4985060500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency 74554.809925                       (Unspecified)
system.ruby.network.average_flit_network_latency 73490.322993                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  1064.486932                       (Unspecified)
system.ruby.network.average_flit_vnet_latency |80215.185349                       |71952.199638                       |65963.962930                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency | 2164.378087                       |  744.964397                       |         500                       (Unspecified)
system.ruby.network.average_hops             2.483677                       (Unspecified)
system.ruby.network.average_packet_latency 78408.004316                       (Unspecified)
system.ruby.network.average_packet_network_latency 77117.150998                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  1290.853319                       (Unspecified)
system.ruby.network.average_packet_vnet_latency |73209.976808                       |85095.264267                       |65963.962930                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 2177.214316                       |  693.152719                       |         500                       (Unspecified)
system.ruby.network.avg_link_utilization     1.887560                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.215517     11.42%     11.42% |    0.131719      6.98%     18.40% |    0.059035      3.13%     21.52% |    0.042102      2.23%     23.75% |    0.669826     35.49%     59.24% |    0.383698     20.33%     79.57% |    0.154992      8.21%     87.78% |    0.097069      5.14%     92.92% |    0.099419      5.27%     98.19% |    0.018508      0.98%     99.17% |    0.008204      0.43%     99.60% |    0.007472      0.40%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       1.887560                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0         4654                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1         4475                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10         4098                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11         4369                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12         4211                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13         4254                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14         4200                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15         4189                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2         4413                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3         4447                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4         4288                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5         4363                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6         4750                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7         4588                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8         4224                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9         3981                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0         4609                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1         4543                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10         4583                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11         3848                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12         4171                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13         4349                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14         4142                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15         4205                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2         4506                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3         4329                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4         4414                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5         4201                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6         4643                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7         4742                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8         3783                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9         4329                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0         4141                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1         4477                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10         4561                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11         4275                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12         4641                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13         4625                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14         4114                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15         4194                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2         4274                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3         3801                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4         4306                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5         4279                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6         4242                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7         4321                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8         4206                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9         4554                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0         4613                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1         4019                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10         4471                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11         4400                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12         4539                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13         4777                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14         4204                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15         4140                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2         3843                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3         4167                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4         4337                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5         4180                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6         4253                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7         4257                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8         4401                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9         4398                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0         4425                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1         4347                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10         4834                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11         4487                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12         4473                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13         4505                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14         4132                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15         4299                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2         4381                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3         4363                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4         4228                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5         3729                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6         3991                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7         4516                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8         4274                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9         4523                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0         4353                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1         4290                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10         4743                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11         4590                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12         4381                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13         4605                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14         4244                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15         4151                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2         4464                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3         4249                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4         3806                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5         4186                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6         4487                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7         3987                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8         4337                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9         4432                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0         4398                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1         4365                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10         4283                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11         4190                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12         4203                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13         4428                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14         4423                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15         4341                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2         4337                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3         4268                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4         4018                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5         4428                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6         4247                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7         3834                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8         4703                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9         4845                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0         4467                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1         4220                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10         4378                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11         4094                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12         4313                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13         4372                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14         4345                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15         4451                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2         4260                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3         4257                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4         4496                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5         3989                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6         3809                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7         4181                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8         4581                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9         4911                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0         4445                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1         4386                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10         4304                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11         3667                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12         4304                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13         4361                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14         4151                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15         4190                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2         4590                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3         4515                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4         4786                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5         4641                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6         4286                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7         4393                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8         3974                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9         4618                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0         4512                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1         4337                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10         3822                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11         4076                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12         4259                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13         4397                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14         4126                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15         4217                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2         4568                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3         4540                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4         4663                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5         4683                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6         4318                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7         4188                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8         4454                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9         4127                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0         4284                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1         4353                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10         4399                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11         4154                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12         4149                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13         3830                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14         3864                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15         4360                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2         4771                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3         4631                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4         4504                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5         4400                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6         4297                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7         4418                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8         4277                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9         4334                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0         4464                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1         4195                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10         4397                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11         4164                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12         3746                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13         4263                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14         4336                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15         3884                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2         4690                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3         4722                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4         4446                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5         4420                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6         4385                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7         4241                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8         4286                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9         4392                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0         4874                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1         4630                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10         4361                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11         4151                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12         3960                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13         4547                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14         4092                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15         3661                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2         4313                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3         4382                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4         4227                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5         4382                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6         4449                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7         4450                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8         4321                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9         4429                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0         4759                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1         4757                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10         4264                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11         4057                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12         4400                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13         4063                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14         3658                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15         4094                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2         4479                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3         4270                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4         4388                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5         4174                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6         4414                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7         4429                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8         4328                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9         4404                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0         4357                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1         3752                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10         4317                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11         4249                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12         4162                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13         4399                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14         4603                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15         4510                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2         4042                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3         4503                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4         4284                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5         4291                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6         4370                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7         4321                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8         4466                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9         4583                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0         3914                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1         4215                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10         4484                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11         4133                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12         4290                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13         4271                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14         4466                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15         4576                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2         4588                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3         3998                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4         4312                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5         4250                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6         4302                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7         4345                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8         4393                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9         4663                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0         3466                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1         3419                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10         2952                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11         3426                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12         3242                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13         3173                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14         3217                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15         3284                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2         3252                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3         3325                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4         3094                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5         3275                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6         3685                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7         3570                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8         3166                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9         2730                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0         3322                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1         3391                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10         3323                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11         2865                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12         3195                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13         3136                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14         3213                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15         3064                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2         3234                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3         3178                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4         3205                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5         3043                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6         3476                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7         3603                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8         2603                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9         3066                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0         2913                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1         3400                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10         3377                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11         3289                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12         3651                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13         3559                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14         3099                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15         3196                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2         3123                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3         2641                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4         3216                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5         3213                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6         3179                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7         3083                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8         3133                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9         3298                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0         3255                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1         2734                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10         3159                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11         3284                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12         3373                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13         3476                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14         3076                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15         2977                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2         2553                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3         2961                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4         3040                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5         3048                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6         3035                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7         2941                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8         3135                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9         3017                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0         3074                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1         3035                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10         3506                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11         3402                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12         3337                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13         3245                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14         3068                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15         3176                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2         3166                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3         3121                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4         3013                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5         2609                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6         2822                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7         3262                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8         3026                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9         3155                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0         3075                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1         3169                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10         3449                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11         3600                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12         3328                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13         3428                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14         3251                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15         3194                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2         3183                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3         3218                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4         2652                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5         3083                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6         3368                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7         2884                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8         3223                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9         3094                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0         3085                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1         3026                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10         2996                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11         3085                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12         3017                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13         3130                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14         3307                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15         3228                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2         3032                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3         3006                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4         2747                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5         3220                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6         2973                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7         2541                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8         3487                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9         3350                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0         3075                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1         3093                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10         3084                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11         3025                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12         3182                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13         3033                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14         3223                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15         3334                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2         3076                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3         3103                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4         3244                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5         2770                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6         2546                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7         2980                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8         3396                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9         3456                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0         3238                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1         3328                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10         3097                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11         2664                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12         3205                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13         3287                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14         3162                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15         3081                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2         3412                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3         3390                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4         3594                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5         3512                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6         3135                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7         3301                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8         2864                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9         3409                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0         3290                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1         3172                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10         2642                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11         3010                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12         3207                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13         3091                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14         3111                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15         3100                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2         3358                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3         3383                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4         3473                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5         3564                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6         3225                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7         3113                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8         3345                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9         2840                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0         3127                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1         3252                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10         3145                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11         3176                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12         3067                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13         2644                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14         2859                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15         3335                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2         3625                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3         3503                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4         3342                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5         3284                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6         3067                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7         3228                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8         3122                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9         3151                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0         3220                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1         3059                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10         3135                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11         3036                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12         2589                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13         3044                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14         3284                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15         2844                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2         3496                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3         3538                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4         3258                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5         3278                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6         3237                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7         3029                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8         3149                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9         3107                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0         3593                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1         3485                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10         3083                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11         3097                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12         2833                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13         3332                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14         3088                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15         2653                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2         3128                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3         3163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4         3141                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5         3229                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6         3292                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7         3259                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8         3214                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9         3144                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0         3427                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1         3580                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10         3160                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11         3098                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12         3355                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13         2826                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14         2673                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15         3022                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2         3232                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3         3029                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4         3254                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5         3082                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6         3290                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7         3270                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8         3160                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9         3184                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0         3064                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1         2625                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10         3047                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11         3245                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12         3114                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13         3177                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14         3543                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15         3425                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2         2814                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3         3296                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4         3118                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5         3126                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6         3160                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7         3170                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8         3306                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9         3234                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0         2774                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1         3124                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10         3341                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11         3179                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12         3307                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13         3215                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14         3630                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15         3692                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2         3408                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3         2914                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4         3123                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5         3183                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6         3222                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7         3193                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8         3370                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9         3450                       (Unspecified)
system.ruby.network.ext_in_link_utilization      4197274                       (Unspecified)
system.ruby.network.ext_out_link_utilization      4197269                       (Unspecified)
system.ruby.network.flit_network_latency | 79891116000                       |209029342500                       | 19538196000                       (Unspecified)
system.ruby.network.flit_queueing_latency |  2155634000                       |  2164206500                       |   148097500                       (Unspecified)
system.ruby.network.flits_injected       |      995960     23.73%     23.73% |     2905119     69.21%     92.94% |      296196      7.06%    100.00% (Unspecified)
system.ruby.network.flits_injected::total      4197275                       (Unspecified)
system.ruby.network.flits_received       |      995960     23.73%     23.73% |     2905114     69.21%     92.94% |      296195      7.06%    100.00% (Unspecified)
system.ruby.network.flits_received::total      4197269                       (Unspecified)
system.ruby.network.int_link_utilization     10424661                       (Unspecified)
system.ruby.network.packet_network_latency | 59409310500                       | 69053956000                       | 19538196000                       (Unspecified)
system.ruby.network.packet_queueing_latency |  1766792000                       |   562486500                       |   148097500                       (Unspecified)
system.ruby.network.packets_injected     |      811492     42.28%     42.28% |      811491     42.28%     84.57% |      296196     15.43%    100.00% (Unspecified)
system.ruby.network.packets_injected::total      1919179                       (Unspecified)
system.ruby.network.packets_received     |      811492     42.28%     42.28% |      811490     42.28%     84.57% |      296195     15.43%    100.00% (Unspecified)
system.ruby.network.packets_received::total      1919177                       (Unspecified)
system.ruby.network.routers00.Var_1                 0                       (Unspecified)
system.ruby.network.routers00.Var_2                 0                       (Unspecified)
system.ruby.network.routers00.Var_3                 0                       (Unspecified)
system.ruby.network.routers00.all_counts            0                       (Unspecified)
system.ruby.network.routers00.buffer_reads       665402                       (Unspecified)
system.ruby.network.routers00.buffer_writes       665402                       (Unspecified)
system.ruby.network.routers00.crossbar_activity       665402                       (Unspecified)
system.ruby.network.routers00.detour_counts            0                       (Unspecified)
system.ruby.network.routers00.regular_var            0                       (Unspecified)
system.ruby.network.routers00.risk_counts            0                       (Unspecified)
system.ruby.network.routers00.sw_input_arbiter_activity       670146                       (Unspecified)
system.ruby.network.routers00.sw_output_arbiter_activity       665402                       (Unspecified)
system.ruby.network.routers01.Var_1                 0                       (Unspecified)
system.ruby.network.routers01.Var_2                 0                       (Unspecified)
system.ruby.network.routers01.Var_3                 0                       (Unspecified)
system.ruby.network.routers01.all_counts            0                       (Unspecified)
system.ruby.network.routers01.buffer_reads       931940                       (Unspecified)
system.ruby.network.routers01.buffer_writes       931940                       (Unspecified)
system.ruby.network.routers01.crossbar_activity       931940                       (Unspecified)
system.ruby.network.routers01.detour_counts            0                       (Unspecified)
system.ruby.network.routers01.regular_var            0                       (Unspecified)
system.ruby.network.routers01.risk_counts            0                       (Unspecified)
system.ruby.network.routers01.sw_input_arbiter_activity       942373                       (Unspecified)
system.ruby.network.routers01.sw_output_arbiter_activity       931940                       (Unspecified)
system.ruby.network.routers02.Var_1                 0                       (Unspecified)
system.ruby.network.routers02.Var_2                 0                       (Unspecified)
system.ruby.network.routers02.Var_3                 0                       (Unspecified)
system.ruby.network.routers02.all_counts            0                       (Unspecified)
system.ruby.network.routers02.buffer_reads       933326                       (Unspecified)
system.ruby.network.routers02.buffer_writes       933326                       (Unspecified)
system.ruby.network.routers02.crossbar_activity       933326                       (Unspecified)
system.ruby.network.routers02.detour_counts            0                       (Unspecified)
system.ruby.network.routers02.regular_var            0                       (Unspecified)
system.ruby.network.routers02.risk_counts            0                       (Unspecified)
system.ruby.network.routers02.sw_input_arbiter_activity       943569                       (Unspecified)
system.ruby.network.routers02.sw_output_arbiter_activity       933326                       (Unspecified)
system.ruby.network.routers03.Var_1                 0                       (Unspecified)
system.ruby.network.routers03.Var_2                 0                       (Unspecified)
system.ruby.network.routers03.Var_3                 0                       (Unspecified)
system.ruby.network.routers03.all_counts            0                       (Unspecified)
system.ruby.network.routers03.buffer_reads       655867                       (Unspecified)
system.ruby.network.routers03.buffer_writes       655867                       (Unspecified)
system.ruby.network.routers03.crossbar_activity       655867                       (Unspecified)
system.ruby.network.routers03.detour_counts            0                       (Unspecified)
system.ruby.network.routers03.regular_var            0                       (Unspecified)
system.ruby.network.routers03.risk_counts            0                       (Unspecified)
system.ruby.network.routers03.sw_input_arbiter_activity       660152                       (Unspecified)
system.ruby.network.routers03.sw_output_arbiter_activity       655867                       (Unspecified)
system.ruby.network.routers04.Var_1                 0                       (Unspecified)
system.ruby.network.routers04.Var_2                 0                       (Unspecified)
system.ruby.network.routers04.Var_3                 0                       (Unspecified)
system.ruby.network.routers04.all_counts            0                       (Unspecified)
system.ruby.network.routers04.buffer_reads       909635                       (Unspecified)
system.ruby.network.routers04.buffer_writes       909635                       (Unspecified)
system.ruby.network.routers04.crossbar_activity       909635                       (Unspecified)
system.ruby.network.routers04.detour_counts            0                       (Unspecified)
system.ruby.network.routers04.regular_var            0                       (Unspecified)
system.ruby.network.routers04.risk_counts            0                       (Unspecified)
system.ruby.network.routers04.sw_input_arbiter_activity       918961                       (Unspecified)
system.ruby.network.routers04.sw_output_arbiter_activity       909635                       (Unspecified)
system.ruby.network.routers05.Var_1                 0                       (Unspecified)
system.ruby.network.routers05.Var_2                 0                       (Unspecified)
system.ruby.network.routers05.Var_3                 0                       (Unspecified)
system.ruby.network.routers05.all_counts            0                       (Unspecified)
system.ruby.network.routers05.buffer_reads      1173801                       (Unspecified)
system.ruby.network.routers05.buffer_writes      1173801                       (Unspecified)
system.ruby.network.routers05.crossbar_activity      1173801                       (Unspecified)
system.ruby.network.routers05.detour_counts            0                       (Unspecified)
system.ruby.network.routers05.regular_var            0                       (Unspecified)
system.ruby.network.routers05.risk_counts            0                       (Unspecified)
system.ruby.network.routers05.sw_input_arbiter_activity      1189469                       (Unspecified)
system.ruby.network.routers05.sw_output_arbiter_activity      1173801                       (Unspecified)
system.ruby.network.routers06.Var_1                 0                       (Unspecified)
system.ruby.network.routers06.Var_2                 0                       (Unspecified)
system.ruby.network.routers06.Var_3                 0                       (Unspecified)
system.ruby.network.routers06.all_counts            0                       (Unspecified)
system.ruby.network.routers06.buffer_reads      1174463                       (Unspecified)
system.ruby.network.routers06.buffer_writes      1174463                       (Unspecified)
system.ruby.network.routers06.crossbar_activity      1174463                       (Unspecified)
system.ruby.network.routers06.detour_counts            0                       (Unspecified)
system.ruby.network.routers06.regular_var            0                       (Unspecified)
system.ruby.network.routers06.risk_counts            0                       (Unspecified)
system.ruby.network.routers06.sw_input_arbiter_activity      1190671                       (Unspecified)
system.ruby.network.routers06.sw_output_arbiter_activity      1174463                       (Unspecified)
system.ruby.network.routers07.Var_1                 0                       (Unspecified)
system.ruby.network.routers07.Var_2                 0                       (Unspecified)
system.ruby.network.routers07.Var_3                 0                       (Unspecified)
system.ruby.network.routers07.all_counts            0                       (Unspecified)
system.ruby.network.routers07.buffer_reads       900405                       (Unspecified)
system.ruby.network.routers07.buffer_writes       900405                       (Unspecified)
system.ruby.network.routers07.crossbar_activity       900405                       (Unspecified)
system.ruby.network.routers07.detour_counts            0                       (Unspecified)
system.ruby.network.routers07.regular_var            0                       (Unspecified)
system.ruby.network.routers07.risk_counts            0                       (Unspecified)
system.ruby.network.routers07.sw_input_arbiter_activity       910042                       (Unspecified)
system.ruby.network.routers07.sw_output_arbiter_activity       900405                       (Unspecified)
system.ruby.network.routers08.Var_1                 0                       (Unspecified)
system.ruby.network.routers08.Var_2                 0                       (Unspecified)
system.ruby.network.routers08.Var_3                 0                       (Unspecified)
system.ruby.network.routers08.all_counts            0                       (Unspecified)
system.ruby.network.routers08.buffer_reads       905290                       (Unspecified)
system.ruby.network.routers08.buffer_writes       905290                       (Unspecified)
system.ruby.network.routers08.crossbar_activity       905290                       (Unspecified)
system.ruby.network.routers08.detour_counts            0                       (Unspecified)
system.ruby.network.routers08.regular_var            0                       (Unspecified)
system.ruby.network.routers08.risk_counts            0                       (Unspecified)
system.ruby.network.routers08.sw_input_arbiter_activity       914521                       (Unspecified)
system.ruby.network.routers08.sw_output_arbiter_activity       905290                       (Unspecified)
system.ruby.network.routers09.Var_1                 0                       (Unspecified)
system.ruby.network.routers09.Var_2                 0                       (Unspecified)
system.ruby.network.routers09.Var_3                 0                       (Unspecified)
system.ruby.network.routers09.all_counts            0                       (Unspecified)
system.ruby.network.routers09.buffer_reads      1176035                       (Unspecified)
system.ruby.network.routers09.buffer_writes      1176035                       (Unspecified)
system.ruby.network.routers09.crossbar_activity      1176035                       (Unspecified)
system.ruby.network.routers09.detour_counts            0                       (Unspecified)
system.ruby.network.routers09.regular_var            0                       (Unspecified)
system.ruby.network.routers09.risk_counts            0                       (Unspecified)
system.ruby.network.routers09.sw_input_arbiter_activity      1191431                       (Unspecified)
system.ruby.network.routers09.sw_output_arbiter_activity      1176035                       (Unspecified)
system.ruby.network.routers10.Var_1                 0                       (Unspecified)
system.ruby.network.routers10.Var_2                 0                       (Unspecified)
system.ruby.network.routers10.Var_3                 0                       (Unspecified)
system.ruby.network.routers10.all_counts            0                       (Unspecified)
system.ruby.network.routers10.buffer_reads      1170951                       (Unspecified)
system.ruby.network.routers10.buffer_writes      1170951                       (Unspecified)
system.ruby.network.routers10.crossbar_activity      1170951                       (Unspecified)
system.ruby.network.routers10.detour_counts            0                       (Unspecified)
system.ruby.network.routers10.regular_var            0                       (Unspecified)
system.ruby.network.routers10.risk_counts            0                       (Unspecified)
system.ruby.network.routers10.sw_input_arbiter_activity      1185799                       (Unspecified)
system.ruby.network.routers10.sw_output_arbiter_activity      1170951                       (Unspecified)
system.ruby.network.routers11.Var_1                 0                       (Unspecified)
system.ruby.network.routers11.Var_2                 0                       (Unspecified)
system.ruby.network.routers11.Var_3                 0                       (Unspecified)
system.ruby.network.routers11.all_counts            0                       (Unspecified)
system.ruby.network.routers11.buffer_reads       892943                       (Unspecified)
system.ruby.network.routers11.buffer_writes       892943                       (Unspecified)
system.ruby.network.routers11.crossbar_activity       892943                       (Unspecified)
system.ruby.network.routers11.detour_counts            0                       (Unspecified)
system.ruby.network.routers11.regular_var            0                       (Unspecified)
system.ruby.network.routers11.risk_counts            0                       (Unspecified)
system.ruby.network.routers11.sw_input_arbiter_activity       902088                       (Unspecified)
system.ruby.network.routers11.sw_output_arbiter_activity       892943                       (Unspecified)
system.ruby.network.routers12.Var_1                 0                       (Unspecified)
system.ruby.network.routers12.Var_2                 0                       (Unspecified)
system.ruby.network.routers12.Var_3                 0                       (Unspecified)
system.ruby.network.routers12.all_counts            0                       (Unspecified)
system.ruby.network.routers12.buffer_reads       651629                       (Unspecified)
system.ruby.network.routers12.buffer_writes       651629                       (Unspecified)
system.ruby.network.routers12.crossbar_activity       651629                       (Unspecified)
system.ruby.network.routers12.detour_counts            0                       (Unspecified)
system.ruby.network.routers12.regular_var            0                       (Unspecified)
system.ruby.network.routers12.risk_counts            0                       (Unspecified)
system.ruby.network.routers12.sw_input_arbiter_activity       656111                       (Unspecified)
system.ruby.network.routers12.sw_output_arbiter_activity       651629                       (Unspecified)
system.ruby.network.routers13.Var_1                 0                       (Unspecified)
system.ruby.network.routers13.Var_2                 0                       (Unspecified)
system.ruby.network.routers13.Var_3                 0                       (Unspecified)
system.ruby.network.routers13.all_counts            0                       (Unspecified)
system.ruby.network.routers13.buffer_reads       919461                       (Unspecified)
system.ruby.network.routers13.buffer_writes       919461                       (Unspecified)
system.ruby.network.routers13.crossbar_activity       919461                       (Unspecified)
system.ruby.network.routers13.detour_counts            0                       (Unspecified)
system.ruby.network.routers13.regular_var            0                       (Unspecified)
system.ruby.network.routers13.risk_counts            0                       (Unspecified)
system.ruby.network.routers13.sw_input_arbiter_activity       929041                       (Unspecified)
system.ruby.network.routers13.sw_output_arbiter_activity       919461                       (Unspecified)
system.ruby.network.routers14.Var_1                 0                       (Unspecified)
system.ruby.network.routers14.Var_2                 0                       (Unspecified)
system.ruby.network.routers14.Var_3                 0                       (Unspecified)
system.ruby.network.routers14.all_counts            0                       (Unspecified)
system.ruby.network.routers14.buffer_reads       913538                       (Unspecified)
system.ruby.network.routers14.buffer_writes       913538                       (Unspecified)
system.ruby.network.routers14.crossbar_activity       913538                       (Unspecified)
system.ruby.network.routers14.detour_counts            0                       (Unspecified)
system.ruby.network.routers14.regular_var            0                       (Unspecified)
system.ruby.network.routers14.risk_counts            0                       (Unspecified)
system.ruby.network.routers14.sw_input_arbiter_activity       923136                       (Unspecified)
system.ruby.network.routers14.sw_output_arbiter_activity       913538                       (Unspecified)
system.ruby.network.routers15.Var_1                 0                       (Unspecified)
system.ruby.network.routers15.Var_2                 0                       (Unspecified)
system.ruby.network.routers15.Var_3                 0                       (Unspecified)
system.ruby.network.routers15.all_counts            0                       (Unspecified)
system.ruby.network.routers15.buffer_reads       647244                       (Unspecified)
system.ruby.network.routers15.buffer_writes       647244                       (Unspecified)
system.ruby.network.routers15.crossbar_activity       647244                       (Unspecified)
system.ruby.network.routers15.detour_counts            0                       (Unspecified)
system.ruby.network.routers15.regular_var            0                       (Unspecified)
system.ruby.network.routers15.risk_counts            0                       (Unspecified)
system.ruby.network.routers15.sw_input_arbiter_activity       651485                       (Unspecified)
system.ruby.network.routers15.sw_output_arbiter_activity       647244                       (Unspecified)

---------- End Simulation Statistics   ----------
