Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec  1 22:12:02 2019
| Host         : SAUL-XPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file time_multiplexing_main_control_sets_placed.rpt
| Design       : time_multiplexing_main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            6 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |              28 |           11 |
| Yes          | No                    | No                     |               8 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------+---------------------------------+------------------+----------------+
|      Clock Signal     |           Enable Signal           |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------+-----------------------------------+---------------------------------+------------------+----------------+
|  c7/CLK               |                                   | reset_IBUF                      |                1 |              2 |
|  c5/time_count_reg[0] |                                   |                                 |                2 |              3 |
|  c5/time_count_reg[0] |                                   | stopwatch_a/digitOne[3]_i_1_n_0 |                2 |              4 |
|  c5/time_count_reg[0] |                                   | stopwatch_a/digitOne[2]_i_1_n_0 |                4 |              4 |
|  c5/time_count_reg[0] | stopwatch_a/digitThree[3]_i_1_n_0 |                                 |                1 |              4 |
|  c5/time_count_reg[0] | stopwatch_a/digitFour[3]_i_1_n_0  |                                 |                4 |              4 |
|  clk_IBUF_BUFG        |                                   |                                 |                4 |             16 |
|  clk_IBUF_BUFG        |                                   | c5/clear                        |                5 |             20 |
+-----------------------+-----------------------------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     4 |
| 16+    |                     2 |
+--------+-----------------------+


