// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

//
// This file contains Slow Corner delays for the design using part EP4CE22F17C6,
// with speed grade 6, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "gsensor")
  (DATE "04/17/2015 15:49:18")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\I2C_SCLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (905:905:905) (848:848:848))
        (IOPATH i o (2277:2277:2277) (2180:2180:2180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\G_SENSOR_CS_N\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (822:822:822) (817:817:817))
        (IOPATH i o (2119:2119:2119) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\out_red\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1818:1818:1818) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\out_green\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1818:1818:1818) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\out_blue\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1818:1818:1818) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\out_h_sync\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1818:1818:1818) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\out_v_sync\~output\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (1818:1818:1818) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\I2C_SDAT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1062:1062:1062) (1000:1000:1000))
        (PORT oe (1149:1149:1149) (1088:1088:1088))
        (IOPATH i o (2277:2277:2277) (2180:2180:2180))
        (IOPATH oe o (2262:2262:2262) (2120:2120:2120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (459:459:459) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLOCK_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (133:133:133) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|cont\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\KEY\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (461:461:461) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4133:4133:4133) (3844:3844:3844))
        (PORT ena (1241:1241:1241) (1194:1194:1194))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (295:295:295))
        (PORT datab (220:220:220) (290:290:290))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4133:4133:4133) (3844:3844:3844))
        (PORT ena (1241:1241:1241) (1194:1194:1194))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (290:290:290))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4133:4133:4133) (3844:3844:3844))
        (PORT ena (1241:1241:1241) (1194:1194:1194))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (290:290:290))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4133:4133:4133) (3844:3844:3844))
        (PORT ena (1241:1241:1241) (1194:1194:1194))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (290:290:290))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4133:4133:4133) (3844:3844:3844))
        (PORT ena (1241:1241:1241) (1194:1194:1194))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (291:291:291))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4133:4133:4133) (3844:3844:3844))
        (PORT ena (1241:1241:1241) (1194:1194:1194))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (294:294:294))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4133:4133:4133) (3844:3844:3844))
        (PORT ena (1241:1241:1241) (1194:1194:1194))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4133:4133:4133) (3844:3844:3844))
        (PORT ena (1241:1241:1241) (1194:1194:1194))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (293:293:293))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4133:4133:4133) (3844:3844:3844))
        (PORT ena (1241:1241:1241) (1194:1194:1194))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (288:288:288))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4133:4133:4133) (3844:3844:3844))
        (PORT ena (1241:1241:1241) (1194:1194:1194))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (293:293:293))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4133:4133:4133) (3844:3844:3844))
        (PORT ena (1241:1241:1241) (1194:1194:1194))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (287:287:287))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4111:4111:4111) (3836:3836:3836))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (288:288:288))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4111:4111:4111) (3836:3836:3836))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (289:289:289))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4111:4111:4111) (3836:3836:3836))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (294:294:294))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4111:4111:4111) (3836:3836:3836))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (290:290:290))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4111:4111:4111) (3836:3836:3836))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (297:297:297))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4111:4111:4111) (3836:3836:3836))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (296:296:296))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4111:4111:4111) (3836:3836:3836))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (291:291:291))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4111:4111:4111) (3836:3836:3836))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (291:291:291))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4111:4111:4111) (3836:3836:3836))
        (PORT ena (873:873:873) (792:792:792))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|Add0\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (225:225:225) (285:285:285))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_reset_delay\|cont\[20\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|cont\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (4111:4111:4111) (3836:3836:3836))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_reset_delay\|oRST_xhdl1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1363:1363:1363))
        (PORT asdata (940:940:940) (957:957:957))
        (PORT clrn (4133:4133:4133) (3844:3844:3844))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE \\u_spipll\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT areset (2255:2255:2255) (2255:2255:2255))
        (PORT inclk[0] (1683:1683:1683) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u_spipll\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1680:1680:1680) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (254:254:254) (333:333:333))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1325:1325:1325) (1289:1289:1289))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (474:474:474))
        (PORT datab (247:247:247) (321:321:321))
        (PORT datad (397:397:397) (441:441:441))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1325:1325:1325) (1289:1289:1289))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|WideOr0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (481:481:481))
        (PORT datab (455:455:455) (504:504:504))
        (PORT datac (405:405:405) (456:456:456))
        (PORT datad (396:396:396) (450:450:450))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\G_SENSOR_INT\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (461:461:461) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|ini_index\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (460:460:460))
        (PORT datab (587:587:587) (584:584:584))
        (PORT datad (379:379:379) (414:414:414))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|ini_index\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1325:1325:1325) (1289:1289:1289))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|ini_index\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (314:314:314))
        (PORT datab (587:587:587) (588:588:588))
        (PORT datac (392:392:392) (428:428:428))
        (PORT datad (379:379:379) (416:416:416))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|ini_index\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (169:169:169) (198:198:198))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|ini_index\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1325:1325:1325) (1289:1289:1289))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|ini_index\[2\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (199:199:199) (237:237:237))
        (PORT datad (355:355:355) (394:394:394))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|ini_index\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1325:1325:1325) (1289:1289:1289))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|ini_index\[3\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (432:432:432))
        (PORT datab (241:241:241) (312:312:312))
        (PORT datad (174:174:174) (202:202:202))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|ini_index\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1325:1325:1325) (1289:1289:1289))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (693:693:693))
        (PORT datab (676:676:676) (705:705:705))
        (PORT datac (649:649:649) (686:686:686))
        (PORT datad (650:650:650) (681:681:681))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|high_byte\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (581:581:581) (581:581:581))
        (PORT datac (389:389:389) (423:423:423))
        (PORT datad (371:371:371) (409:409:409))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|high_byte\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (621:621:621))
        (PORT datab (397:397:397) (442:442:442))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|high_byte\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1148:1148:1148) (1087:1087:1087))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\I2C_SDAT\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (461:461:461) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2601:2601:2601) (2780:2780:2780))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[15\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (234:234:234))
        (PORT datad (805:805:805) (814:814:814))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1073:1073:1073) (1035:1035:1035))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[6\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (583:583:583) (618:618:618))
        (PORT datac (567:567:567) (605:605:605))
        (PORT datad (395:395:395) (449:449:449))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (276:276:276))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (218:218:218) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT asdata (653:653:653) (692:692:692))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT asdata (525:525:525) (587:587:587))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (267:267:267))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT asdata (523:523:523) (585:585:585))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_ready\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (578:578:578) (589:589:589))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_ready\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (619:619:619))
        (PORT datab (515:515:515) (503:503:503))
        (PORT datad (574:574:574) (602:602:602))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_ready\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (278:278:278))
        (PORT datab (247:247:247) (319:319:319))
        (PORT datac (216:216:216) (283:283:283))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_back\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (623:623:623))
        (PORT datab (689:689:689) (716:716:716))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_back\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1148:1148:1148) (1087:1087:1087))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_back\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (464:464:464))
        (PORT datac (390:390:390) (429:429:429))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|clear_status\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (239:239:239))
        (PORT datab (394:394:394) (397:397:397))
        (PORT datac (483:483:483) (477:477:477))
        (PORT datad (805:805:805) (814:814:814))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|clear_status\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (618:618:618))
        (PORT datab (399:399:399) (443:443:443))
        (PORT datad (488:488:488) (471:471:471))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|clear_status\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1148:1148:1148) (1087:1087:1087))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|clear_status_d\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1372:1372:1372))
        (PORT asdata (841:841:841) (852:852:852))
        (PORT clrn (1090:1090:1090) (1043:1043:1043))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|clear_status_d\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (257:257:257))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|clear_status_d\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1090:1090:1090) (1043:1043:1043))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|clear_status_d\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|clear_status_d\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1090:1090:1090) (1043:1043:1043))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|clear_status_d\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1372:1372:1372))
        (PORT asdata (507:507:507) (569:569:569))
        (PORT clrn (1090:1090:1090) (1043:1043:1043))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (288:288:288))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (705:705:705))
        (PORT datab (561:561:561) (580:580:580))
        (PORT datac (799:799:799) (807:807:807))
        (PORT datad (521:521:521) (508:508:508))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1107:1107:1107) (1058:1058:1058))
        (PORT sclr (1254:1254:1254) (1291:1291:1291))
        (PORT ena (717:717:717) (715:715:715))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (288:288:288))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1107:1107:1107) (1058:1058:1058))
        (PORT sclr (1254:1254:1254) (1291:1291:1291))
        (PORT ena (717:717:717) (715:715:715))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[2\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (294:294:294))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1107:1107:1107) (1058:1058:1058))
        (PORT sclr (1254:1254:1254) (1291:1291:1291))
        (PORT ena (717:717:717) (715:715:715))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (290:290:290))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1107:1107:1107) (1058:1058:1058))
        (PORT sclr (1254:1254:1254) (1291:1291:1291))
        (PORT ena (717:717:717) (715:715:715))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (297:297:297))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1107:1107:1107) (1058:1058:1058))
        (PORT sclr (1254:1254:1254) (1291:1291:1291))
        (PORT ena (717:717:717) (715:715:715))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[5\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (296:296:296))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1107:1107:1107) (1058:1058:1058))
        (PORT sclr (1254:1254:1254) (1291:1291:1291))
        (PORT ena (717:717:717) (715:715:715))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[6\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (291:291:291))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1107:1107:1107) (1058:1058:1058))
        (PORT sclr (1254:1254:1254) (1291:1291:1291))
        (PORT ena (717:717:717) (715:715:715))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[7\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (291:291:291))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1107:1107:1107) (1058:1058:1058))
        (PORT sclr (1254:1254:1254) (1291:1291:1291))
        (PORT ena (717:717:717) (715:715:715))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[8\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (291:291:291))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1107:1107:1107) (1058:1058:1058))
        (PORT sclr (1254:1254:1254) (1291:1291:1291))
        (PORT ena (717:717:717) (715:715:715))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[9\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (292:292:292))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1107:1107:1107) (1058:1058:1058))
        (PORT sclr (1254:1254:1254) (1291:1291:1291))
        (PORT ena (717:717:717) (715:715:715))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[10\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (295:295:295))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1107:1107:1107) (1058:1058:1058))
        (PORT sclr (1254:1254:1254) (1291:1291:1291))
        (PORT ena (717:717:717) (715:715:715))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[11\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (290:290:290))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1107:1107:1107) (1058:1058:1058))
        (PORT sclr (1254:1254:1254) (1291:1291:1291))
        (PORT ena (717:717:717) (715:715:715))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[12\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (295:295:295))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1107:1107:1107) (1058:1058:1058))
        (PORT sclr (1254:1254:1254) (1291:1291:1291))
        (PORT ena (717:717:717) (715:715:715))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[13\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (290:290:290))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1107:1107:1107) (1058:1058:1058))
        (PORT sclr (1254:1254:1254) (1291:1291:1291))
        (PORT ena (717:717:717) (715:715:715))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[14\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (315:315:315))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_idle_count\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1107:1107:1107) (1058:1058:1058))
        (PORT sclr (1254:1254:1254) (1291:1291:1291))
        (PORT ena (717:717:717) (715:715:715))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|spi_go\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (2616:2616:2616) (2780:2780:2780))
        (PORT datad (347:347:347) (381:381:381))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[15\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (336:336:336))
        (PORT datab (395:395:395) (400:400:400))
        (PORT datac (391:391:391) (427:427:427))
        (PORT datad (389:389:389) (429:429:429))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|spi_go\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (459:459:459))
        (PORT datad (696:696:696) (673:673:673))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|spi_go\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1325:1325:1325) (1289:1289:1289))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (461:461:461))
        (PORT datad (376:376:376) (412:412:412))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1325:1325:1325) (1289:1289:1289))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (333:333:333))
        (PORT datad (398:398:398) (441:441:441))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1325:1325:1325) (1289:1289:1289))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (468:468:468))
        (PORT datab (247:247:247) (321:321:321))
        (PORT datac (214:214:214) (282:282:282))
        (PORT datad (396:396:396) (442:442:442))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (223:223:223))
        (PORT datab (254:254:254) (330:330:330))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|spi_count\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1325:1325:1325) (1289:1289:1289))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (735:735:735))
        (PORT datab (756:756:756) (814:814:814))
        (PORT datac (700:700:700) (769:769:769))
        (PORT datad (698:698:698) (744:744:744))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[6\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (583:583:583) (586:586:586))
        (PORT datac (774:774:774) (793:793:793))
        (PORT datad (375:375:375) (415:415:415))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1081:1081:1081) (1044:1044:1044))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (767:767:767))
        (PORT datab (361:361:361) (403:403:403))
        (PORT datac (546:546:546) (578:578:578))
        (PORT datad (644:644:644) (688:688:688))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (736:736:736))
        (PORT datab (761:761:761) (820:820:820))
        (PORT datac (697:697:697) (773:773:773))
        (PORT datad (696:696:696) (743:743:743))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1081:1081:1081) (1044:1044:1044))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (727:727:727))
        (PORT datab (767:767:767) (827:827:827))
        (PORT datac (698:698:698) (762:762:762))
        (PORT datad (686:686:686) (735:735:735))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1081:1081:1081) (1044:1044:1044))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|high_byte_d\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1371:1371:1371))
        (PORT asdata (873:873:873) (892:892:892))
        (PORT clrn (1148:1148:1148) (1087:1087:1087))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|read_back_d\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1371:1371:1371))
        (PORT asdata (679:679:679) (716:716:716))
        (PORT clrn (1148:1148:1148) (1087:1087:1087))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (281:281:281))
        (PORT datab (688:688:688) (713:713:713))
        (PORT datad (574:574:574) (603:603:603))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|direction\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (301:301:301))
        (PORT datad (172:172:172) (198:198:198))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|direction\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (735:735:735))
        (PORT datab (755:755:755) (813:813:813))
        (PORT datac (699:699:699) (768:768:768))
        (PORT datad (698:698:698) (743:743:743))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (389:389:389))
        (PORT datab (241:241:241) (320:320:320))
        (PORT datac (205:205:205) (251:251:251))
        (PORT datad (494:494:494) (481:481:481))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1073:1073:1073) (1035:1035:1035))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (763:763:763))
        (PORT datab (222:222:222) (290:290:290))
        (PORT datac (517:517:517) (538:538:538))
        (PORT datad (647:647:647) (689:689:689))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (767:767:767) (827:827:827))
        (PORT datac (699:699:699) (765:765:765))
        (PORT datad (688:688:688) (735:735:735))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1075:1075:1075) (1055:1055:1055))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (731:731:731))
        (PORT datab (221:221:221) (290:290:290))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (195:195:195) (252:252:252))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (693:693:693))
        (PORT datab (676:676:676) (704:704:704))
        (PORT datac (652:652:652) (691:691:691))
        (PORT datad (649:649:649) (680:680:680))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (248:248:248) (321:321:321))
        (PORT datac (202:202:202) (247:247:247))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1073:1073:1073) (1035:1035:1035))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (737:737:737))
        (PORT datab (760:760:760) (821:821:821))
        (PORT datac (697:697:697) (773:773:773))
        (PORT datad (694:694:694) (743:743:743))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1081:1081:1081) (1044:1044:1044))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (729:729:729))
        (PORT datab (763:763:763) (824:824:824))
        (PORT datac (698:698:698) (771:771:771))
        (PORT datad (698:698:698) (740:740:740))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1081:1081:1081) (1044:1044:1044))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (765:765:765))
        (PORT datab (220:220:220) (289:289:289))
        (PORT datac (195:195:195) (261:261:261))
        (PORT datad (643:643:643) (691:691:691))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (695:695:695))
        (PORT datab (675:675:675) (706:706:706))
        (PORT datac (652:652:652) (691:691:691))
        (PORT datad (649:649:649) (682:682:682))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (389:389:389))
        (PORT datab (242:242:242) (322:322:322))
        (PORT datac (203:203:203) (249:249:249))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1371:1371:1371))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1073:1073:1073) (1035:1035:1035))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (556:556:556))
        (PORT datab (500:500:500) (497:497:497))
        (PORT datac (194:194:194) (259:259:259))
        (PORT datad (609:609:609) (643:643:643))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (350:350:350))
        (PORT datab (503:503:503) (495:495:495))
        (PORT datac (424:424:424) (473:473:473))
        (PORT datad (397:397:397) (439:439:439))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (729:729:729))
        (PORT datab (766:766:766) (826:826:826))
        (PORT datac (698:698:698) (763:763:763))
        (PORT datad (686:686:686) (735:735:735))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1081:1081:1081) (1044:1044:1044))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|p2s_data\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (761:761:761) (826:826:826))
        (PORT datac (697:697:697) (768:768:768))
        (PORT datad (694:694:694) (742:742:742))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1075:1075:1075) (1055:1055:1055))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (738:738:738))
        (PORT datab (755:755:755) (817:817:817))
        (PORT datac (699:699:699) (766:766:766))
        (PORT datad (697:697:697) (736:736:736))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|p2s_data\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1081:1081:1081) (1044:1044:1044))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (296:296:296))
        (PORT datab (219:219:219) (288:288:288))
        (PORT datac (671:671:671) (727:727:727))
        (PORT datad (644:644:644) (694:694:694))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (293:293:293))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datad (644:644:644) (689:689:689))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|Mux0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (355:355:355))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (428:428:428) (477:477:477))
        (PORT datad (288:288:288) (291:291:291))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|temp_xhdl7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (484:484:484))
        (PORT datac (561:561:561) (587:587:587))
        (PORT datad (399:399:399) (446:446:446))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u_spipll\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1678:1678:1678) (1659:1659:1659))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oSPI_CLK\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1161:1161:1161) (1168:1168:1168))
        (PORT datad (399:399:399) (446:446:446))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (453:453:453))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (334:334:334))
        (PORT datab (271:271:271) (346:346:346))
        (PORT datad (236:236:236) (297:297:297))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (633:633:633) (672:672:672))
        (PORT datad (642:642:642) (672:672:672))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (623:623:623) (657:657:657))
        (PORT datad (400:400:400) (453:453:453))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (546:546:546))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (600:600:600) (638:638:638))
        (PORT datad (165:165:165) (191:191:191))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (437:437:437))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (636:636:636) (681:681:681))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (320:320:320))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (308:308:308))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT asdata (466:466:466) (491:491:491))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (327:327:327))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (333:333:333))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (489:489:489))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (352:352:352))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (250:250:250) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (387:387:387) (429:429:429))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (322:322:322))
        (PORT datab (399:399:399) (443:443:443))
        (PORT datad (221:221:221) (282:282:282))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|h_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (371:371:371))
        (PORT datab (624:624:624) (641:641:641))
        (PORT datad (841:841:841) (846:846:846))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|h_cnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (331:331:331))
        (PORT datab (259:259:259) (335:335:335))
        (PORT datac (595:595:595) (613:613:613))
        (PORT datad (841:841:841) (842:842:842))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (433:433:433) (486:486:486))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT asdata (638:638:638) (645:645:645))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (412:412:412) (488:488:488))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT asdata (608:608:608) (613:613:613))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add24\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (246:246:246) (319:319:319))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_cnt\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1181:1181:1181))
        (PORT datab (868:868:868) (897:897:897))
        (PORT datac (896:896:896) (929:929:929))
        (PORT datad (877:877:877) (902:902:902))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (945:945:945) (1004:1004:1004))
        (PORT datac (853:853:853) (888:888:888))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (851:851:851))
        (PORT datab (877:877:877) (876:876:876))
        (PORT datac (598:598:598) (619:619:619))
        (PORT datad (238:238:238) (305:305:305))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\[10\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (360:360:360))
        (PORT datab (856:856:856) (864:864:864))
        (PORT datad (817:817:817) (837:837:837))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (373:373:373))
        (PORT datab (272:272:272) (356:356:356))
        (PORT datac (356:356:356) (370:370:370))
        (PORT datad (402:402:402) (450:450:450))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (851:851:851))
        (PORT datab (877:877:877) (879:879:879))
        (PORT datac (597:597:597) (618:618:618))
        (PORT datad (237:237:237) (304:304:304))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (345:345:345))
        (PORT datad (833:833:833) (852:852:852))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1353:1353:1353) (1324:1324:1324))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (449:449:449))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (323:323:323) (327:327:327))
        (PORT datad (833:833:833) (849:849:849))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1353:1353:1353) (1324:1324:1324))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (425:425:425) (465:465:465))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (296:296:296) (308:308:308))
        (PORT datad (830:830:830) (852:852:852))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1353:1353:1353) (1324:1324:1324))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (440:440:440))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (324:324:324) (327:327:327))
        (PORT datad (833:833:833) (849:849:849))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1353:1353:1353) (1324:1324:1324))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (252:252:252) (329:329:329))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (797:797:797) (805:805:805))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1339:1339:1339) (1306:1306:1306))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (652:652:652) (709:709:709))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (362:362:362))
        (PORT datad (814:814:814) (829:829:829))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1405:1405:1405) (1414:1414:1414))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (450:450:450))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (353:353:353) (353:353:353))
        (PORT datad (831:831:831) (851:851:851))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1353:1353:1353) (1324:1324:1324))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (475:475:475))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (293:293:293) (301:301:301))
        (PORT datad (829:829:829) (846:846:846))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1353:1353:1353) (1324:1324:1324))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add25\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (453:453:453))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (328:328:328))
        (PORT datad (812:812:812) (826:826:826))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1405:1405:1405) (1414:1414:1414))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|v_cnt\[9\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (512:512:512))
        (PORT datab (855:855:855) (864:864:864))
        (PORT datad (817:817:817) (837:837:837))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_cnt\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (569:569:569) (599:599:599))
        (PORT datad (246:246:246) (319:319:319))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (649:649:649))
        (PORT datab (253:253:253) (324:324:324))
        (PORT datac (388:388:388) (440:440:440))
        (PORT datad (584:584:584) (610:610:610))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (366:366:366))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (230:230:230) (304:304:304))
        (PORT datad (292:292:292) (297:297:297))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|vertical_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (245:245:245) (318:318:318))
        (PORT datad (389:389:389) (456:456:456))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (458:458:458))
        (PORT datab (253:253:253) (330:330:330))
        (PORT datac (246:246:246) (323:323:323))
        (PORT datad (163:163:163) (188:188:188))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|horizontal_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|video_en\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (405:405:405))
        (PORT datac (804:804:804) (879:879:879))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|video_en\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (373:373:373))
        (PORT datab (271:271:271) (351:351:351))
        (PORT datac (233:233:233) (310:310:310))
        (PORT datad (228:228:228) (290:290:290))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (472:472:472))
        (PORT datac (176:176:176) (208:208:208))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (723:723:723))
        (PORT datab (946:946:946) (1008:1008:1008))
        (PORT datac (854:854:854) (891:891:891))
        (PORT datad (615:615:615) (655:655:655))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (669:669:669))
        (PORT datab (689:689:689) (741:741:741))
        (PORT datad (642:642:642) (676:676:676))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (416:416:416))
        (PORT datab (928:928:928) (948:948:948))
        (PORT datac (625:625:625) (661:661:661))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (735:735:735))
        (PORT datab (271:271:271) (348:348:348))
        (PORT datac (628:628:628) (685:685:685))
        (PORT datad (555:555:555) (588:588:588))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (466:466:466))
        (PORT datac (775:775:775) (778:778:778))
        (PORT datad (676:676:676) (723:723:723))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal18\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (320:320:320))
        (PORT datab (269:269:269) (343:343:343))
        (PORT datac (221:221:221) (291:291:291))
        (PORT datad (237:237:237) (301:301:301))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal18\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (659:659:659))
        (PORT datab (641:641:641) (682:682:682))
        (PORT datac (530:530:530) (524:524:524))
        (PORT datad (351:351:351) (373:373:373))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (772:772:772))
        (PORT datab (391:391:391) (449:449:449))
        (PORT datac (663:663:663) (712:712:712))
        (PORT datad (234:234:234) (301:301:301))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (221:221:221))
        (PORT datab (183:183:183) (215:215:215))
        (PORT datac (538:538:538) (541:541:541))
        (PORT datad (179:179:179) (200:200:200))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|wr_en_b_roc\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (165:165:165) (188:188:188))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (349:349:349))
        (PORT datab (249:249:249) (325:325:325))
        (PORT datad (385:385:385) (427:427:427))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (490:490:490))
        (PORT datab (191:191:191) (226:226:226))
        (PORT datac (334:334:334) (369:369:369))
        (PORT datad (176:176:176) (198:198:198))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|wr_en_b_roc\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (600:600:600))
        (PORT datab (330:330:330) (346:346:346))
        (PORT datac (1011:1011:1011) (1030:1030:1030))
        (PORT datad (166:166:166) (190:190:190))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|wr_en_b_roc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (752:752:752))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|rd_en_b_roc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (752:752:752))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (995:995:995) (1011:1011:1011))
        (PORT d[1] (995:995:995) (1011:1011:1011))
        (PORT d[2] (995:995:995) (1011:1011:1011))
        (PORT d[3] (995:995:995) (1011:1011:1011))
        (PORT d[4] (1498:1498:1498) (1507:1507:1507))
        (PORT d[5] (1498:1498:1498) (1507:1507:1507))
        (PORT d[6] (1498:1498:1498) (1507:1507:1507))
        (PORT d[7] (1498:1498:1498) (1507:1507:1507))
        (PORT d[8] (995:995:995) (1011:1011:1011))
        (PORT d[9] (995:995:995) (1011:1011:1011))
        (PORT d[10] (995:995:995) (1011:1011:1011))
        (PORT d[11] (995:995:995) (1011:1011:1011))
        (PORT d[12] (1498:1498:1498) (1507:1507:1507))
        (PORT d[13] (1498:1498:1498) (1507:1507:1507))
        (PORT d[14] (1498:1498:1498) (1507:1507:1507))
        (PORT d[15] (1498:1498:1498) (1507:1507:1507))
        (PORT d[16] (995:995:995) (1011:1011:1011))
        (PORT d[17] (1498:1498:1498) (1507:1507:1507))
        (PORT clk (1646:1646:1646) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1506:1506:1506))
        (PORT d[1] (984:984:984) (1006:1006:1006))
        (PORT d[2] (984:984:984) (1006:1006:1006))
        (PORT d[3] (984:984:984) (1006:1006:1006))
        (PORT clk (1643:1643:1643) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2996:2996:2996))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (992:992:992) (1011:1011:1011))
        (PORT d[1] (985:985:985) (1007:1007:1007))
        (PORT d[2] (985:985:985) (1007:1007:1007))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1645:1645:1645) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1371:1371:1371) (1357:1357:1357))
        (PORT clk (1645:1645:1645) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1317:1317:1317))
        (PORT clk (1645:1645:1645) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (2996:2996:2996))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a69\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1639:1639:1639))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (1014:1014:1014))
        (PORT datab (869:869:869) (864:864:864))
        (PORT datac (1371:1371:1371) (1404:1404:1404))
        (PORT datad (883:883:883) (887:887:887))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (1017:1017:1017))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (845:845:845) (841:841:841))
        (PORT datad (857:857:857) (874:874:874))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1255:1255:1255) (1247:1247:1247))
        (PORT d[1] (1255:1255:1255) (1247:1247:1247))
        (PORT d[2] (1255:1255:1255) (1247:1247:1247))
        (PORT d[3] (1255:1255:1255) (1247:1247:1247))
        (PORT d[4] (1235:1235:1235) (1232:1232:1232))
        (PORT d[5] (1235:1235:1235) (1232:1232:1232))
        (PORT d[6] (1235:1235:1235) (1232:1232:1232))
        (PORT d[7] (1235:1235:1235) (1232:1232:1232))
        (PORT d[8] (1255:1255:1255) (1247:1247:1247))
        (PORT d[9] (1255:1255:1255) (1247:1247:1247))
        (PORT d[10] (1255:1255:1255) (1247:1247:1247))
        (PORT d[11] (1255:1255:1255) (1247:1247:1247))
        (PORT d[12] (1235:1235:1235) (1232:1232:1232))
        (PORT d[13] (1235:1235:1235) (1232:1232:1232))
        (PORT d[14] (1235:1235:1235) (1232:1232:1232))
        (PORT d[15] (1235:1235:1235) (1232:1232:1232))
        (PORT d[16] (1255:1255:1255) (1247:1247:1247))
        (PORT d[17] (1235:1235:1235) (1232:1232:1232))
        (PORT clk (1646:1646:1646) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1231:1231:1231) (1231:1231:1231))
        (PORT d[1] (1149:1149:1149) (1147:1147:1147))
        (PORT d[2] (1149:1149:1149) (1147:1147:1147))
        (PORT d[3] (1149:1149:1149) (1147:1147:1147))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2995:2995:2995))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1252:1252:1252) (1247:1247:1247))
        (PORT d[1] (1150:1150:1150) (1148:1148:1148))
        (PORT d[2] (1150:1150:1150) (1148:1148:1148))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2049:2049:2049))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2028:2028:2028))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (2995:2995:2995))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a64\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1638:1638:1638))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (1019:1019:1019))
        (PORT datab (584:584:584) (582:582:582))
        (PORT datac (1368:1368:1368) (1403:1403:1403))
        (PORT datad (604:604:604) (595:595:595))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (1020:1020:1020))
        (PORT datab (382:382:382) (377:377:377))
        (PORT datac (568:568:568) (553:553:553))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (1011:1011:1011))
        (PORT datab (581:581:581) (578:578:578))
        (PORT datac (1371:1371:1371) (1404:1404:1404))
        (PORT datad (569:569:569) (558:558:558))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1022:1022:1022))
        (PORT datab (524:524:524) (507:507:507))
        (PORT datac (324:324:324) (326:326:326))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1329:1329:1329))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (1530:1530:1530) (1558:1558:1558))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (1007:1007:1007))
        (PORT datab (596:596:596) (582:582:582))
        (PORT datac (1372:1372:1372) (1408:1408:1408))
        (PORT datad (580:580:580) (568:568:568))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (1012:1012:1012))
        (PORT datab (384:384:384) (379:379:379))
        (PORT datac (574:574:574) (562:562:562))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (1528:1528:1528) (1554:1554:1554))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1327:1327:1327))
        (PORT datab (348:348:348) (353:353:353))
        (PORT datac (351:351:351) (345:345:345))
        (PORT datad (896:896:896) (965:965:965))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (508:508:508))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (357:357:357) (353:353:353))
        (PORT datad (907:907:907) (976:976:976))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (486:486:486) (510:510:510))
        (PORT d[1] (486:486:486) (510:510:510))
        (PORT d[2] (486:486:486) (510:510:510))
        (PORT d[3] (486:486:486) (510:510:510))
        (PORT d[4] (511:511:511) (542:542:542))
        (PORT d[5] (511:511:511) (542:542:542))
        (PORT d[6] (511:511:511) (542:542:542))
        (PORT d[7] (511:511:511) (542:542:542))
        (PORT d[8] (486:486:486) (510:510:510))
        (PORT d[9] (486:486:486) (510:510:510))
        (PORT d[10] (486:486:486) (510:510:510))
        (PORT d[11] (486:486:486) (510:510:510))
        (PORT d[12] (511:511:511) (542:542:542))
        (PORT d[13] (511:511:511) (542:542:542))
        (PORT d[14] (511:511:511) (542:542:542))
        (PORT d[15] (511:511:511) (542:542:542))
        (PORT d[16] (486:486:486) (510:510:510))
        (PORT d[17] (511:511:511) (542:542:542))
        (PORT clk (1646:1646:1646) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (507:507:507) (541:541:541))
        (PORT d[1] (688:688:688) (702:702:702))
        (PORT d[2] (688:688:688) (702:702:702))
        (PORT d[3] (688:688:688) (702:702:702))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2995:2995:2995))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (483:483:483) (510:510:510))
        (PORT d[1] (689:689:689) (703:703:703))
        (PORT d[2] (689:689:689) (703:703:703))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1106:1106:1106) (1085:1085:1085))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1055:1055:1055))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (2995:2995:2995))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a72\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1638:1638:1638))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1119:1119:1119))
        (PORT datab (1435:1435:1435) (1492:1492:1492))
        (PORT datac (1660:1660:1660) (1705:1705:1705))
        (PORT datad (866:866:866) (870:870:870))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (884:884:884))
        (PORT datab (770:770:770) (770:770:770))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (1409:1409:1409) (1461:1461:1461))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (878:878:878))
        (PORT datab (1437:1437:1437) (1495:1495:1495))
        (PORT datac (1660:1660:1660) (1704:1704:1704))
        (PORT datad (842:842:842) (842:842:842))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (889:889:889))
        (PORT datab (1433:1433:1433) (1497:1497:1497))
        (PORT datac (1058:1058:1058) (1045:1045:1045))
        (PORT datad (158:158:158) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1434:1434:1434))
        (PORT datab (182:182:182) (213:213:213))
        (PORT datac (1424:1424:1424) (1476:1476:1476))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (1020:1020:1020))
        (PORT datab (1254:1254:1254) (1322:1322:1322))
        (PORT datac (630:630:630) (623:623:623))
        (PORT datad (603:603:603) (593:593:593))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (1013:1013:1013))
        (PORT datab (182:182:182) (216:216:216))
        (PORT datac (866:866:866) (859:859:859))
        (PORT datad (597:597:597) (582:582:582))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (223:223:223))
        (PORT datab (884:884:884) (886:886:886))
        (PORT datac (1531:1531:1531) (1559:1559:1559))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1459:1459:1459))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (1319:1319:1319) (1335:1335:1335))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1188:1188:1188))
        (PORT d[1] (1211:1211:1211) (1188:1188:1188))
        (PORT d[2] (1211:1211:1211) (1188:1188:1188))
        (PORT d[3] (1211:1211:1211) (1188:1188:1188))
        (PORT d[4] (745:745:745) (764:764:764))
        (PORT d[5] (745:745:745) (764:764:764))
        (PORT d[6] (745:745:745) (764:764:764))
        (PORT d[7] (745:745:745) (764:764:764))
        (PORT d[8] (1211:1211:1211) (1188:1188:1188))
        (PORT d[9] (1211:1211:1211) (1188:1188:1188))
        (PORT d[10] (1211:1211:1211) (1188:1188:1188))
        (PORT d[11] (1211:1211:1211) (1188:1188:1188))
        (PORT d[12] (745:745:745) (764:764:764))
        (PORT d[13] (745:745:745) (764:764:764))
        (PORT d[14] (745:745:745) (764:764:764))
        (PORT d[15] (745:745:745) (764:764:764))
        (PORT d[16] (1211:1211:1211) (1188:1188:1188))
        (PORT d[17] (745:745:745) (764:764:764))
        (PORT clk (1646:1646:1646) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (741:741:741) (763:763:763))
        (PORT d[1] (1177:1177:1177) (1160:1160:1160))
        (PORT d[2] (1177:1177:1177) (1160:1160:1160))
        (PORT d[3] (1177:1177:1177) (1160:1160:1160))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2995:2995:2995))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1188:1188:1188))
        (PORT d[1] (1178:1178:1178) (1161:1161:1161))
        (PORT d[2] (1178:1178:1178) (1161:1161:1161))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2332:2332:2332))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1057:1057:1057))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (2995:2995:2995))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a74\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1638:1638:1638))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (977:977:977))
        (PORT datab (639:639:639) (628:628:628))
        (PORT datac (1109:1109:1109) (1144:1144:1144))
        (PORT datad (581:581:581) (571:571:571))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (974:974:974))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (568:568:568) (553:553:553))
        (PORT datad (597:597:597) (577:577:577))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (983:983:983))
        (PORT datab (840:840:840) (821:821:821))
        (PORT datac (1109:1109:1109) (1144:1144:1144))
        (PORT datad (825:825:825) (817:817:817))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (976:976:976))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (880:880:880) (859:859:859))
        (PORT datad (830:830:830) (803:803:803))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (222:222:222))
        (PORT datab (827:827:827) (874:874:874))
        (PORT datac (1179:1179:1179) (1234:1234:1234))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (984:984:984))
        (PORT datab (624:624:624) (616:616:616))
        (PORT datac (1112:1112:1112) (1144:1144:1144))
        (PORT datad (601:601:601) (591:591:591))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (973:973:973))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (611:611:611) (602:602:602))
        (PORT datad (566:566:566) (555:555:555))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (984:984:984))
        (PORT datab (842:842:842) (831:831:831))
        (PORT datac (1112:1112:1112) (1144:1144:1144))
        (PORT datad (837:837:837) (815:815:815))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (856:856:856) (847:847:847))
        (PORT datac (889:889:889) (943:943:943))
        (PORT datad (857:857:857) (846:846:846))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (830:830:830) (875:875:875))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (161:161:161) (182:182:182))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1798:1798:1798) (1793:1793:1793))
        (PORT d[1] (1798:1798:1798) (1793:1793:1793))
        (PORT d[2] (1798:1798:1798) (1793:1793:1793))
        (PORT d[3] (1798:1798:1798) (1793:1793:1793))
        (PORT d[4] (2002:2002:2002) (2009:2009:2009))
        (PORT d[5] (2002:2002:2002) (2009:2009:2009))
        (PORT d[6] (2002:2002:2002) (2009:2009:2009))
        (PORT d[7] (2002:2002:2002) (2009:2009:2009))
        (PORT d[8] (1798:1798:1798) (1793:1793:1793))
        (PORT d[9] (1798:1798:1798) (1793:1793:1793))
        (PORT d[10] (1798:1798:1798) (1793:1793:1793))
        (PORT d[11] (1798:1798:1798) (1793:1793:1793))
        (PORT d[12] (2002:2002:2002) (2009:2009:2009))
        (PORT d[13] (2002:2002:2002) (2009:2009:2009))
        (PORT d[14] (2002:2002:2002) (2009:2009:2009))
        (PORT d[15] (2002:2002:2002) (2009:2009:2009))
        (PORT d[16] (1798:1798:1798) (1793:1793:1793))
        (PORT d[17] (2002:2002:2002) (2009:2009:2009))
        (PORT clk (1638:1638:1638) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2008:2008:2008))
        (PORT d[1] (1640:1640:1640) (1660:1660:1660))
        (PORT d[2] (1640:1640:1640) (1660:1660:1660))
        (PORT d[3] (1640:1640:1640) (1660:1660:1660))
        (PORT clk (1635:1635:1635) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (1797:1797:1797))
        (PORT d[1] (70:70:70) (79:79:79))
        (PORT d[2] (1802:1802:1802) (1797:1797:1797))
        (PORT d[3] (70:70:70) (79:79:79))
        (PORT d[4] (2006:2006:2006) (2013:2013:2013))
        (PORT d[5] (70:70:70) (79:79:79))
        (PORT d[6] (2006:2006:2006) (2013:2013:2013))
        (PORT d[7] (70:70:70) (79:79:79))
        (PORT d[8] (1802:1802:1802) (1797:1797:1797))
        (PORT d[9] (70:70:70) (79:79:79))
        (PORT d[10] (1802:1802:1802) (1797:1797:1797))
        (PORT d[11] (70:70:70) (79:79:79))
        (PORT d[12] (2006:2006:2006) (2013:2013:2013))
        (PORT d[13] (70:70:70) (79:79:79))
        (PORT d[14] (2006:2006:2006) (2013:2013:2013))
        (PORT d[15] (70:70:70) (79:79:79))
        (PORT d[16] (70:70:70) (79:79:79))
        (PORT d[17] (70:70:70) (79:79:79))
        (PORT clk (1638:1638:1638) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (1793:1793:1793))
        (PORT d[1] (1641:1641:1641) (1661:1661:1661))
        (PORT d[2] (1641:1641:1641) (1661:1661:1661))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (1719:1719:1719))
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (1991:1991:1991))
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2990:2990:2990))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a16\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1631:1631:1631))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1437:1437:1437))
        (PORT datab (1436:1436:1436) (1495:1495:1495))
        (PORT datac (1424:1424:1424) (1480:1480:1480))
        (PORT datad (334:334:334) (335:335:335))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1462:1462:1462) (1511:1511:1511))
        (PORT datab (1525:1525:1525) (1498:1498:1498))
        (PORT datac (565:565:565) (543:543:543))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (503:503:503))
        (PORT datab (1435:1435:1435) (1496:1496:1496))
        (PORT datac (1423:1423:1423) (1480:1480:1480))
        (PORT datad (316:316:316) (316:316:316))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (609:609:609))
        (PORT datab (1432:1432:1432) (1487:1487:1487))
        (PORT datac (611:611:611) (600:600:600))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1512:1512:1512))
        (PORT datab (1435:1435:1435) (1492:1492:1492))
        (PORT datac (564:564:564) (548:548:548))
        (PORT datad (606:606:606) (590:590:590))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (580:580:580))
        (PORT datab (1582:1582:1582) (1593:1593:1593))
        (PORT datac (570:570:570) (554:554:554))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1437:1437:1437))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (1665:1665:1665) (1710:1710:1710))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (377:377:377))
        (PORT datab (1436:1436:1436) (1494:1494:1494))
        (PORT datac (1425:1425:1425) (1482:1482:1482))
        (PORT datad (318:318:318) (316:316:316))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (590:590:590))
        (PORT datab (1435:1435:1435) (1496:1496:1496))
        (PORT datac (592:592:592) (575:575:575))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (1541:1541:1541) (1546:1546:1546))
        (PORT datac (155:155:155) (186:186:186))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (758:758:758))
        (PORT datab (767:767:767) (734:734:734))
        (PORT datac (663:663:663) (711:711:711))
        (PORT datad (1220:1220:1220) (1209:1209:1209))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (1767:1767:1767))
        (PORT d[1] (1784:1784:1784) (1767:1767:1767))
        (PORT d[2] (1784:1784:1784) (1767:1767:1767))
        (PORT d[3] (1784:1784:1784) (1767:1767:1767))
        (PORT d[4] (1774:1774:1774) (1757:1757:1757))
        (PORT d[5] (1774:1774:1774) (1757:1757:1757))
        (PORT d[6] (1774:1774:1774) (1757:1757:1757))
        (PORT d[7] (1774:1774:1774) (1757:1757:1757))
        (PORT d[8] (1784:1784:1784) (1767:1767:1767))
        (PORT d[9] (1784:1784:1784) (1767:1767:1767))
        (PORT d[10] (1784:1784:1784) (1767:1767:1767))
        (PORT d[11] (1784:1784:1784) (1767:1767:1767))
        (PORT d[12] (1774:1774:1774) (1757:1757:1757))
        (PORT d[13] (1774:1774:1774) (1757:1757:1757))
        (PORT d[14] (1774:1774:1774) (1757:1757:1757))
        (PORT d[15] (1774:1774:1774) (1757:1757:1757))
        (PORT d[16] (1784:1784:1784) (1767:1767:1767))
        (PORT d[17] (1774:1774:1774) (1757:1757:1757))
        (PORT clk (1637:1637:1637) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (1756:1756:1756))
        (PORT d[1] (1624:1624:1624) (1630:1630:1630))
        (PORT d[2] (1624:1624:1624) (1630:1630:1630))
        (PORT d[3] (1624:1624:1624) (1630:1630:1630))
        (PORT clk (1634:1634:1634) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1771:1771:1771))
        (PORT d[1] (70:70:70) (79:79:79))
        (PORT d[2] (1788:1788:1788) (1771:1771:1771))
        (PORT d[3] (70:70:70) (79:79:79))
        (PORT d[4] (1778:1778:1778) (1761:1761:1761))
        (PORT d[5] (70:70:70) (79:79:79))
        (PORT d[6] (1778:1778:1778) (1761:1761:1761))
        (PORT d[7] (70:70:70) (79:79:79))
        (PORT d[8] (1788:1788:1788) (1771:1771:1771))
        (PORT d[9] (70:70:70) (79:79:79))
        (PORT d[10] (1788:1788:1788) (1771:1771:1771))
        (PORT d[11] (70:70:70) (79:79:79))
        (PORT d[12] (1778:1778:1778) (1761:1761:1761))
        (PORT d[13] (70:70:70) (79:79:79))
        (PORT d[14] (70:70:70) (79:79:79))
        (PORT d[15] (70:70:70) (79:79:79))
        (PORT d[16] (70:70:70) (79:79:79))
        (PORT d[17] (70:70:70) (79:79:79))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1767:1767:1767))
        (PORT d[1] (1625:1625:1625) (1631:1631:1631))
        (PORT d[2] (1625:1625:1625) (1631:1631:1631))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1636:1636:1636) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1741:1741:1741))
        (PORT clk (1636:1636:1636) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2249:2249:2249))
        (PORT clk (1636:1636:1636) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a0\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1630:1630:1630))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1218:1218:1218))
        (PORT datab (1054:1054:1054) (1151:1151:1151))
        (PORT datac (818:818:818) (833:833:833))
        (PORT datad (836:836:836) (835:835:835))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (620:620:620))
        (PORT datab (1053:1053:1053) (1153:1153:1153))
        (PORT datac (896:896:896) (899:899:899))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1953:1953:1953) (1949:1949:1949))
        (PORT d[1] (1953:1953:1953) (1949:1949:1949))
        (PORT d[2] (1953:1953:1953) (1949:1949:1949))
        (PORT d[3] (1953:1953:1953) (1949:1949:1949))
        (PORT d[4] (1928:1928:1928) (1916:1916:1916))
        (PORT d[5] (1928:1928:1928) (1916:1916:1916))
        (PORT d[6] (1928:1928:1928) (1916:1916:1916))
        (PORT d[7] (1928:1928:1928) (1916:1916:1916))
        (PORT d[8] (1953:1953:1953) (1949:1949:1949))
        (PORT d[9] (1953:1953:1953) (1949:1949:1949))
        (PORT d[10] (1953:1953:1953) (1949:1949:1949))
        (PORT d[11] (1953:1953:1953) (1949:1949:1949))
        (PORT d[12] (1928:1928:1928) (1916:1916:1916))
        (PORT d[13] (1928:1928:1928) (1916:1916:1916))
        (PORT d[14] (1928:1928:1928) (1916:1916:1916))
        (PORT d[15] (1928:1928:1928) (1916:1916:1916))
        (PORT d[16] (1953:1953:1953) (1949:1949:1949))
        (PORT d[17] (1928:1928:1928) (1916:1916:1916))
        (PORT clk (1638:1638:1638) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (1915:1915:1915))
        (PORT d[1] (1948:1948:1948) (1967:1967:1967))
        (PORT d[2] (1948:1948:1948) (1967:1967:1967))
        (PORT d[3] (1948:1948:1948) (1967:1967:1967))
        (PORT clk (1635:1635:1635) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (1949:1949:1949))
        (PORT d[1] (1949:1949:1949) (1968:1968:1968))
        (PORT d[2] (1949:1949:1949) (1968:1968:1968))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1422:1422:1422))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1963:1963:1963))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a48\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1632:1632:1632))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (642:642:642))
        (PORT datab (1053:1053:1053) (1150:1150:1150))
        (PORT datac (959:959:959) (1063:1063:1063))
        (PORT datad (846:846:846) (823:823:823))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (656:656:656))
        (PORT datab (1125:1125:1125) (1141:1141:1141))
        (PORT datac (961:961:961) (1063:1063:1063))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (758:758:758))
        (PORT datab (785:785:785) (771:771:771))
        (PORT datac (959:959:959) (1063:1063:1063))
        (PORT datad (1013:1013:1013) (1115:1115:1115))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (600:600:600))
        (PORT datab (882:882:882) (861:861:861))
        (PORT datac (957:957:957) (1056:1056:1056))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1422:1422:1422))
        (PORT datab (1007:1007:1007) (985:985:985))
        (PORT datac (1250:1250:1250) (1336:1336:1336))
        (PORT datad (987:987:987) (942:942:942))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1366:1366:1366))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (1053:1053:1053) (1051:1051:1051))
        (PORT datad (1063:1063:1063) (1037:1037:1037))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (1168:1168:1168) (1214:1214:1214))
        (PORT datac (1591:1591:1591) (1619:1619:1619))
        (PORT datad (981:981:981) (967:967:967))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (1591:1591:1591) (1619:1619:1619))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (934:934:934) (994:994:994))
        (PORT datab (822:822:822) (805:805:805))
        (PORT datac (956:956:956) (1014:1014:1014))
        (PORT datad (600:600:600) (600:600:600))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (828:828:828))
        (PORT datab (878:878:878) (864:864:864))
        (PORT datac (956:956:956) (1014:1014:1014))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (378:378:378))
        (PORT datab (1055:1055:1055) (1151:1151:1151))
        (PORT datac (958:958:958) (1057:1057:1057))
        (PORT datad (328:328:328) (315:315:315))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (584:584:584))
        (PORT datab (1055:1055:1055) (1150:1150:1150))
        (PORT datac (568:568:568) (546:546:546))
        (PORT datad (157:157:157) (178:178:178))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (383:383:383))
        (PORT datab (1054:1054:1054) (1149:1149:1149))
        (PORT datac (957:957:957) (1057:1057:1057))
        (PORT datad (573:573:573) (558:558:558))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (582:582:582))
        (PORT datab (337:337:337) (348:348:348))
        (PORT datac (961:961:961) (1063:1063:1063))
        (PORT datad (297:297:297) (294:294:294))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1027:1027:1027))
        (PORT datab (1054:1054:1054) (1152:1152:1152))
        (PORT datac (957:957:957) (1061:1061:1061))
        (PORT datad (317:317:317) (316:316:316))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (992:992:992) (1094:1094:1094))
        (PORT datac (1144:1144:1144) (1143:1143:1143))
        (PORT datad (317:317:317) (315:315:315))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (223:223:223))
        (PORT datab (1615:1615:1615) (1640:1640:1640))
        (PORT datac (158:158:158) (190:190:190))
        (PORT datad (1134:1134:1134) (1184:1184:1184))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (650:650:650))
        (PORT datab (1171:1171:1171) (1218:1218:1218))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1287:1287:1287))
        (PORT datab (339:339:339) (349:349:349))
        (PORT datac (650:650:650) (700:700:700))
        (PORT datad (318:318:318) (317:317:317))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (379:379:379))
        (PORT datab (182:182:182) (213:213:213))
        (PORT datac (1171:1171:1171) (1256:1256:1256))
        (PORT datad (317:317:317) (316:316:316))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1289:1289:1289))
        (PORT datab (680:680:680) (727:727:727))
        (PORT datac (345:345:345) (347:347:347))
        (PORT datad (318:318:318) (316:316:316))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (381:381:381))
        (PORT datab (350:350:350) (351:351:351))
        (PORT datac (1165:1165:1165) (1241:1241:1241))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (781:781:781))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (670:670:670) (727:727:727))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1291:1291:1291))
        (PORT datab (611:611:611) (595:595:595))
        (PORT datac (648:648:648) (695:695:695))
        (PORT datad (570:570:570) (544:544:544))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1291:1291:1291))
        (PORT datab (180:180:180) (212:212:212))
        (PORT datac (565:565:565) (543:543:543))
        (PORT datad (559:559:559) (544:544:544))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (1984:1984:1984))
        (PORT d[1] (1978:1978:1978) (1984:1984:1984))
        (PORT d[2] (1978:1978:1978) (1984:1984:1984))
        (PORT d[3] (1978:1978:1978) (1984:1984:1984))
        (PORT d[4] (1800:1800:1800) (1800:1800:1800))
        (PORT d[5] (1800:1800:1800) (1800:1800:1800))
        (PORT d[6] (1800:1800:1800) (1800:1800:1800))
        (PORT d[7] (1800:1800:1800) (1800:1800:1800))
        (PORT d[8] (1978:1978:1978) (1984:1984:1984))
        (PORT d[9] (1978:1978:1978) (1984:1984:1984))
        (PORT d[10] (1978:1978:1978) (1984:1984:1984))
        (PORT d[11] (1978:1978:1978) (1984:1984:1984))
        (PORT d[12] (1800:1800:1800) (1800:1800:1800))
        (PORT d[13] (1800:1800:1800) (1800:1800:1800))
        (PORT d[14] (1800:1800:1800) (1800:1800:1800))
        (PORT d[15] (1800:1800:1800) (1800:1800:1800))
        (PORT d[16] (1978:1978:1978) (1984:1984:1984))
        (PORT d[17] (1800:1800:1800) (1800:1800:1800))
        (PORT clk (1638:1638:1638) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1799:1799:1799))
        (PORT d[1] (1633:1633:1633) (1650:1650:1650))
        (PORT d[2] (1633:1633:1633) (1650:1650:1650))
        (PORT d[3] (1633:1633:1633) (1650:1650:1650))
        (PORT clk (1635:1635:1635) (1662:1662:1662))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2987:2987:2987))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1665:1665:1665))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (70:70:70) (79:79:79))
        (PORT d[1] (1982:1982:1982) (1988:1988:1988))
        (PORT d[2] (1982:1982:1982) (1988:1988:1988))
        (PORT d[3] (70:70:70) (79:79:79))
        (PORT d[4] (1804:1804:1804) (1804:1804:1804))
        (PORT d[5] (70:70:70) (79:79:79))
        (PORT d[6] (1804:1804:1804) (1804:1804:1804))
        (PORT d[7] (70:70:70) (79:79:79))
        (PORT d[8] (1982:1982:1982) (1988:1988:1988))
        (PORT d[9] (70:70:70) (79:79:79))
        (PORT d[10] (70:70:70) (79:79:79))
        (PORT d[11] (70:70:70) (79:79:79))
        (PORT d[12] (70:70:70) (79:79:79))
        (PORT d[13] (70:70:70) (79:79:79))
        (PORT d[14] (70:70:70) (79:79:79))
        (PORT d[15] (70:70:70) (79:79:79))
        (PORT d[16] (70:70:70) (79:79:79))
        (PORT d[17] (70:70:70) (79:79:79))
        (PORT clk (1638:1638:1638) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (1984:1984:1984))
        (PORT d[1] (1634:1634:1634) (1651:1651:1651))
        (PORT d[2] (1634:1634:1634) (1651:1651:1651))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1637:1637:1637) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1738:1738:1738))
        (PORT clk (1637:1637:1637) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2243:2243:2243))
        (PORT clk (1637:1637:1637) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a9\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1630:1630:1630))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1278:1278:1278))
        (PORT datab (683:683:683) (729:729:729))
        (PORT datac (780:780:780) (751:751:751))
        (PORT datad (574:574:574) (562:562:562))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1291:1291:1291))
        (PORT datab (1081:1081:1081) (1051:1051:1051))
        (PORT datac (571:571:571) (570:570:570))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (221:221:221))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (668:668:668) (726:726:726))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (610:610:610))
        (PORT datab (1155:1155:1155) (1215:1215:1215))
        (PORT datac (1315:1315:1315) (1330:1330:1330))
        (PORT datad (569:569:569) (554:554:554))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (596:596:596))
        (PORT datab (1155:1155:1155) (1216:1216:1216))
        (PORT datac (797:797:797) (763:763:763))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (913:913:913))
        (PORT datab (824:824:824) (870:870:870))
        (PORT datac (1105:1105:1105) (1142:1142:1142))
        (PORT datad (936:936:936) (875:875:875))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1186:1186:1186))
        (PORT datab (977:977:977) (914:914:914))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (971:971:971) (929:929:929))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (781:781:781))
        (PORT datab (588:588:588) (576:576:576))
        (PORT datac (670:670:670) (727:727:727))
        (PORT datad (940:940:940) (889:889:889))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1176:1176:1176))
        (PORT datab (824:824:824) (868:868:868))
        (PORT datac (938:938:938) (899:899:899))
        (PORT datad (1016:1016:1016) (985:985:985))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1277:1277:1277))
        (PORT datab (777:777:777) (746:746:746))
        (PORT datac (988:988:988) (954:954:954))
        (PORT datad (1092:1092:1092) (1077:1077:1077))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (728:728:728))
        (PORT datab (683:683:683) (731:731:731))
        (PORT datac (1160:1160:1160) (1232:1232:1232))
        (PORT datad (826:826:826) (804:804:804))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (857:857:857))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (1160:1160:1160) (1243:1243:1243))
        (PORT datad (822:822:822) (807:807:807))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (661:661:661) (735:735:735))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (728:728:728))
        (PORT datab (1115:1115:1115) (1152:1152:1152))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (975:975:975))
        (PORT datab (1016:1016:1016) (1003:1003:1003))
        (PORT datac (242:242:242) (319:319:319))
        (PORT datad (507:507:507) (498:498:498))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (222:222:222))
        (PORT datab (580:580:580) (616:616:616))
        (PORT datac (624:624:624) (678:678:678))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1701:1701:1701))
        (PORT datab (866:866:866) (860:860:860))
        (PORT datac (574:574:574) (571:571:571))
        (PORT datad (1442:1442:1442) (1534:1534:1534))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1663:1663:1663) (1709:1709:1709))
        (PORT datab (863:863:863) (870:870:870))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (1072:1072:1072) (1045:1045:1045))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1629:1629:1629) (1624:1624:1624))
        (PORT d[1] (1629:1629:1629) (1624:1624:1624))
        (PORT d[2] (1629:1629:1629) (1624:1624:1624))
        (PORT d[3] (1629:1629:1629) (1624:1624:1624))
        (PORT d[4] (1655:1655:1655) (1656:1656:1656))
        (PORT d[5] (1655:1655:1655) (1656:1656:1656))
        (PORT d[6] (1655:1655:1655) (1656:1656:1656))
        (PORT d[7] (1655:1655:1655) (1656:1656:1656))
        (PORT d[8] (1629:1629:1629) (1624:1624:1624))
        (PORT d[9] (1629:1629:1629) (1624:1624:1624))
        (PORT d[10] (1629:1629:1629) (1624:1624:1624))
        (PORT d[11] (1629:1629:1629) (1624:1624:1624))
        (PORT d[12] (1655:1655:1655) (1656:1656:1656))
        (PORT d[13] (1655:1655:1655) (1656:1656:1656))
        (PORT d[14] (1655:1655:1655) (1656:1656:1656))
        (PORT d[15] (1655:1655:1655) (1656:1656:1656))
        (PORT d[16] (1629:1629:1629) (1624:1624:1624))
        (PORT d[17] (1655:1655:1655) (1656:1656:1656))
        (PORT clk (1638:1638:1638) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1651:1651:1651) (1655:1655:1655))
        (PORT d[1] (1345:1345:1345) (1346:1346:1346))
        (PORT d[2] (1345:1345:1345) (1346:1346:1346))
        (PORT d[3] (1345:1345:1345) (1346:1346:1346))
        (PORT clk (1635:1635:1635) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1624:1624:1624))
        (PORT d[1] (1346:1346:1346) (1347:1347:1347))
        (PORT d[2] (1346:1346:1346) (1347:1347:1347))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1638:1638:1638) (1592:1592:1592))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2199:2199:2199))
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (2989:2989:2989))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1667:1667:1667))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a193\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1632:1632:1632))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1708:1708:1708))
        (PORT datab (646:646:646) (649:649:649))
        (PORT datac (824:824:824) (810:810:810))
        (PORT datad (1449:1449:1449) (1541:1541:1541))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1708:1708:1708))
        (PORT datab (1141:1141:1141) (1128:1128:1128))
        (PORT datac (838:838:838) (834:834:834))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~131\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1587:1587:1587))
        (PORT datab (643:643:643) (644:644:644))
        (PORT datac (1428:1428:1428) (1360:1360:1360))
        (PORT datad (1617:1617:1617) (1666:1666:1666))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~132\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1702:1702:1702))
        (PORT datab (182:182:182) (216:216:216))
        (PORT datac (596:596:596) (598:598:598))
        (PORT datad (836:836:836) (818:818:818))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~133\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (1295:1295:1295) (1390:1390:1390))
        (PORT datac (1188:1188:1188) (1286:1286:1286))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~134\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1574:1574:1574))
        (PORT datab (1123:1123:1123) (1105:1105:1105))
        (PORT datac (752:752:752) (725:725:725))
        (PORT datad (1613:1613:1613) (1660:1660:1660))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~135\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1703:1703:1703))
        (PORT datab (861:861:861) (876:876:876))
        (PORT datac (563:563:563) (570:570:570))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~136\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (1295:1295:1295) (1395:1395:1395))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1973:1973:1973) (1977:1977:1977))
        (PORT d[1] (1973:1973:1973) (1977:1977:1977))
        (PORT d[2] (1973:1973:1973) (1977:1977:1977))
        (PORT d[3] (1973:1973:1973) (1977:1977:1977))
        (PORT d[4] (1735:1735:1735) (1730:1730:1730))
        (PORT d[5] (1735:1735:1735) (1730:1730:1730))
        (PORT d[6] (1735:1735:1735) (1730:1730:1730))
        (PORT d[7] (1735:1735:1735) (1730:1730:1730))
        (PORT d[8] (1973:1973:1973) (1977:1977:1977))
        (PORT d[9] (1973:1973:1973) (1977:1977:1977))
        (PORT d[10] (1973:1973:1973) (1977:1977:1977))
        (PORT d[11] (1973:1973:1973) (1977:1977:1977))
        (PORT d[12] (1735:1735:1735) (1730:1730:1730))
        (PORT d[13] (1735:1735:1735) (1730:1730:1730))
        (PORT d[14] (1735:1735:1735) (1730:1730:1730))
        (PORT d[15] (1735:1735:1735) (1730:1730:1730))
        (PORT d[16] (1973:1973:1973) (1977:1977:1977))
        (PORT d[17] (1735:1735:1735) (1730:1730:1730))
        (PORT clk (1638:1638:1638) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1731:1731:1731) (1729:1729:1729))
        (PORT d[1] (1665:1665:1665) (1687:1687:1687))
        (PORT d[2] (1665:1665:1665) (1687:1687:1687))
        (PORT d[3] (1665:1665:1665) (1687:1687:1687))
        (PORT clk (1635:1635:1635) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2961:2961:2961) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (1977:1977:1977))
        (PORT d[1] (1666:1666:1666) (1688:1688:1688))
        (PORT d[2] (1666:1666:1666) (1688:1688:1688))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1685:1685:1685) (1708:1708:1708))
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2243:2243:2243))
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a192\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1603:1603:1603) (1631:1631:1631))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~158\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (581:581:581))
        (PORT datab (1615:1615:1615) (1623:1623:1623))
        (PORT datac (955:955:955) (1052:1052:1052))
        (PORT datad (319:319:319) (319:319:319))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~159\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (585:585:585))
        (PORT datab (611:611:611) (598:598:598))
        (PORT datac (1589:1589:1589) (1600:1600:1600))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~162\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (383:383:383))
        (PORT datab (1620:1620:1620) (1629:1629:1629))
        (PORT datac (956:956:956) (1049:1049:1049))
        (PORT datad (335:335:335) (337:337:337))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~163\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (340:340:340) (350:350:350))
        (PORT datac (1590:1590:1590) (1601:1601:1601))
        (PORT datad (316:316:316) (314:314:314))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~160\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (606:606:606))
        (PORT datab (1620:1620:1620) (1628:1628:1628))
        (PORT datac (955:955:955) (1048:1048:1048))
        (PORT datad (583:583:583) (564:564:564))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~161\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (373:373:373) (371:371:371))
        (PORT datac (956:956:956) (1050:1050:1050))
        (PORT datad (563:563:563) (543:543:543))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~164\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1623:1623:1623) (1635:1635:1635))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (951:951:951) (1023:1023:1023))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1385:1385:1385))
        (PORT d[1] (1394:1394:1394) (1385:1385:1385))
        (PORT d[2] (1394:1394:1394) (1385:1385:1385))
        (PORT d[3] (1394:1394:1394) (1385:1385:1385))
        (PORT clk (1636:1636:1636) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1337:1337:1337))
        (PORT d[1] (1383:1383:1383) (1384:1384:1384))
        (PORT d[2] (1383:1383:1383) (1384:1384:1384))
        (PORT d[3] (1383:1383:1383) (1384:1384:1384))
        (PORT clk (1633:1633:1633) (1661:1661:1661))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1663:1663:1663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1391:1391:1391) (1385:1385:1385))
        (PORT d[1] (1384:1384:1384) (1385:1385:1385))
        (PORT d[2] (1384:1384:1384) (1385:1385:1385))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1635:1635:1635) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (1974:1974:1974))
        (PORT clk (1635:1635:1635) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2266:2266:2266))
        (PORT clk (1635:1635:1635) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1663:1663:1663))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2958:2958:2958) (2986:2986:2986))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1664:1664:1664))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a249\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1601:1601:1601) (1629:1629:1629))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~165\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (1080:1080:1080))
        (PORT datab (1620:1620:1620) (1628:1628:1628))
        (PORT datac (595:595:595) (603:603:603))
        (PORT datad (588:588:588) (591:591:591))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~166\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1394:1394:1394))
        (PORT datab (623:623:623) (628:628:628))
        (PORT datac (573:573:573) (572:572:572))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~167\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (1060:1060:1060))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1499:1499:1499))
        (PORT d[1] (1493:1493:1493) (1499:1499:1499))
        (PORT d[2] (1493:1493:1493) (1499:1499:1499))
        (PORT d[3] (1493:1493:1493) (1499:1499:1499))
        (PORT d[4] (1493:1493:1493) (1499:1499:1499))
        (PORT d[5] (1493:1493:1493) (1499:1499:1499))
        (PORT d[6] (1493:1493:1493) (1499:1499:1499))
        (PORT d[7] (1493:1493:1493) (1499:1499:1499))
        (PORT d[8] (1493:1493:1493) (1499:1499:1499))
        (PORT d[9] (1493:1493:1493) (1499:1499:1499))
        (PORT d[10] (1493:1493:1493) (1499:1499:1499))
        (PORT d[11] (1493:1493:1493) (1499:1499:1499))
        (PORT d[12] (1493:1493:1493) (1499:1499:1499))
        (PORT d[13] (1493:1493:1493) (1499:1499:1499))
        (PORT d[14] (1493:1493:1493) (1499:1499:1499))
        (PORT d[15] (1493:1493:1493) (1499:1499:1499))
        (PORT d[16] (1493:1493:1493) (1499:1499:1499))
        (PORT d[17] (1493:1493:1493) (1499:1499:1499))
        (PORT clk (1646:1646:1646) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1498:1498:1498))
        (PORT d[1] (1362:1362:1362) (1345:1345:1345))
        (PORT d[2] (1362:1362:1362) (1345:1345:1345))
        (PORT d[3] (1362:1362:1362) (1345:1345:1345))
        (PORT clk (1643:1643:1643) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1490:1490:1490) (1499:1499:1499))
        (PORT d[1] (1363:1363:1363) (1346:1346:1346))
        (PORT d[2] (1363:1363:1363) (1346:1346:1346))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2058:2058:2058))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1319:1319:1319))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a194\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1640:1640:1640))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~141\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (712:712:712))
        (PORT datab (1540:1540:1540) (1624:1624:1624))
        (PORT datac (840:840:840) (807:807:807))
        (PORT datad (1671:1671:1671) (1733:1733:1733))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~142\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (796:796:796) (758:758:758))
        (PORT datac (1507:1507:1507) (1594:1594:1594))
        (PORT datad (1009:1009:1009) (978:978:978))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~139\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (1766:1766:1766))
        (PORT datab (1537:1537:1537) (1626:1626:1626))
        (PORT datac (495:495:495) (475:475:475))
        (PORT datad (490:490:490) (470:470:470))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~140\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (633:633:633))
        (PORT datab (614:614:614) (607:607:607))
        (PORT datac (1510:1510:1510) (1596:1596:1596))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~143\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1843:1843:1843) (1873:1873:1873))
        (PORT datab (182:182:182) (216:216:216))
        (PORT datac (1417:1417:1417) (1492:1492:1492))
        (PORT datad (158:158:158) (180:180:180))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~144\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (1772:1772:1772))
        (PORT datab (1038:1038:1038) (1021:1021:1021))
        (PORT datac (1506:1506:1506) (1600:1600:1600))
        (PORT datad (998:998:998) (973:973:973))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~145\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (1542:1542:1542) (1625:1625:1625))
        (PORT datac (719:719:719) (697:697:697))
        (PORT datad (1249:1249:1249) (1217:1217:1217))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~137\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (1769:1769:1769))
        (PORT datab (1539:1539:1539) (1621:1621:1621))
        (PORT datac (602:602:602) (589:589:589))
        (PORT datad (821:821:821) (793:793:793))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~138\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (508:508:508))
        (PORT datab (592:592:592) (590:590:590))
        (PORT datac (1510:1510:1510) (1597:1597:1597))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~146\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1844:1844:1844) (1872:1872:1872))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~147\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1416:1416:1416))
        (PORT datab (1180:1180:1180) (1240:1240:1240))
        (PORT datac (616:616:616) (601:601:601))
        (PORT datad (497:497:497) (475:475:475))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~148\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1415:1415:1415))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (590:590:590) (578:578:578))
        (PORT datad (519:519:519) (493:493:493))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~154\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1419:1419:1419))
        (PORT datab (1010:1010:1010) (1001:1001:1001))
        (PORT datac (1154:1154:1154) (1218:1218:1218))
        (PORT datad (1299:1299:1299) (1266:1266:1266))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~155\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (989:989:989))
        (PORT datab (1289:1289:1289) (1259:1259:1259))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (1284:1284:1284) (1377:1377:1377))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~149\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1413:1413:1413))
        (PORT datab (543:543:543) (531:531:531))
        (PORT datac (1150:1150:1150) (1213:1213:1213))
        (PORT datad (573:573:573) (552:552:552))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~150\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1417:1417:1417))
        (PORT datab (635:635:635) (616:616:616))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (512:512:512) (490:490:490))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~151\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1419:1419:1419))
        (PORT datab (1212:1212:1212) (1180:1180:1180))
        (PORT datac (1152:1152:1152) (1215:1215:1215))
        (PORT datad (544:544:544) (523:523:523))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~152\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1421:1421:1421))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (571:571:571) (555:555:555))
        (PORT datad (1069:1069:1069) (1063:1063:1063))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~153\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1365:1365:1365))
        (PORT datab (1157:1157:1157) (1186:1186:1186))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~156\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (1157:1157:1157) (1186:1186:1186))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (157:157:157) (178:178:178))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~157\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (859:859:859))
        (PORT datab (1164:1164:1164) (1209:1209:1209))
        (PORT datac (1347:1347:1347) (1359:1359:1359))
        (PORT datad (963:963:963) (953:953:953))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~168\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (843:843:843))
        (PORT datab (1163:1163:1163) (1208:1208:1208))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1475:1475:1475))
        (PORT d[1] (1473:1473:1473) (1475:1475:1475))
        (PORT d[2] (1473:1473:1473) (1475:1475:1475))
        (PORT d[3] (1473:1473:1473) (1475:1475:1475))
        (PORT d[4] (1717:1717:1717) (1705:1705:1705))
        (PORT d[5] (1717:1717:1717) (1705:1705:1705))
        (PORT d[6] (1717:1717:1717) (1705:1705:1705))
        (PORT d[7] (1717:1717:1717) (1705:1705:1705))
        (PORT d[8] (1473:1473:1473) (1475:1475:1475))
        (PORT d[9] (1473:1473:1473) (1475:1475:1475))
        (PORT d[10] (1473:1473:1473) (1475:1475:1475))
        (PORT d[11] (1473:1473:1473) (1475:1475:1475))
        (PORT d[12] (1717:1717:1717) (1705:1705:1705))
        (PORT d[13] (1717:1717:1717) (1705:1705:1705))
        (PORT d[14] (1717:1717:1717) (1705:1705:1705))
        (PORT d[15] (1717:1717:1717) (1705:1705:1705))
        (PORT d[16] (1473:1473:1473) (1475:1475:1475))
        (PORT d[17] (1717:1717:1717) (1705:1705:1705))
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1704:1704:1704))
        (PORT d[1] (1661:1661:1661) (1659:1659:1659))
        (PORT d[2] (1661:1661:1661) (1659:1659:1659))
        (PORT d[3] (1661:1661:1661) (1659:1659:1659))
        (PORT clk (1642:1642:1642) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (2995:2995:2995))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1475:1475:1475))
        (PORT d[1] (1662:1662:1662) (1660:1660:1660))
        (PORT d[2] (1662:1662:1662) (1660:1660:1660))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1644:1644:1644) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1787:1787:1787))
        (PORT clk (1644:1644:1644) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (1795:1795:1795))
        (PORT clk (1644:1644:1644) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2967:2967:2967) (2995:2995:2995))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a129\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1638:1638:1638))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1574:1574:1574))
        (PORT datab (1299:1299:1299) (1395:1395:1395))
        (PORT datac (1013:1013:1013) (986:986:986))
        (PORT datad (1020:1020:1020) (988:988:988))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1579:1579:1579))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (973:973:973) (924:924:924))
        (PORT datad (969:969:969) (933:933:933))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1909:1909:1909) (1891:1891:1891))
        (PORT d[1] (1909:1909:1909) (1891:1891:1891))
        (PORT d[2] (1909:1909:1909) (1891:1891:1891))
        (PORT d[3] (1909:1909:1909) (1891:1891:1891))
        (PORT d[4] (1958:1958:1958) (1946:1946:1946))
        (PORT d[5] (1958:1958:1958) (1946:1946:1946))
        (PORT d[6] (1958:1958:1958) (1946:1946:1946))
        (PORT d[7] (1958:1958:1958) (1946:1946:1946))
        (PORT d[8] (1909:1909:1909) (1891:1891:1891))
        (PORT d[9] (1909:1909:1909) (1891:1891:1891))
        (PORT d[10] (1909:1909:1909) (1891:1891:1891))
        (PORT d[11] (1909:1909:1909) (1891:1891:1891))
        (PORT d[12] (1958:1958:1958) (1946:1946:1946))
        (PORT d[13] (1958:1958:1958) (1946:1946:1946))
        (PORT d[14] (1958:1958:1958) (1946:1946:1946))
        (PORT d[15] (1958:1958:1958) (1946:1946:1946))
        (PORT d[16] (1909:1909:1909) (1891:1891:1891))
        (PORT d[17] (1958:1958:1958) (1946:1946:1946))
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (1945:1945:1945))
        (PORT d[1] (1906:1906:1906) (1934:1934:1934))
        (PORT d[2] (1906:1906:1906) (1934:1934:1934))
        (PORT d[3] (1906:1906:1906) (1934:1934:1934))
        (PORT clk (1634:1634:1634) (1663:1663:1663))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2960:2960:2960) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1638:1638:1638) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (1891:1891:1891))
        (PORT d[1] (1907:1907:1907) (1935:1935:1935))
        (PORT d[2] (1907:1907:1907) (1935:1935:1935))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1636:1636:1636) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1639:1639:1639))
        (PORT clk (1636:1636:1636) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1671:1671:1671))
        (PORT clk (1636:1636:1636) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2959:2959:2959) (2988:2988:2988))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1637:1637:1637) (1666:1666:1666))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a128\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1602:1602:1602) (1631:1631:1631))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1586:1586:1586))
        (PORT datab (1295:1295:1295) (1392:1392:1392))
        (PORT datac (343:343:343) (346:346:346))
        (PORT datad (316:316:316) (316:316:316))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1586:1586:1586))
        (PORT datab (627:627:627) (603:603:603))
        (PORT datac (587:587:587) (580:580:580))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1557:1557:1557))
        (PORT datab (930:930:930) (886:886:886))
        (PORT datac (1423:1423:1423) (1478:1478:1478))
        (PORT datad (969:969:969) (926:926:926))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (974:974:974))
        (PORT datab (949:949:949) (904:904:904))
        (PORT datac (1423:1423:1423) (1471:1471:1471))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (743:743:743))
        (PORT datab (1140:1140:1140) (1206:1206:1206))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (1557:1557:1557) (1565:1565:1565))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1586:1586:1586))
        (PORT datab (1295:1295:1295) (1389:1389:1389))
        (PORT datac (516:516:516) (496:496:496))
        (PORT datad (337:337:337) (338:338:338))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1585:1585:1585))
        (PORT datab (647:647:647) (632:632:632))
        (PORT datac (564:564:564) (548:548:548))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (728:728:728))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (916:916:916) (879:879:879))
        (PORT datad (1560:1560:1560) (1566:1566:1566))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (609:609:609))
        (PORT datab (1138:1138:1138) (1202:1202:1202))
        (PORT datac (1421:1421:1421) (1470:1470:1470))
        (PORT datad (583:583:583) (572:572:572))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (511:511:511))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (326:326:326) (331:331:331))
        (PORT datad (1355:1355:1355) (1386:1386:1386))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1426:1426:1426))
        (PORT datab (1139:1139:1139) (1205:1205:1205))
        (PORT datac (567:567:567) (554:554:554))
        (PORT datad (602:602:602) (594:594:594))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (1451:1451:1451) (1498:1498:1498))
        (PORT datac (353:353:353) (348:348:348))
        (PORT datad (345:345:345) (339:339:339))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1550:1550:1550))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (1614:1614:1614) (1639:1639:1639))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (639:639:639))
        (PORT datab (1454:1454:1454) (1507:1507:1507))
        (PORT datac (1115:1115:1115) (1180:1180:1180))
        (PORT datad (343:343:343) (339:339:339))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (1450:1450:1450) (1499:1499:1499))
        (PORT datac (831:831:831) (806:806:806))
        (PORT datad (325:325:325) (317:317:317))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1205:1205:1205))
        (PORT d[1] (1207:1207:1207) (1205:1205:1205))
        (PORT d[2] (1207:1207:1207) (1205:1205:1205))
        (PORT d[3] (1207:1207:1207) (1205:1205:1205))
        (PORT d[4] (1486:1486:1486) (1489:1489:1489))
        (PORT d[5] (1486:1486:1486) (1489:1489:1489))
        (PORT d[6] (1486:1486:1486) (1489:1489:1489))
        (PORT d[7] (1486:1486:1486) (1489:1489:1489))
        (PORT d[8] (1207:1207:1207) (1205:1205:1205))
        (PORT d[9] (1207:1207:1207) (1205:1205:1205))
        (PORT d[10] (1207:1207:1207) (1205:1205:1205))
        (PORT d[11] (1207:1207:1207) (1205:1205:1205))
        (PORT d[12] (1486:1486:1486) (1489:1489:1489))
        (PORT d[13] (1486:1486:1486) (1489:1489:1489))
        (PORT d[14] (1486:1486:1486) (1489:1489:1489))
        (PORT d[15] (1486:1486:1486) (1489:1489:1489))
        (PORT d[16] (1207:1207:1207) (1205:1205:1205))
        (PORT d[17] (1486:1486:1486) (1489:1489:1489))
        (PORT clk (1646:1646:1646) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1488:1488:1488))
        (PORT d[1] (1150:1150:1150) (1159:1159:1159))
        (PORT d[2] (1150:1150:1150) (1159:1159:1159))
        (PORT d[3] (1150:1150:1150) (1159:1159:1159))
        (PORT clk (1643:1643:1643) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1205:1205:1205))
        (PORT d[1] (1151:1151:1151) (1160:1160:1160))
        (PORT d[2] (1151:1151:1151) (1160:1160:1160))
        (PORT d[3] (63:63:63) (75:75:75))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2044:2044:2044))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2040:2040:2040))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2968:2968:2968) (2997:2997:2997))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram2_rockets\|altsyncram_component\|auto_generated\|ram_block1a130\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1640:1640:1640))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (587:587:587))
        (PORT datab (1143:1143:1143) (1205:1205:1205))
        (PORT datac (1423:1423:1423) (1471:1471:1471))
        (PORT datad (624:624:624) (630:630:630))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1424:1424:1424))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (604:604:604) (606:606:606))
        (PORT datad (579:579:579) (568:568:568))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1557:1557:1557))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1497:1497:1497) (1569:1569:1569))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (1602:1602:1602) (1604:1604:1604))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (671:671:671))
        (PORT datab (1529:1529:1529) (1600:1600:1600))
        (PORT datac (1131:1131:1131) (1184:1184:1184))
        (PORT datad (870:870:870) (882:882:882))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (327:327:327))
        (PORT datab (640:640:640) (649:649:649))
        (PORT datac (1500:1500:1500) (1577:1577:1577))
        (PORT datad (631:631:631) (644:644:644))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1717:1717:1717) (1775:1775:1775))
        (PORT datab (850:850:850) (849:849:849))
        (PORT datac (1417:1417:1417) (1492:1492:1492))
        (PORT datad (1040:1040:1040) (1033:1033:1033))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (1767:1767:1767))
        (PORT datab (848:848:848) (853:853:853))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (1074:1074:1074) (1042:1042:1042))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1365:1365:1365))
        (PORT datab (1183:1183:1183) (1244:1244:1244))
        (PORT datac (765:765:765) (753:753:753))
        (PORT datad (778:778:778) (770:770:770))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (987:987:987))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (1151:1151:1151) (1211:1211:1211))
        (PORT datad (764:764:764) (751:751:751))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1551:1551:1551) (1579:1579:1579))
        (PORT datab (977:977:977) (949:949:949))
        (PORT datac (1107:1107:1107) (1149:1149:1149))
        (PORT datad (761:761:761) (741:741:741))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (1764:1764:1764))
        (PORT datab (849:849:849) (861:861:861))
        (PORT datac (1414:1414:1414) (1488:1488:1488))
        (PORT datad (770:770:770) (755:755:755))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1346:1346:1346) (1312:1312:1312))
        (PORT datab (1284:1284:1284) (1262:1262:1262))
        (PORT datac (1499:1499:1499) (1573:1573:1573))
        (PORT datad (1170:1170:1170) (1133:1133:1133))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (1523:1523:1523) (1544:1544:1544))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1225:1225:1225))
        (PORT datab (593:593:593) (578:578:578))
        (PORT datac (1503:1503:1503) (1571:1571:1571))
        (PORT datad (602:602:602) (593:593:593))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1166:1166:1166) (1220:1220:1220))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (325:325:325) (329:329:329))
        (PORT datad (330:330:330) (325:325:325))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1225:1225:1225))
        (PORT datab (615:615:615) (604:604:604))
        (PORT datac (1500:1500:1500) (1577:1577:1577))
        (PORT datad (587:587:587) (577:577:577))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1212:1212:1212))
        (PORT datab (380:380:380) (373:373:373))
        (PORT datac (159:159:159) (190:190:190))
        (PORT datad (327:327:327) (319:319:319))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1217:1217:1217))
        (PORT datab (592:592:592) (590:590:590))
        (PORT datac (1499:1499:1499) (1570:1570:1570))
        (PORT datad (597:597:597) (575:575:575))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1224:1224:1224))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (353:353:353) (350:350:350))
        (PORT datad (510:510:510) (494:494:494))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1214:1214:1214))
        (PORT datab (621:621:621) (607:607:607))
        (PORT datac (1500:1500:1500) (1569:1569:1569))
        (PORT datad (606:606:606) (595:595:595))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (511:511:511))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (1127:1127:1127) (1180:1180:1180))
        (PORT datad (563:563:563) (548:548:548))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1551:1551:1551) (1578:1578:1578))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (1106:1106:1106) (1149:1149:1149))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (1527:1527:1527) (1551:1551:1551))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (777:777:777))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (1089:1089:1089) (1121:1121:1121))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux1\~169\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1124:1124:1124))
        (PORT datab (595:595:595) (586:586:586))
        (PORT datac (777:777:777) (754:754:754))
        (PORT datad (752:752:752) (757:757:757))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine_line\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1391:1391:1391) (1367:1367:1367))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal13\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (337:337:337))
        (PORT datab (244:244:244) (318:318:318))
        (PORT datac (219:219:219) (291:291:291))
        (PORT datad (245:245:245) (312:312:312))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal13\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (221:221:221) (291:291:291))
        (PORT datad (237:237:237) (301:301:301))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal13\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (588:588:588))
        (PORT datab (522:522:522) (528:528:528))
        (PORT datac (540:540:540) (539:539:539))
        (PORT datad (570:570:570) (600:600:600))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (615:615:615) (614:614:614))
        (PORT datad (323:323:323) (333:333:333))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (619:619:619))
        (PORT datab (609:609:609) (648:648:648))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (622:622:622))
        (PORT datab (613:613:613) (676:676:676))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (620:620:620))
        (PORT datab (654:654:654) (688:688:688))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (635:635:635) (675:675:675))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan15\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (806:806:806) (823:823:823))
        (PORT datac (769:769:769) (772:772:772))
        (PORT datad (814:814:814) (819:819:819))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (592:592:592))
        (PORT datab (520:520:520) (526:526:526))
        (PORT datac (900:900:900) (928:928:928))
        (PORT datad (576:576:576) (574:574:574))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (597:597:597))
        (PORT datab (200:200:200) (233:233:233))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\[5\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (355:355:355))
        (PORT datab (228:228:228) (299:299:299))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine_line\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1146:1146:1146) (1120:1120:1120))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\[6\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (309:309:309))
        (PORT datab (235:235:235) (282:282:282))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine_line\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1146:1146:1146) (1120:1120:1120))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (307:307:307))
        (PORT datac (894:894:894) (924:924:924))
        (PORT datad (214:214:214) (247:247:247))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (960:960:960))
        (PORT datac (201:201:201) (272:272:272))
        (PORT datad (215:215:215) (247:247:247))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (362:362:362))
        (PORT datab (615:615:615) (638:638:638))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (725:725:725))
        (PORT datab (319:319:319) (329:329:329))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (694:694:694))
        (PORT datab (350:350:350) (350:350:350))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\[7\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (309:309:309))
        (PORT datab (234:234:234) (281:281:281))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine_line\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1146:1146:1146) (1120:1120:1120))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (307:307:307))
        (PORT datac (899:899:899) (928:928:928))
        (PORT datad (213:213:213) (246:246:246))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (336:336:336))
        (PORT datab (589:589:589) (642:642:642))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\[8\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (423:423:423))
        (PORT datab (234:234:234) (283:283:283))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine_line\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1146:1146:1146) (1120:1120:1120))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (964:964:964))
        (PORT datac (213:213:213) (278:278:278))
        (PORT datad (213:213:213) (247:247:247))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (616:616:616))
        (PORT datab (349:349:349) (348:348:348))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (512:512:512))
        (PORT datab (189:189:189) (227:227:227))
        (PORT datac (164:164:164) (198:198:198))
        (PORT datad (168:168:168) (192:192:192))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\[9\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (303:303:303))
        (PORT datad (209:209:209) (246:246:246))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine_line\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1146:1146:1146) (1120:1120:1120))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (297:297:297))
        (PORT datac (894:894:894) (927:927:927))
        (PORT datad (214:214:214) (247:247:247))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (658:658:658))
        (PORT datab (536:536:536) (526:526:526))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add21\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (650:650:650) (691:691:691))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (331:331:331) (360:360:360))
        (PORT datac (785:785:785) (772:772:772))
        (PORT datad (570:570:570) (560:560:560))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\[4\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (614:614:614))
        (PORT datab (619:619:619) (631:631:631))
        (PORT datad (782:782:782) (771:771:771))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal13\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (647:647:647))
        (PORT datac (569:569:569) (600:600:600))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (470:470:470))
        (PORT datac (581:581:581) (619:619:619))
        (PORT datad (227:227:227) (290:290:290))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (373:373:373))
        (PORT datac (232:232:232) (307:307:307))
        (PORT datad (245:245:245) (317:317:317))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (202:202:202) (237:237:237))
        (PORT datac (175:175:175) (207:207:207))
        (PORT datad (784:784:784) (765:765:765))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (639:639:639))
        (PORT datab (194:194:194) (229:229:229))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (833:833:833) (829:829:829))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine_line\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1146:1146:1146) (1120:1120:1120))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine_line\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (292:292:292))
        (PORT datac (903:903:903) (933:933:933))
        (PORT datad (202:202:202) (238:238:238))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (612:612:612))
        (PORT datab (809:809:809) (812:812:812))
        (PORT datac (606:606:606) (612:612:612))
        (PORT datad (173:173:173) (201:201:201))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (354:354:354) (388:388:388))
        (PORT datac (295:295:295) (307:307:307))
        (PORT datad (765:765:765) (816:816:816))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (512:512:512))
        (PORT datab (189:189:189) (227:227:227))
        (PORT datac (572:572:572) (585:585:585))
        (PORT datad (178:178:178) (200:200:200))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (162:162:162) (196:196:196))
        (PORT datad (166:166:166) (189:189:189))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (248:248:248))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (184:184:184) (209:209:209))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (374:374:374))
        (PORT datac (234:234:234) (310:310:310))
        (PORT datad (246:246:246) (316:316:316))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (248:248:248) (326:326:326))
        (PORT datac (371:371:371) (421:421:421))
        (PORT datad (629:629:629) (674:674:674))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (696:696:696))
        (PORT datab (386:386:386) (405:405:405))
        (PORT datac (527:527:527) (521:521:521))
        (PORT datad (489:489:489) (475:475:475))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (688:688:688) (741:741:741))
        (PORT datac (796:796:796) (805:805:805))
        (PORT datad (782:782:782) (825:825:825))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (319:319:319))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine\[5\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (910:910:910) (938:938:938))
        (PORT datad (183:183:183) (208:208:208))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (446:446:446))
        (PORT datab (255:255:255) (333:333:333))
        (PORT datac (387:387:387) (436:436:436))
        (PORT datad (625:625:625) (673:673:673))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (257:257:257) (340:340:340))
        (PORT datab (247:247:247) (321:321:321))
        (PORT datac (560:560:560) (548:548:548))
        (PORT datad (237:237:237) (302:302:302))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (697:697:697))
        (PORT datac (602:602:602) (640:640:640))
        (PORT datad (606:606:606) (630:630:630))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (523:523:523))
        (PORT datab (387:387:387) (406:406:406))
        (PORT datac (522:522:522) (518:518:518))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|v_sync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine\[5\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1114:1114:1114))
        (PORT datab (909:909:909) (938:938:938))
        (PORT datac (1158:1158:1158) (1229:1229:1229))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (616:616:616) (675:675:675))
        (PORT ena (716:716:716) (714:714:714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (324:324:324))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (616:616:616) (675:675:675))
        (PORT ena (716:716:716) (714:714:714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (319:319:319))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (616:616:616) (675:675:675))
        (PORT ena (716:716:716) (714:714:714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (320:320:320))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (616:616:616) (675:675:675))
        (PORT ena (716:716:716) (714:714:714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine\[4\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (253:253:253) (327:327:327))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (616:616:616) (675:675:675))
        (PORT ena (716:716:716) (714:714:714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_submarine\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (254:254:254) (331:331:331))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_submarine\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (616:616:616) (675:675:675))
        (PORT ena (716:716:716) (714:714:714))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (316:316:316))
        (PORT datac (218:218:218) (288:288:288))
        (PORT datad (223:223:223) (284:284:284))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (317:317:317))
        (PORT datab (253:253:253) (332:332:332))
        (PORT datac (165:165:165) (200:200:200))
        (PORT datad (230:230:230) (295:295:295))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_submarines\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1119:1119:1119))
        (PORT datab (1072:1072:1072) (1092:1092:1092))
        (PORT datac (327:327:327) (331:331:331))
        (PORT datad (1372:1372:1372) (1408:1408:1408))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|update_submarines\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT asdata (1204:1204:1204) (1207:1207:1207))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (301:301:301))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_rocket\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (186:186:186) (220:220:220))
        (PORT datad (186:186:186) (215:215:215))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_rockets\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1110:1110:1110))
        (PORT datac (1155:1155:1155) (1227:1227:1227))
        (PORT datad (187:187:187) (212:212:212))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_rockets\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (334:334:334))
        (PORT datab (907:907:907) (936:936:936))
        (PORT datad (510:510:510) (502:502:502))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|update_rockets\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_rocket\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1115:1115:1115))
        (PORT datab (1070:1070:1070) (1089:1089:1089))
        (PORT datac (361:361:361) (404:404:404))
        (PORT datad (1372:1372:1372) (1408:1408:1408))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_rocket\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add8\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (305:305:305))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_rocket\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (159:159:159) (190:190:190))
        (PORT datad (182:182:182) (216:216:216))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_rocket\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add8\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (306:306:306))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_rocket\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add8\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (300:300:300))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_rocket\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (158:158:158) (190:190:190))
        (PORT datad (185:185:185) (218:218:218))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_rocket\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add8\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (306:306:306))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_rocket\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add8\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (309:309:309))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_rocket\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add8\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (267:267:267))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|current_rocket\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (186:186:186) (217:217:217))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|current_rocket\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1366:1366:1366))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (310:310:310))
        (PORT datab (227:227:227) (299:299:299))
        (PORT datac (201:201:201) (271:271:271))
        (PORT datad (203:203:203) (263:263:263))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (309:309:309))
        (PORT datab (229:229:229) (300:300:300))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (206:206:206) (269:269:269))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|generate_subarine\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1113:1113:1113))
        (PORT datac (1171:1171:1171) (1233:1233:1233))
        (PORT datad (182:182:182) (216:216:216))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|generate_subarine\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1174:1174:1174))
        (PORT datac (837:837:837) (945:945:945))
        (PORT datad (1488:1488:1488) (1613:1613:1613))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (307:307:307))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|cycle_cnt\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (159:159:159) (190:190:190))
        (PORT datad (202:202:202) (232:232:232))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|cycle_cnt\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1403:1403:1403) (1404:1404:1404))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (305:305:305))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|cycle_cnt\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1403:1403:1403) (1404:1404:1404))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (301:301:301))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|cycle_cnt\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (221:221:221))
        (PORT datad (202:202:202) (232:232:232))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|cycle_cnt\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1403:1403:1403) (1404:1404:1404))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (300:300:300))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|cycle_cnt\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1403:1403:1403) (1404:1404:1404))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (300:300:300))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|cycle_cnt\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1403:1403:1403) (1404:1404:1404))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (305:305:305))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|cycle_cnt\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (183:183:183) (215:215:215))
        (PORT datad (202:202:202) (232:232:232))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|cycle_cnt\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1403:1403:1403) (1404:1404:1404))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|cycle_cnt\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (183:183:183) (216:216:216))
        (PORT datad (196:196:196) (226:226:226))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|cycle_cnt\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1362:1362:1362))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1403:1403:1403) (1404:1404:1404))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (303:303:303))
        (PORT datab (225:225:225) (297:297:297))
        (PORT datac (201:201:201) (272:272:272))
        (PORT datad (206:206:206) (268:268:268))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal9\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (301:301:301))
        (PORT datab (184:184:184) (218:218:218))
        (PORT datac (203:203:203) (275:275:275))
        (PORT datad (204:204:204) (266:266:266))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|generate_subarine\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (333:333:333))
        (PORT datab (230:230:230) (305:305:305))
        (PORT datac (559:559:559) (561:561:561))
        (PORT datad (359:359:359) (395:395:395))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|generate_subarine\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1041:1041:1041) (1058:1058:1058))
        (PORT datab (552:552:552) (542:542:542))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (363:363:363) (398:398:398))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|generate_subarine\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|wr_en_a_sub\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (303:303:303))
        (PORT datac (558:558:558) (560:560:560))
        (PORT datad (358:358:358) (394:394:394))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|tmp_random\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (982:982:982))
        (PORT datab (920:920:920) (950:950:950))
        (PORT datac (1140:1140:1140) (1262:1262:1262))
        (PORT datad (320:320:320) (324:324:324))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|nb_submarines\[0\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (990:990:990) (966:966:966))
        (PORT datad (1339:1339:1339) (1333:1333:1333))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|nb_submarines\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|nb_submarines\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1368:1368:1368))
        (PORT datab (987:987:987) (961:961:961))
        (PORT datad (206:206:206) (268:268:268))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|nb_submarines\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|nb_submarines\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1369:1369:1369))
        (PORT datab (229:229:229) (299:299:299))
        (PORT datac (963:963:963) (936:936:936))
        (PORT datad (206:206:206) (265:265:265))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|nb_submarines\[2\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (229:229:229))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|nb_submarines\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|nb_submarines\[3\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (229:229:229))
        (PORT datab (228:228:228) (300:300:300))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|nb_submarines\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (229:229:229) (302:302:302))
        (PORT datac (197:197:197) (264:264:264))
        (PORT datad (203:203:203) (261:261:261))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\u_vga\|v_sync\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1337:1337:1337) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (435:435:435))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|oDATA_YH_xhdl2\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (230:230:230) (304:304:304))
        (PORT datac (212:212:212) (292:292:292))
        (PORT datad (171:171:171) (197:197:197))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YH_xhdl2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1358:1358:1358))
        (PORT asdata (915:915:915) (935:935:935))
        (PORT ena (1318:1318:1318) (1267:1267:1267))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YH_xhdl2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1358:1358:1358))
        (PORT asdata (1087:1087:1087) (1159:1159:1159))
        (PORT ena (1318:1318:1318) (1267:1267:1267))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (208:208:208) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|u_spi_controller\|oS2P_DATA_xhdl2\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (721:721:721) (723:723:723))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (585:585:585) (613:613:613))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (319:319:319))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1097:1097:1097) (1074:1074:1074))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YL_xhdl1\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1358:1358:1358))
        (PORT asdata (649:649:649) (682:682:682))
        (PORT ena (1318:1318:1318) (1267:1267:1267))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (208:208:208) (268:268:268))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1094:1094:1094) (1076:1076:1076))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YL_xhdl1\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1358:1358:1358))
        (PORT asdata (1092:1092:1092) (1153:1153:1153))
        (PORT ena (1318:1318:1318) (1267:1267:1267))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (625:625:625) (653:653:653))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1097:1097:1097) (1074:1074:1074))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YL_xhdl1\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1358:1358:1358))
        (PORT asdata (647:647:647) (680:680:680))
        (PORT ena (1318:1318:1318) (1267:1267:1267))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (267:267:267))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1094:1094:1094) (1076:1076:1076))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YL_xhdl1\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1358:1358:1358))
        (PORT asdata (886:886:886) (905:905:905))
        (PORT ena (1318:1318:1318) (1267:1267:1267))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (599:599:599) (621:621:621))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1097:1097:1097) (1074:1074:1074))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YL_xhdl1\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1358:1358:1358))
        (PORT asdata (506:506:506) (568:568:568))
        (PORT ena (1318:1318:1318) (1267:1267:1267))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (591:591:591) (621:621:621))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1097:1097:1097) (1074:1074:1074))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YL_xhdl1\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1358:1358:1358))
        (PORT asdata (506:506:506) (568:568:568))
        (PORT ena (1318:1318:1318) (1267:1267:1267))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1358:1358:1358))
        (PORT asdata (1089:1089:1089) (1161:1161:1161))
        (PORT ena (1097:1097:1097) (1074:1074:1074))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YL_xhdl1\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1358:1358:1358))
        (PORT asdata (507:507:507) (570:570:570))
        (PORT ena (1318:1318:1318) (1267:1267:1267))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|low_byte_dataY\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1358:1358:1358))
        (PORT asdata (916:916:916) (936:936:936))
        (PORT ena (1097:1097:1097) (1074:1074:1074))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_spi_ee_config\|oDATA_YL_xhdl1\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1358:1358:1358))
        (PORT asdata (864:864:864) (886:886:886))
        (PORT ena (1318:1318:1318) (1267:1267:1267))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (273:273:273) (365:365:365))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (412:412:412))
        (PORT datab (181:181:181) (213:213:213))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (411:411:411))
        (PORT datab (617:617:617) (663:663:663))
        (IOPATH dataa combout (299:299:299) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (413:413:413))
        (PORT datab (220:220:220) (288:288:288))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (414:414:414))
        (PORT datab (220:220:220) (288:288:288))
        (IOPATH dataa combout (299:299:299) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (415:415:415))
        (PORT datab (219:219:219) (288:288:288))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (416:416:416))
        (PORT datab (220:220:220) (288:288:288))
        (IOPATH dataa combout (299:299:299) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (414:414:414))
        (PORT datab (612:612:612) (655:655:655))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (414:414:414))
        (PORT datab (219:219:219) (286:286:286))
        (IOPATH dataa combout (299:299:299) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add13\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (291:291:291))
        (PORT datad (279:279:279) (373:373:373))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (634:634:634))
        (PORT datab (590:590:590) (617:617:617))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (537:537:537))
        (PORT datab (237:237:237) (304:304:304))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (349:349:349))
        (PORT datab (554:554:554) (556:556:556))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (350:350:350))
        (PORT datab (559:559:559) (555:555:555))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|magn_g_y\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1346:1346:1346))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (663:663:663))
        (PORT datab (590:590:590) (616:616:616))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (527:527:527))
        (PORT datab (308:308:308) (322:322:322))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|magn_g_y\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1346:1346:1346))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (660:660:660))
        (PORT datab (1089:1089:1089) (1127:1127:1127))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (534:534:534))
        (PORT datab (317:317:317) (322:322:322))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|magn_g_y\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1346:1346:1346))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (620:620:620))
        (PORT datab (376:376:376) (430:430:430))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (327:327:327))
        (PORT datab (549:549:549) (558:558:558))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|magn_g_y\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1346:1346:1346))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (778:778:778))
        (PORT datab (376:376:376) (429:429:429))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (357:357:357))
        (PORT datab (512:512:512) (522:522:522))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|magn_g_y\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1346:1346:1346))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (422:422:422))
        (PORT datab (408:408:408) (454:454:454))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (354:354:354))
        (PORT datab (540:540:540) (539:539:539))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (330:330:330))
        (PORT datab (544:544:544) (553:553:553))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (332:332:332))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_magn_g_y\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1346:1346:1346))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (421:421:421))
        (PORT datab (399:399:399) (436:436:436))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1060:1060:1060))
        (PORT datab (399:399:399) (437:437:437))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add14\~18\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add15\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (287:287:287) (292:292:292))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_magn_g_y\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1346:1346:1346))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_magn_g_y\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1346:1346:1346))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|magn_g_y\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1346:1346:1346))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (677:677:677) (720:720:720))
        (PORT datac (839:839:839) (863:863:863))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (207:207:207) (245:245:245))
        (PORT datac (253:253:253) (330:330:330))
        (PORT datad (1063:1063:1063) (1042:1042:1042))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (898:898:898))
        (PORT datac (1080:1080:1080) (1099:1099:1099))
        (PORT datad (211:211:211) (243:243:243))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[33\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (277:277:277))
        (PORT datab (1166:1166:1166) (1218:1218:1218))
        (PORT datad (519:519:519) (507:507:507))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[33\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (892:892:892))
        (PORT datac (1081:1081:1081) (1097:1097:1097))
        (PORT datad (209:209:209) (239:239:239))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[32\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (274:274:274))
        (PORT datab (1180:1180:1180) (1226:1226:1226))
        (PORT datad (541:541:541) (532:532:532))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[32\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (294:294:294))
        (PORT datab (221:221:221) (290:290:290))
        (PORT datac (840:840:840) (863:863:863))
        (PORT datad (1089:1089:1089) (1098:1098:1098))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (677:677:677) (721:721:721))
        (PORT datac (840:840:840) (865:865:865))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[34\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (275:275:275))
        (PORT datab (1180:1180:1180) (1225:1225:1225))
        (PORT datad (540:540:540) (528:528:528))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[34\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[35\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (279:279:279))
        (PORT datab (1174:1174:1174) (1214:1214:1214))
        (PORT datad (516:516:516) (512:512:512))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[35\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (337:337:337))
        (PORT datab (219:219:219) (288:288:288))
        (PORT datac (839:839:839) (859:859:859))
        (PORT datad (198:198:198) (254:254:254))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[41\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (277:277:277))
        (PORT datab (1168:1168:1168) (1209:1209:1209))
        (PORT datad (517:517:517) (511:511:511))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[41\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[40\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (278:278:278))
        (PORT datab (1169:1169:1169) (1210:1210:1210))
        (PORT datad (533:533:533) (524:524:524))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[40\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (293:293:293))
        (PORT datab (219:219:219) (287:287:287))
        (PORT datac (842:842:842) (861:861:861))
        (PORT datad (1091:1091:1091) (1098:1098:1098))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[42\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (275:275:275))
        (PORT datab (1179:1179:1179) (1225:1225:1225))
        (PORT datad (539:539:539) (528:528:528))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[42\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[43\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (279:279:279))
        (PORT datab (1176:1176:1176) (1222:1222:1222))
        (PORT datad (516:516:516) (508:508:508))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[43\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (223:223:223))
        (PORT datab (219:219:219) (288:288:288))
        (PORT datac (839:839:839) (860:860:860))
        (PORT datad (198:198:198) (255:255:255))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (649:649:649) (690:690:690))
        (PORT datad (1138:1138:1138) (1178:1178:1178))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (814:814:814) (831:831:831))
        (PORT datad (646:646:646) (693:693:693))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[47\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (274:274:274))
        (PORT datab (1116:1116:1116) (1161:1161:1161))
        (PORT datad (537:537:537) (531:531:531))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[47\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1119:1119:1119) (1158:1158:1158))
        (PORT datac (814:814:814) (829:829:829))
        (PORT datad (646:646:646) (690:690:690))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[45\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (248:248:248))
        (PORT datad (538:538:538) (526:526:526))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[45\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[46\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (549:549:549))
        (PORT datab (1117:1117:1117) (1161:1161:1161))
        (PORT datad (200:200:200) (236:236:236))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[46\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[44\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (549:549:549))
        (PORT datad (186:186:186) (213:213:213))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[44\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (925:925:925))
        (PORT datab (221:221:221) (290:290:290))
        (PORT datac (817:817:817) (834:834:834))
        (PORT datad (196:196:196) (253:253:253))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (924:924:924))
        (PORT datab (221:221:221) (288:288:288))
        (PORT datac (196:196:196) (262:262:262))
        (PORT datad (295:295:295) (296:296:296))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[39\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (272:272:272))
        (PORT datab (1117:1117:1117) (1161:1161:1161))
        (PORT datad (538:538:538) (530:530:530))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[39\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1119:1119:1119) (1164:1164:1164))
        (PORT datac (815:815:815) (831:831:831))
        (PORT datad (647:647:647) (691:691:691))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[36\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (549:549:549))
        (PORT datab (229:229:229) (267:267:267))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[36\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[38\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (554:554:554))
        (PORT datab (1116:1116:1116) (1161:1161:1161))
        (PORT datad (200:200:200) (237:237:237))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[38\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (926:926:926))
        (PORT datab (219:219:219) (287:287:287))
        (PORT datac (817:817:817) (831:831:831))
        (PORT datad (197:197:197) (254:254:254))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[37\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (263:263:263))
        (PORT datad (538:538:538) (528:528:528))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[37\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (922:922:922))
        (PORT datab (221:221:221) (290:290:290))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (197:197:197) (254:254:254))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (726:726:726))
        (PORT datab (345:345:345) (350:350:350))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (819:819:819) (864:864:864))
        (PORT datad (284:284:284) (288:288:288))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (888:888:888))
        (PORT datab (1111:1111:1111) (1127:1127:1127))
        (PORT datac (840:840:840) (871:871:871))
        (PORT datad (209:209:209) (240:240:240))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[17\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1307:1307:1307))
        (PORT datab (393:393:393) (407:407:407))
        (PORT datad (567:567:567) (565:565:565))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[21\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (252:252:252))
        (PORT datad (342:342:342) (346:346:346))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (294:294:294))
        (PORT datab (1058:1058:1058) (1083:1083:1083))
        (PORT datac (1188:1188:1188) (1262:1262:1262))
        (PORT datad (570:570:570) (593:593:593))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[25\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1310:1310:1310))
        (PORT datab (393:393:393) (404:404:404))
        (PORT datad (568:568:568) (564:564:564))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[29\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (250:250:250))
        (PORT datab (347:347:347) (354:354:354))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (221:221:221) (289:289:289))
        (PORT datac (1188:1188:1188) (1260:1260:1260))
        (PORT datad (509:509:509) (523:523:523))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[19\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1310:1310:1310))
        (PORT datab (368:368:368) (392:392:392))
        (PORT datad (570:570:570) (567:567:567))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[23\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1311:1311:1311))
        (PORT datab (566:566:566) (567:567:567))
        (PORT datad (569:569:569) (565:565:565))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1306:1306:1306))
        (PORT datab (218:218:218) (286:286:286))
        (PORT datac (1029:1029:1029) (1052:1052:1052))
        (PORT datad (196:196:196) (253:253:253))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[31\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1311:1311:1311))
        (PORT datab (566:566:566) (567:567:567))
        (PORT datad (569:569:569) (565:565:565))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[27\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1291:1291:1291))
        (PORT datab (368:368:368) (397:397:397))
        (PORT datad (564:564:564) (563:563:563))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1280:1280:1280))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (196:196:196) (263:263:263))
        (PORT datad (197:197:197) (253:253:253))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (895:895:895))
        (PORT datab (1109:1109:1109) (1126:1126:1126))
        (PORT datac (838:838:838) (870:870:870))
        (PORT datad (212:212:212) (244:244:244))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[28\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1022:1022:1022))
        (PORT datad (804:804:804) (773:773:773))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[16\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (797:797:797))
        (PORT datab (1150:1150:1150) (1184:1184:1184))
        (PORT datad (804:804:804) (770:770:770))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[24\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (799:799:799))
        (PORT datab (1152:1152:1152) (1188:1188:1188))
        (PORT datad (804:804:804) (774:774:774))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (444:444:444))
        (PORT datab (220:220:220) (288:288:288))
        (PORT datac (572:572:572) (607:607:607))
        (PORT datad (1122:1122:1122) (1147:1147:1147))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[20\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (844:844:844) (829:829:829))
        (PORT datad (806:806:806) (775:775:775))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (640:640:640))
        (PORT datab (221:221:221) (290:290:290))
        (PORT datac (158:158:158) (190:190:190))
        (PORT datad (195:195:195) (252:252:252))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[18\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1282:1282:1282))
        (PORT datab (369:369:369) (397:397:397))
        (PORT datad (523:523:523) (511:511:511))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[26\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1290:1290:1290))
        (PORT datab (368:368:368) (397:397:397))
        (PORT datad (521:521:521) (510:510:510))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1292:1292:1292))
        (PORT datab (220:220:220) (288:288:288))
        (PORT datac (1031:1031:1031) (1054:1054:1054))
        (PORT datad (197:197:197) (253:253:253))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[30\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1301:1301:1301))
        (PORT datab (567:567:567) (570:570:570))
        (PORT datad (521:521:521) (507:507:507))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[22\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1293:1293:1293))
        (PORT datab (568:568:568) (568:568:568))
        (PORT datad (523:523:523) (507:507:507))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1355:1355:1355))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (220:220:220) (288:288:288))
        (PORT datac (1032:1032:1032) (1058:1058:1058))
        (PORT datad (196:196:196) (252:252:252))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (354:354:354))
        (PORT datab (594:594:594) (621:621:621))
        (PORT datac (574:574:574) (591:591:591))
        (PORT datad (723:723:723) (701:701:701))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (639:639:639))
        (PORT datab (592:592:592) (583:583:583))
        (PORT datac (528:528:528) (526:526:526))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (889:889:889))
        (PORT datab (1111:1111:1111) (1128:1128:1128))
        (PORT datac (840:840:840) (871:871:871))
        (PORT datad (210:210:210) (240:240:240))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (808:808:808))
        (PORT datab (520:520:520) (515:515:515))
        (PORT datad (1126:1126:1126) (1157:1157:1157))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (900:900:900))
        (PORT datab (1110:1110:1110) (1122:1122:1122))
        (PORT datac (839:839:839) (867:867:867))
        (PORT datad (212:212:212) (244:244:244))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[14\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (761:761:761))
        (PORT datab (1148:1148:1148) (1188:1188:1188))
        (PORT datad (790:790:790) (768:768:768))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[12\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (821:821:821) (809:809:809))
        (PORT datad (526:526:526) (528:528:528))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[13\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (819:819:819) (808:808:808))
        (PORT datad (793:793:793) (783:783:783))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (473:473:473))
        (PORT datab (221:221:221) (290:290:290))
        (PORT datac (826:826:826) (869:869:869))
        (PORT datad (1027:1027:1027) (1067:1067:1067))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (295:295:295))
        (PORT datab (221:221:221) (291:291:291))
        (PORT datac (589:589:589) (601:601:601))
        (PORT datad (586:586:586) (611:611:611))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[5\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (514:514:514))
        (PORT datad (806:806:806) (789:789:789))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[4\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (763:763:763))
        (PORT datab (844:844:844) (825:825:825))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (296:296:296))
        (PORT datab (659:659:659) (678:678:678))
        (PORT datac (196:196:196) (262:262:262))
        (PORT datad (588:588:588) (614:614:614))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[7\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (808:808:808))
        (PORT datab (521:521:521) (518:518:518))
        (PORT datad (1125:1125:1125) (1153:1153:1153))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[6\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (764:764:764))
        (PORT datab (1155:1155:1155) (1190:1190:1190))
        (PORT datad (789:789:789) (767:767:767))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1352:1352:1352))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (221:221:221) (289:289:289))
        (PORT datac (195:195:195) (261:261:261))
        (PORT datad (586:586:586) (611:611:611))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[3\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (623:623:623))
        (PORT datab (831:831:831) (821:821:821))
        (PORT datad (875:875:875) (923:923:923))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[1\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (970:970:970))
        (PORT datab (663:663:663) (672:672:672))
        (PORT datad (792:792:792) (778:778:778))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[2\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (621:621:621))
        (PORT datab (563:563:563) (558:558:558))
        (PORT datad (874:874:874) (920:920:920))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[0\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (970:970:970))
        (PORT datab (663:663:663) (668:668:668))
        (PORT datad (518:518:518) (520:520:520))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (294:294:294))
        (PORT datab (221:221:221) (290:290:290))
        (PORT datac (825:825:825) (867:867:867))
        (PORT datad (1026:1026:1026) (1066:1066:1066))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (296:296:296))
        (PORT datab (219:219:219) (287:287:287))
        (PORT datac (328:328:328) (340:340:340))
        (PORT datad (1029:1029:1029) (1067:1067:1067))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (329:329:329))
        (PORT datab (1086:1086:1086) (1126:1126:1126))
        (PORT datac (387:387:387) (434:434:434))
        (PORT datad (527:527:527) (532:532:532))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[9\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (964:964:964))
        (PORT datab (662:662:662) (668:668:668))
        (PORT datad (795:795:795) (782:782:782))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[8\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (963:963:963))
        (PORT datab (662:662:662) (667:667:667))
        (PORT datad (526:526:526) (523:523:523))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[10\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (625:625:625))
        (PORT datab (560:560:560) (558:558:558))
        (PORT datad (878:878:878) (927:927:927))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1100:1100:1100))
        (PORT datab (221:221:221) (290:290:290))
        (PORT datac (828:828:828) (866:866:866))
        (PORT datad (197:197:197) (253:253:253))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|submarines\[11\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (621:621:621))
        (PORT datab (834:834:834) (822:822:822))
        (PORT datad (872:872:872) (917:917:917))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|submarines\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1358:1358:1358))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1105:1105:1105))
        (PORT datab (221:221:221) (290:290:290))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (200:200:200) (257:257:257))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (355:355:355))
        (PORT datab (180:180:180) (213:213:213))
        (PORT datac (555:555:555) (561:561:561))
        (PORT datad (1061:1061:1061) (1092:1092:1092))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mux0\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (218:218:218))
        (PORT datab (410:410:410) (452:452:452))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (353:353:353) (397:397:397))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|tmp_random\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (851:851:851) (901:901:901))
        (PORT datad (785:785:785) (813:813:813))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|old_random\[4\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|old_random\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (897:897:897))
        (PORT datab (1087:1087:1087) (1071:1071:1071))
        (PORT datac (254:254:254) (331:331:331))
        (PORT datad (548:548:548) (541:541:541))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_random\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1097:1097:1097) (1064:1064:1064))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|old_random\[3\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (600:600:600) (645:645:645))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_random\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1097:1097:1097) (1064:1064:1064))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|old_random\[2\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (801:801:801) (843:843:843))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_random\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1097:1097:1097) (1064:1064:1064))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|old_random\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (831:831:831) (864:864:864))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_random\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1270:1270:1270) (1217:1217:1217))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|old_random\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (887:887:887) (905:905:905))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_random\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1270:1270:1270) (1217:1217:1217))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (567:567:567))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (440:440:440))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (568:568:568) (587:587:587))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (413:413:413) (445:445:445))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (599:599:599))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|old_random\[5\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (847:847:847) (894:894:894))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_random\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1097:1097:1097) (1064:1064:1064))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (462:462:462))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (715:715:715))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (614:614:614) (671:671:671))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (884:884:884))
        (PORT datab (319:319:319) (329:329:329))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (625:625:625) (687:687:687))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|old_random\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1097:1097:1097) (1064:1064:1064))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (462:462:462))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (458:458:458))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (881:881:881) (902:902:902))
        (PORT datab (1036:1036:1036) (1047:1047:1047))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (437:437:437))
        (PORT datab (246:246:246) (319:319:319))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add10\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (575:575:575))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add10\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (567:567:567) (588:588:588))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add10\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (593:593:593) (606:606:606))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add10\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (566:566:566))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add10\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (614:614:614))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add10\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (615:615:615))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (315:315:315))
        (PORT datac (884:884:884) (904:904:904))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal11\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (638:638:638) (694:694:694))
        (PORT datad (827:827:827) (857:857:857))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal11\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (230:230:230))
        (PORT datab (184:184:184) (218:218:218))
        (PORT datac (831:831:831) (861:861:861))
        (PORT datad (157:157:157) (178:178:178))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal11\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1177:1177:1177))
        (PORT datab (651:651:651) (699:699:699))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (182:182:182) (214:214:214))
        (PORT datac (159:159:159) (190:190:190))
        (PORT datad (289:289:289) (294:294:294))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add11\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (386:386:386) (424:424:424))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (308:308:308) (313:313:313))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal10\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (713:713:713))
        (PORT datab (637:637:637) (693:693:693))
        (PORT datac (539:539:539) (566:566:566))
        (PORT datad (381:381:381) (416:416:416))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal10\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (899:899:899))
        (PORT datab (570:570:570) (592:592:592))
        (PORT datac (526:526:526) (544:544:544))
        (PORT datad (626:626:626) (676:676:676))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal10\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (233:233:233))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (829:829:829) (864:864:864))
        (PORT datad (234:234:234) (292:292:292))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|update_elements_position\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (715:715:715) (677:677:677))
        (PORT datad (381:381:381) (419:419:419))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Decoder0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (782:782:782) (749:749:749))
        (PORT datac (851:851:851) (860:860:860))
        (PORT datad (550:550:550) (543:543:543))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|ask_read\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (892:892:892))
        (PORT datab (207:207:207) (243:243:243))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|ask_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (710:710:710) (815:815:815))
        (PORT ena (1620:1620:1620) (1575:1575:1575))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_part\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1391:1391:1391))
        (PORT datab (240:240:240) (310:310:310))
        (PORT datac (175:175:175) (207:207:207))
        (PORT datad (1439:1439:1439) (1518:1518:1518))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_part\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT asdata (1452:1452:1452) (1529:1529:1529))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|wr_en_a_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1176:1176:1176))
        (PORT datab (921:921:921) (954:954:954))
        (PORT datac (841:841:841) (951:951:951))
        (PORT datad (657:657:657) (711:711:711))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|wr_en_a_sub\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1171:1171:1171))
        (PORT datab (1117:1117:1117) (1083:1083:1083))
        (PORT datac (829:829:829) (933:933:933))
        (PORT datad (319:319:319) (320:320:320))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|wr_en_a_sub\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (915:915:915) (946:946:946))
        (PORT datac (1143:1143:1143) (1262:1262:1262))
        (PORT datad (157:157:157) (178:178:178))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|wr_en_a_sub\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (720:720:720) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|rd_en_a_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (157:157:157) (178:178:178))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|rd_en_a_sub\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (720:720:720) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (237:237:237))
        (PORT datac (841:841:841) (870:870:870))
        (PORT datad (814:814:814) (819:819:819))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (788:788:788))
        (PORT datab (791:791:791) (789:789:789))
        (PORT datac (954:954:954) (920:920:920))
        (PORT datad (755:755:755) (743:743:743))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|rd_en_b_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (879:879:879))
        (PORT datab (646:646:646) (649:649:649))
        (PORT datad (833:833:833) (829:829:829))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|rd_en_b_sub\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (598:598:598))
        (PORT datab (583:583:583) (592:592:592))
        (PORT datad (207:207:207) (246:246:246))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|rd_en_b_sub\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1146:1146:1146) (1120:1120:1120))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (315:315:315))
        (PORT datab (252:252:252) (331:331:331))
        (PORT datac (164:164:164) (199:199:199))
        (PORT datad (228:228:228) (294:294:294))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\[11\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (247:247:247) (319:319:319))
        (PORT datad (603:603:603) (609:609:609))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|tmp_random\[0\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (897:897:897))
        (PORT datac (254:254:254) (331:331:331))
        (PORT datad (1063:1063:1063) (1042:1042:1042))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|tmp_random\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (182:182:182) (216:216:216))
        (PORT datad (1063:1063:1063) (1059:1059:1059))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_random\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1356:1356:1356))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (446:446:446))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_tmp\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (1360:1360:1360) (1366:1366:1366))
        (PORT ena (1163:1163:1163) (1137:1137:1137))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1078:1078:1078) (1088:1088:1088))
        (PORT datad (647:647:647) (680:680:680))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_a_sub\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1433:1433:1433) (1409:1409:1409))
        (PORT sclr (1330:1330:1330) (1400:1400:1400))
        (PORT sload (1505:1505:1505) (1423:1423:1423))
        (PORT ena (720:720:720) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (600:600:600))
        (PORT datab (690:690:690) (743:743:743))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_tmp\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (1109:1109:1109) (1145:1145:1145))
        (PORT ena (1163:1163:1163) (1137:1137:1137))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (826:826:826) (867:867:867))
        (PORT datad (647:647:647) (681:681:681))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_a_sub\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1347:1347:1347) (1316:1316:1316))
        (PORT sclr (1330:1330:1330) (1400:1400:1400))
        (PORT sload (1505:1505:1505) (1423:1423:1423))
        (PORT ena (720:720:720) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\[2\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (793:793:793))
        (PORT datab (687:687:687) (739:739:739))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_tmp\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (911:911:911) (952:952:952))
        (PORT ena (1163:1163:1163) (1137:1137:1137))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (628:628:628) (673:673:673))
        (PORT datad (649:649:649) (683:683:683))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_a_sub\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1333:1333:1333) (1308:1308:1308))
        (PORT sclr (1330:1330:1330) (1400:1400:1400))
        (PORT sload (1505:1505:1505) (1423:1423:1423))
        (PORT ena (720:720:720) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (621:621:621))
        (PORT datab (688:688:688) (738:738:738))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_tmp\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1163:1163:1163) (1137:1137:1137))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (720:720:720))
        (PORT datab (809:809:809) (849:849:849))
        (PORT datac (847:847:847) (895:895:895))
        (PORT datad (522:522:522) (541:541:541))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_a_sub\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1519:1519:1519) (1462:1462:1462))
        (PORT sclr (1330:1330:1330) (1400:1400:1400))
        (PORT sload (1505:1505:1505) (1423:1423:1423))
        (PORT ena (720:720:720) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (430:430:430))
        (PORT datad (649:649:649) (703:703:703))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_tmp\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1360:1360:1360))
        (PORT asdata (1162:1162:1162) (1207:1207:1207))
        (PORT ena (1163:1163:1163) (1137:1137:1137))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_a_sub\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (881:881:881) (929:929:929))
        (PORT datad (650:650:650) (684:684:684))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_a_sub\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1308:1308:1308) (1281:1281:1281))
        (PORT sclr (1330:1330:1330) (1400:1400:1400))
        (PORT sload (1505:1505:1505) (1423:1423:1423))
        (PORT ena (720:720:720) (722:722:722))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_b_sub\[0\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (238:238:238) (307:307:307))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_b_sub\[0\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (612:612:612) (615:615:615))
        (PORT datac (563:563:563) (567:567:567))
        (PORT datad (205:205:205) (242:242:242))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_b_sub\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1031:1031:1031) (1079:1079:1079))
        (PORT ena (1125:1125:1125) (1109:1109:1109))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_b_sub\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (308:308:308))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_b_sub\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1031:1031:1031) (1079:1079:1079))
        (PORT ena (1125:1125:1125) (1109:1109:1109))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_b_sub\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (308:308:308))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_b_sub\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1031:1031:1031) (1079:1079:1079))
        (PORT ena (1125:1125:1125) (1109:1109:1109))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_b_sub\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (314:314:314))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_b_sub\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1031:1031:1031) (1079:1079:1079))
        (PORT ena (1125:1125:1125) (1109:1109:1109))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|address_b_sub\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (310:310:310))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|address_b_sub\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT sclr (1031:1031:1031) (1079:1079:1079))
        (PORT ena (1125:1125:1125) (1109:1109:1109))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sclr (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[11\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (947:947:947) (990:990:990))
        (PORT datad (223:223:223) (286:286:286))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|sign_g_y\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1076:1076:1076) (1078:1078:1078))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|sign_g_y\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1351:1351:1351))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (781:781:781) (744:744:744))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1292:1292:1292))
        (PORT datab (921:921:921) (948:948:948))
        (PORT datac (839:839:839) (947:947:947))
        (PORT datad (655:655:655) (704:704:704))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1340:1340:1340) (1311:1311:1311))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[9\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1627:1627:1627) (1654:1654:1654))
        (PORT datab (874:874:874) (923:923:923))
        (PORT datad (808:808:808) (779:779:779))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1082:1082:1082) (1073:1073:1073))
        (PORT d[1] (1108:1108:1108) (1104:1104:1104))
        (PORT d[2] (1089:1089:1089) (1083:1083:1083))
        (PORT d[3] (906:906:906) (933:933:933))
        (PORT d[4] (899:899:899) (928:928:928))
        (PORT d[5] (914:914:914) (945:945:945))
        (PORT d[6] (1162:1162:1162) (1161:1161:1161))
        (PORT d[7] (843:843:843) (851:851:851))
        (PORT d[8] (1056:1056:1056) (1046:1046:1046))
        (PORT d[9] (1211:1211:1211) (1252:1252:1252))
        (PORT d[10] (877:877:877) (888:888:888))
        (PORT d[11] (887:887:887) (895:895:895))
        (PORT d[12] (848:848:848) (833:833:833))
        (PORT d[13] (896:896:896) (886:886:886))
        (PORT d[14] (1123:1123:1123) (1125:1125:1125))
        (PORT d[15] (912:912:912) (916:916:916))
        (PORT d[16] (903:903:903) (908:908:908))
        (PORT d[17] (925:925:925) (941:941:941))
        (PORT clk (1646:1646:1646) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1146:1146:1146))
        (PORT d[1] (1109:1109:1109) (1109:1109:1109))
        (PORT d[2] (1298:1298:1298) (1363:1363:1363))
        (PORT d[3] (1339:1339:1339) (1387:1387:1387))
        (PORT d[4] (1200:1200:1200) (1227:1227:1227))
        (PORT clk (1643:1643:1643) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1136:1136:1136))
        (PORT clk (1643:1643:1643) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1260:1260:1260))
        (PORT clk (1643:1643:1643) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2996:2996:2996))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1637:1637:1637))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1075:1075:1075))
        (PORT d[1] (1038:1038:1038) (1075:1075:1075))
        (PORT d[2] (1038:1038:1038) (1075:1075:1075))
        (PORT d[3] (1038:1038:1038) (1075:1075:1075))
        (PORT d[4] (1038:1038:1038) (1075:1075:1075))
        (PORT d[5] (1038:1038:1038) (1075:1075:1075))
        (PORT d[6] (1038:1038:1038) (1075:1075:1075))
        (PORT d[7] (1038:1038:1038) (1075:1075:1075))
        (PORT d[8] (1038:1038:1038) (1075:1075:1075))
        (PORT d[9] (1038:1038:1038) (1075:1075:1075))
        (PORT d[10] (1038:1038:1038) (1075:1075:1075))
        (PORT d[11] (1038:1038:1038) (1075:1075:1075))
        (PORT d[12] (1038:1038:1038) (1075:1075:1075))
        (PORT d[13] (1038:1038:1038) (1075:1075:1075))
        (PORT d[14] (1038:1038:1038) (1075:1075:1075))
        (PORT d[15] (1038:1038:1038) (1075:1075:1075))
        (PORT d[16] (1038:1038:1038) (1075:1075:1075))
        (PORT d[17] (1038:1038:1038) (1075:1075:1075))
        (PORT clk (1646:1646:1646) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (910:910:910) (948:948:948))
        (PORT d[1] (906:906:906) (944:944:944))
        (PORT d[2] (1124:1124:1124) (1138:1138:1138))
        (PORT d[3] (940:940:940) (971:971:971))
        (PORT d[4] (1123:1123:1123) (1144:1144:1144))
        (PORT clk (1645:1645:1645) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1280:1280:1280))
        (PORT clk (1645:1645:1645) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2969:2969:2969) (2998:2998:2998))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a0\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1639:1639:1639))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1527:1527:1527) (1544:1544:1544))
        (PORT datad (793:793:793) (775:775:775))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[11\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1370:1370:1370))
        (PORT datab (472:472:472) (534:534:534))
        (PORT datad (1248:1248:1248) (1290:1290:1290))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT asdata (1098:1098:1098) (1084:1084:1084))
        (PORT ena (1537:1537:1537) (1483:1483:1483))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (814:814:814) (805:805:805))
        (PORT datad (600:600:600) (608:608:608))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[26\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1759:1759:1759) (1768:1768:1768))
        (PORT datab (245:245:245) (317:317:317))
        (PORT datad (740:740:740) (729:729:729))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT asdata (908:908:908) (895:895:895))
        (PORT ena (1577:1577:1577) (1522:1522:1522))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (625:625:625) (615:615:615))
        (PORT datad (1014:1014:1014) (997:997:997))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT asdata (674:674:674) (678:678:678))
        (PORT ena (1577:1577:1577) (1522:1522:1522))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (406:406:406))
        (PORT datad (1020:1020:1020) (998:998:998))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT asdata (815:815:815) (798:798:798))
        (PORT ena (1577:1577:1577) (1522:1522:1522))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (521:521:521))
        (PORT datad (1020:1020:1020) (998:998:998))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT asdata (837:837:837) (821:821:821))
        (PORT ena (1577:1577:1577) (1522:1522:1522))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (553:553:553) (541:541:541))
        (PORT datad (1020:1020:1020) (1003:1003:1003))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT asdata (1178:1178:1178) (1180:1180:1180))
        (PORT ena (1577:1577:1577) (1522:1522:1522))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (894:894:894) (900:900:900))
        (PORT datad (1018:1018:1018) (1005:1005:1005))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT asdata (841:841:841) (820:820:820))
        (PORT ena (1577:1577:1577) (1522:1522:1522))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (543:543:543))
        (PORT datad (1019:1019:1019) (999:999:999))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT asdata (1456:1456:1456) (1453:1453:1453))
        (PORT ena (1577:1577:1577) (1522:1522:1522))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1182:1182:1182))
        (PORT datad (1021:1021:1021) (999:999:999))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (827:827:827) (799:799:799))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (785:785:785))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (796:796:796) (770:770:770))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (786:786:786))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (799:799:799))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (806:806:806))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (823:823:823) (798:798:798))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (773:773:773))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1193:1193:1193))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (779:779:779) (765:765:765))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (557:557:557) (543:543:543))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal3\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (250:250:250))
        (PORT datab (206:206:206) (242:242:242))
        (PORT datac (180:180:180) (213:213:213))
        (PORT datad (186:186:186) (210:210:210))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (241:241:241))
        (PORT datab (203:203:203) (238:238:238))
        (PORT datac (177:177:177) (209:209:209))
        (PORT datad (180:180:180) (203:203:203))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (252:252:252))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (162:162:162) (196:196:196))
        (PORT datad (185:185:185) (209:209:209))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (541:541:541))
        (PORT datab (397:397:397) (425:425:425))
        (PORT datac (779:779:779) (761:761:761))
        (PORT datad (529:529:529) (526:526:526))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (603:603:603) (601:601:601))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (593:593:593) (597:597:597))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (595:595:595) (584:584:584))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (629:629:629))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (607:607:607))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (607:607:607))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (607:607:607) (620:620:620))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (642:642:642))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1147:1147:1147) (1176:1176:1176))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (621:621:621))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (520:520:520))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (251:251:251))
        (PORT datab (207:207:207) (244:244:244))
        (PORT datac (182:182:182) (216:216:216))
        (PORT datad (184:184:184) (207:207:207))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (211:211:211) (253:253:253))
        (PORT datab (183:183:183) (216:216:216))
        (PORT datac (162:162:162) (195:195:195))
        (PORT datad (185:185:185) (209:209:209))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (723:723:723))
        (PORT datab (392:392:392) (422:422:422))
        (PORT datac (527:527:527) (525:525:525))
        (PORT datad (798:798:798) (792:792:792))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[10\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (230:230:230))
        (PORT datab (473:473:473) (534:534:534))
        (PORT datac (1208:1208:1208) (1242:1242:1242))
        (PORT datad (166:166:166) (193:193:193))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[10\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1280:1280:1280))
        (PORT datab (322:322:322) (331:331:331))
        (PORT datad (1247:1247:1247) (1289:1289:1289))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (189:189:189) (224:224:224))
        (PORT datad (165:165:165) (190:190:190))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[26\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1140:1140:1140) (1261:1261:1261))
        (PORT datad (882:882:882) (913:913:913))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[10\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (981:981:981))
        (PORT datab (194:194:194) (236:236:236))
        (PORT datac (1119:1119:1119) (1138:1138:1138))
        (PORT datad (321:321:321) (323:323:323))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[10\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (988:988:988))
        (PORT datab (192:192:192) (233:233:233))
        (PORT datac (560:560:560) (554:554:554))
        (PORT datad (655:655:655) (704:704:704))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (467:467:467) (493:493:493))
        (PORT sload (1894:1894:1894) (1923:1923:1923))
        (PORT ena (1290:1290:1290) (1309:1309:1309))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[25\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (983:983:983))
        (PORT datab (194:194:194) (236:236:236))
        (PORT datac (1119:1119:1119) (1140:1140:1140))
        (PORT datad (320:320:320) (326:326:326))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[25\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1540:1540:1540))
        (PORT datab (755:755:755) (824:824:824))
        (PORT datad (555:555:555) (552:552:552))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (882:882:882) (902:902:902))
        (PORT sload (1343:1343:1343) (1457:1457:1457))
        (PORT ena (1355:1355:1355) (1315:1315:1315))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (795:795:795) (804:804:804))
        (PORT d[1] (918:918:918) (925:925:925))
        (PORT d[2] (911:911:911) (927:927:927))
        (PORT d[3] (929:929:929) (943:943:943))
        (PORT d[4] (836:836:836) (849:849:849))
        (PORT d[5] (804:804:804) (809:809:809))
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (906:906:906) (930:930:930))
        (PORT d[1] (1368:1368:1368) (1366:1366:1366))
        (PORT d[2] (945:945:945) (975:975:975))
        (PORT d[3] (947:947:947) (976:976:976))
        (PORT d[4] (933:933:933) (959:959:959))
        (PORT clk (1640:1640:1640) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1133:1133:1133))
        (PORT clk (1640:1640:1640) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1115:1115:1115) (1069:1069:1069))
        (PORT clk (1640:1640:1640) (1668:1668:1668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (2993:2993:2993))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (2150:2150:2150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1671:1671:1671))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1634:1634:1634))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (985:985:985) (1020:1020:1020))
        (PORT d[1] (985:985:985) (1020:1020:1020))
        (PORT d[2] (985:985:985) (1020:1020:1020))
        (PORT d[3] (985:985:985) (1020:1020:1020))
        (PORT d[4] (985:985:985) (1019:1019:1019))
        (PORT d[5] (985:985:985) (1019:1019:1019))
        (PORT clk (1643:1643:1643) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (909:909:909) (947:947:947))
        (PORT d[1] (951:951:951) (991:991:991))
        (PORT d[2] (1156:1156:1156) (1183:1183:1183))
        (PORT d[3] (940:940:940) (973:973:973))
        (PORT d[4] (1348:1348:1348) (1349:1349:1349))
        (PORT clk (1642:1642:1642) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.re_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1276:1276:1276))
        (PORT clk (1642:1642:1642) (1670:1670:1670))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2966:2966:2966) (2995:2995:2995))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1673:1673:1673))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\u_ram1_submarine\|altsyncram_component\|auto_generated\|ram_block1a10\\.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1608:1608:1608) (1636:1636:1636))
        (IOPATH (posedge clk) q (268:268:268) (268:268:268))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (42:42:42))
      (HOLD d (posedge clk) (142:142:142))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[20\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1655:1655:1655))
        (PORT datab (875:875:875) (923:923:923))
        (PORT datad (798:798:798) (768:768:768))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[8\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (296:296:296))
        (PORT datab (638:638:638) (641:641:641))
        (PORT datad (790:790:790) (776:776:776))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[8\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (833:833:833))
        (PORT datab (394:394:394) (425:425:425))
        (PORT datac (779:779:779) (764:764:764))
        (PORT datad (542:542:542) (543:543:543))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[8\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (837:837:837))
        (PORT datac (640:640:640) (660:660:660))
        (PORT datad (491:491:491) (480:480:480))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (645:645:645))
        (PORT datab (185:185:185) (218:218:218))
        (PORT datac (540:540:540) (527:527:527))
        (PORT datad (691:691:691) (660:660:660))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (218:218:218))
        (PORT datab (569:569:569) (555:555:555))
        (PORT datac (300:300:300) (312:312:312))
        (PORT datad (788:788:788) (769:769:769))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[9\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1539:1539:1539))
        (PORT datab (755:755:755) (821:821:821))
        (PORT datad (556:556:556) (554:554:554))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (909:909:909) (895:895:895))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (508:508:508) (571:571:571))
        (PORT sload (1272:1272:1272) (1382:1382:1382))
        (PORT ena (739:739:739) (742:742:742))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (1813:1813:1813))
        (PORT datac (767:767:767) (733:733:733))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (588:588:588) (588:588:588))
        (PORT datab (318:318:318) (322:322:322))
        (PORT datac (325:325:325) (328:328:328))
        (PORT datad (212:212:212) (245:245:245))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (640:640:640) (661:661:661))
        (PORT datad (791:791:791) (765:765:765))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1077:1077:1077) (1044:1044:1044))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (299:299:299))
        (PORT datab (1568:1568:1568) (1573:1573:1573))
        (PORT datac (766:766:766) (733:733:733))
        (PORT datad (719:719:719) (796:796:796))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1100:1100:1100) (1076:1076:1076))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT asdata (1129:1129:1129) (1104:1104:1104))
        (PORT ena (1577:1577:1577) (1522:1522:1522))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (845:845:845) (824:824:824))
        (PORT datad (1020:1020:1020) (999:999:999))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (853:853:853) (819:819:819))
        (PORT datac (1778:1778:1778) (1779:1779:1779))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (341:341:341))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (639:639:639) (662:662:662))
        (PORT datad (210:210:210) (243:243:243))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (329:329:329))
        (PORT datab (309:309:309) (324:324:324))
        (PORT datac (786:786:786) (760:760:760))
        (PORT datad (212:212:212) (245:245:245))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1077:1077:1077) (1044:1044:1044))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (299:299:299))
        (PORT datab (855:855:855) (823:823:823))
        (PORT datac (1774:1774:1774) (1772:1772:1772))
        (PORT datad (721:721:721) (797:797:797))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1100:1100:1100) (1076:1076:1076))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT asdata (1173:1173:1173) (1147:1147:1147))
        (PORT ena (1577:1577:1577) (1522:1522:1522))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (870:870:870))
        (PORT datad (1015:1015:1015) (997:997:997))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (354:354:354))
        (PORT datab (670:670:670) (687:687:687))
        (PORT datac (503:503:503) (481:481:481))
        (PORT datad (210:210:210) (239:239:239))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1721:1721:1721) (1733:1733:1733))
        (PORT datad (757:757:757) (749:749:749))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (810:810:810) (798:798:798))
        (PORT datac (640:640:640) (660:660:660))
        (PORT datad (614:614:614) (617:617:617))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1077:1077:1077) (1044:1044:1044))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (840:840:840))
        (PORT datab (224:224:224) (294:294:294))
        (PORT datac (1775:1775:1775) (1773:1773:1773))
        (PORT datad (772:772:772) (741:741:741))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1100:1100:1100) (1076:1076:1076))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[10\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1761:1761:1761) (1770:1770:1770))
        (PORT datab (246:246:246) (319:319:319))
        (PORT datad (767:767:767) (760:760:760))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1066:1066:1066) (1127:1127:1127))
        (PORT sload (1343:1343:1343) (1457:1457:1457))
        (PORT ena (1355:1355:1355) (1315:1315:1315))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT asdata (1322:1322:1322) (1272:1272:1272))
        (PORT ena (1537:1537:1537) (1483:1483:1483))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1040:1040:1040) (993:993:993))
        (PORT datad (600:600:600) (602:602:602))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add2\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (485:485:485) (467:467:467))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add1\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (483:483:483) (462:462:462))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (750:750:750))
        (PORT datab (398:398:398) (425:425:425))
        (PORT datac (533:533:533) (535:535:535))
        (PORT datad (796:796:796) (792:792:792))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\[11\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (541:541:541))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (528:528:528) (526:526:526))
        (PORT datad (331:331:331) (339:339:339))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1290:1290:1290) (1309:1309:1309))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (821:821:821))
        (PORT datab (1816:1816:1816) (1810:1810:1810))
        (PORT datac (907:907:907) (944:944:944))
        (PORT datad (593:593:593) (585:585:585))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1106:1106:1106) (1086:1086:1086))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[25\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1122:1122:1122))
        (PORT datab (389:389:389) (382:382:382))
        (PORT datad (1776:1776:1776) (1769:1769:1769))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (570:570:570))
        (PORT datab (914:914:914) (920:920:920))
        (PORT datac (621:621:621) (631:631:631))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (616:616:616))
        (PORT datab (545:545:545) (541:541:541))
        (PORT datac (621:621:621) (631:631:631))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1319:1319:1319) (1266:1266:1266))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (506:506:506) (568:568:568))
        (PORT sload (1458:1458:1458) (1526:1526:1526))
        (PORT ena (1106:1106:1106) (1086:1086:1086))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT asdata (667:667:667) (669:669:669))
        (PORT ena (1577:1577:1577) (1522:1522:1522))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (397:397:397))
        (PORT datad (1019:1019:1019) (999:999:999))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (615:615:615))
        (PORT datac (1773:1773:1773) (1771:1771:1771))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (222:222:222))
        (PORT datab (669:669:669) (686:686:686))
        (PORT datac (294:294:294) (301:301:301))
        (PORT datad (210:210:210) (240:240:240))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1213:1213:1213))
        (PORT datab (311:311:311) (328:328:328))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (211:211:211) (240:240:240))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1077:1077:1077) (1044:1044:1044))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (838:838:838))
        (PORT datab (224:224:224) (293:293:293))
        (PORT datac (597:597:597) (585:585:585))
        (PORT datad (1528:1528:1528) (1536:1536:1536))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1100:1100:1100) (1076:1076:1076))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[23\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1119:1119:1119))
        (PORT datab (631:631:631) (624:624:624))
        (PORT datad (1771:1771:1771) (1766:1766:1766))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (513:513:513))
        (PORT datab (913:913:913) (927:927:927))
        (PORT datac (619:619:619) (636:636:636))
        (PORT datad (287:287:287) (294:294:294))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (217:217:217))
        (PORT datab (918:918:918) (921:921:921))
        (PORT datac (157:157:157) (189:189:189))
        (PORT datad (591:591:591) (588:588:588))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1319:1319:1319) (1266:1266:1266))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (508:508:508) (571:571:571))
        (PORT sload (1458:1458:1458) (1526:1526:1526))
        (PORT ena (1106:1106:1106) (1086:1086:1086))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[22\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1124:1124:1124))
        (PORT datab (1811:1811:1811) (1804:1804:1804))
        (PORT datad (576:576:576) (564:564:564))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (552:552:552))
        (PORT datab (918:918:918) (926:926:926))
        (PORT datac (620:620:620) (630:630:630))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (487:487:487))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (620:620:620) (635:635:635))
        (PORT datad (603:603:603) (604:604:604))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1319:1319:1319) (1266:1266:1266))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (506:506:506) (569:569:569))
        (PORT sload (1458:1458:1458) (1526:1526:1526))
        (PORT ena (1106:1106:1106) (1086:1086:1086))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[21\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1125:1125:1125))
        (PORT datab (1811:1811:1811) (1804:1804:1804))
        (PORT datad (619:619:619) (619:619:619))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (534:534:534))
        (PORT datab (915:915:915) (923:923:923))
        (PORT datac (620:620:620) (635:635:635))
        (PORT datad (297:297:297) (290:290:290))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1453:1453:1453))
        (PORT datab (183:183:183) (215:215:215))
        (PORT datac (293:293:293) (296:296:296))
        (PORT datad (590:590:590) (587:587:587))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1319:1319:1319) (1266:1266:1266))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (507:507:507) (570:570:570))
        (PORT sload (1458:1458:1458) (1526:1526:1526))
        (PORT ena (1106:1106:1106) (1086:1086:1086))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[19\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1108:1108:1108) (1125:1125:1125))
        (PORT datab (837:837:837) (805:805:805))
        (PORT datad (1772:1772:1772) (1770:1770:1770))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (507:507:507))
        (PORT datab (915:915:915) (921:921:921))
        (PORT datac (621:621:621) (637:637:637))
        (PORT datad (307:307:307) (314:314:314))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_data_sub\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (915:915:915) (921:921:921))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (157:157:157) (178:178:178))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_data_sub\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1319:1319:1319) (1266:1266:1266))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (507:507:507) (569:569:569))
        (PORT sload (1458:1458:1458) (1526:1526:1526))
        (PORT ena (1106:1106:1106) (1086:1086:1086))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1624:1624:1624) (1649:1649:1649))
        (PORT datad (1282:1282:1282) (1260:1260:1260))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1676:1676:1676) (1756:1756:1756))
        (PORT datab (642:642:642) (664:664:664))
        (PORT datac (573:573:573) (592:592:592))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1365:1365:1365))
        (PORT asdata (641:641:641) (648:648:648))
        (PORT ena (1577:1577:1577) (1522:1522:1522))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1296:1296:1296))
        (PORT datab (588:588:588) (608:608:608))
        (PORT datac (981:981:981) (1004:1004:1004))
        (PORT datad (1088:1088:1088) (1097:1097:1097))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1370:1370:1370) (1354:1354:1354))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (869:869:869))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (524:524:524))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (455:455:455))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (516:516:516))
        (PORT datac (372:372:372) (415:415:415))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (623:623:623))
        (PORT datab (755:755:755) (821:821:821))
        (PORT datac (1589:1589:1589) (1619:1619:1619))
        (PORT datad (1284:1284:1284) (1260:1260:1260))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (739:739:739) (742:742:742))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1527:1527:1527) (1540:1540:1540))
        (PORT datad (801:801:801) (789:789:789))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT asdata (1124:1124:1124) (1104:1104:1104))
        (PORT ena (1537:1537:1537) (1483:1483:1483))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (242:242:242))
        (PORT datab (230:230:230) (282:282:282))
        (PORT datad (212:212:212) (249:249:249))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1249:1249:1249))
        (PORT datab (1227:1227:1227) (1247:1247:1247))
        (PORT datac (787:787:787) (838:838:838))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1370:1370:1370) (1354:1354:1354))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (511:511:511) (493:493:493))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1345:1345:1345) (1314:1314:1314))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (490:490:490))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (493:493:493))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (503:503:503))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (700:700:700))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (710:710:710))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (442:442:442))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (436:436:436))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (434:434:434))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (531:531:531))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (422:422:422) (483:483:483))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (564:564:564) (571:571:571))
        (PORT datac (489:489:489) (471:471:471))
        (PORT datad (218:218:218) (276:276:276))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1676:1676:1676) (1735:1735:1735))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (161:161:161) (194:194:194))
        (PORT datad (853:853:853) (862:862:862))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1373:1373:1373))
        (PORT asdata (1308:1308:1308) (1257:1257:1257))
        (PORT ena (1340:1340:1340) (1311:1311:1311))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (1297:1297:1297) (1330:1330:1330))
        (PORT datac (780:780:780) (769:769:769))
        (PORT datad (587:587:587) (611:611:611))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1348:1348:1348) (1325:1325:1325))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (702:702:702))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (599:599:599) (634:634:634))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (560:560:560))
        (PORT datac (566:566:566) (601:601:601))
        (PORT datad (306:306:306) (310:310:310))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (565:565:565) (575:575:575))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (218:218:218) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT asdata (1063:1063:1063) (1031:1031:1031))
        (PORT ena (1537:1537:1537) (1483:1483:1483))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (287:287:287))
        (PORT datab (229:229:229) (281:281:281))
        (PORT datad (764:764:764) (760:760:760))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1676:1676:1676) (1735:1735:1735))
        (PORT datab (201:201:201) (234:234:234))
        (PORT datac (797:797:797) (798:798:798))
        (PORT datad (798:798:798) (777:777:777))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1348:1348:1348) (1325:1325:1325))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (628:628:628) (669:669:669))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (633:633:633))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (591:591:591) (628:628:628))
        (PORT datac (525:525:525) (536:536:536))
        (PORT datad (523:523:523) (511:511:511))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (218:218:218))
        (PORT datab (567:567:567) (574:574:574))
        (PORT datad (216:216:216) (273:273:273))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1738:1738:1738))
        (PORT datab (1296:1296:1296) (1333:1333:1333))
        (PORT datac (164:164:164) (198:198:198))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (948:948:948))
        (PORT datab (1297:1297:1297) (1331:1331:1331))
        (PORT datac (813:813:813) (776:776:776))
        (PORT datad (160:160:160) (182:182:182))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1348:1348:1348) (1325:1325:1325))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (625:625:625) (659:659:659))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (429:429:429) (460:460:460))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (889:889:889))
        (PORT datab (956:956:956) (991:991:991))
        (PORT datad (775:775:775) (758:758:758))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (564:564:564) (572:572:572))
        (PORT datac (233:233:233) (301:301:301))
        (PORT datad (723:723:723) (691:691:691))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT asdata (1525:1525:1525) (1451:1451:1451))
        (PORT ena (1537:1537:1537) (1483:1483:1483))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (288:288:288))
        (PORT datab (231:231:231) (282:282:282))
        (PORT datad (971:971:971) (960:960:960))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1680:1680:1680) (1739:1739:1739))
        (PORT datab (202:202:202) (235:235:235))
        (PORT datac (1008:1008:1008) (1008:1008:1008))
        (PORT datad (786:786:786) (767:767:767))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1348:1348:1348) (1325:1325:1325))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (639:639:639) (666:666:666))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add4\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (418:418:418) (453:453:453))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (905:905:905))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (498:498:498))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (820:820:820) (836:836:836))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (796:796:796) (796:796:796))
        (PORT datac (804:804:804) (800:800:800))
        (PORT datad (832:832:832) (850:850:850))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (222:222:222))
        (PORT datac (593:593:593) (609:609:609))
        (PORT datad (796:796:796) (800:800:800))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (624:624:624) (623:623:623))
        (PORT sload (1272:1272:1272) (1382:1382:1382))
        (PORT ena (739:739:739) (742:742:742))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (792:792:792) (770:770:770))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1345:1345:1345) (1314:1314:1314))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1676:1676:1676) (1759:1759:1759))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (617:617:617) (640:640:640))
        (PORT datad (179:179:179) (201:201:201))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (301:301:301))
        (PORT datab (834:834:834) (810:810:810))
        (PORT datac (476:476:476) (461:461:461))
        (PORT datad (610:610:610) (620:620:620))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1357:1357:1357) (1332:1332:1332))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (500:500:500))
        (PORT datab (434:434:434) (491:491:491))
        (PORT datac (403:403:403) (460:460:460))
        (PORT datad (421:421:421) (468:468:468))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (695:695:695))
        (PORT datab (628:628:628) (667:667:667))
        (PORT datac (596:596:596) (632:632:632))
        (PORT datad (606:606:606) (642:642:642))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Equal5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (876:876:876))
        (PORT datab (187:187:187) (222:222:222))
        (PORT datac (835:835:835) (876:876:876))
        (PORT datad (158:158:158) (179:179:179))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1562:1562:1562))
        (PORT datab (254:254:254) (331:331:331))
        (PORT datac (440:440:440) (498:498:498))
        (PORT datad (532:532:532) (523:523:523))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (785:785:785))
        (PORT datab (757:757:757) (756:756:756))
        (PORT datad (831:831:831) (853:853:853))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (660:660:660) (691:691:691))
        (PORT datac (595:595:595) (607:607:607))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1676:1676:1676) (1755:1755:1755))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (616:616:616) (638:638:638))
        (PORT datad (178:178:178) (200:200:200))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (1039:1039:1039))
        (PORT datab (225:225:225) (294:294:294))
        (PORT datac (576:576:576) (569:569:569))
        (PORT datad (778:778:778) (741:741:741))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1107:1107:1107) (1106:1106:1106))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (499:499:499))
        (PORT datac (836:836:836) (877:877:877))
        (PORT datad (820:820:820) (833:833:833))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (697:697:697))
        (PORT datab (627:627:627) (667:667:667))
        (PORT datac (597:597:597) (632:632:632))
        (PORT datad (605:605:605) (643:643:643))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (184:184:184) (218:218:218))
        (PORT datac (163:163:163) (199:199:199))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (516:516:516))
        (PORT datab (255:255:255) (332:332:332))
        (PORT datac (441:441:441) (499:499:499))
        (PORT datad (1514:1514:1514) (1526:1526:1526))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (572:572:572) (559:559:559))
        (PORT datac (157:157:157) (188:188:188))
        (PORT datad (228:228:228) (295:295:295))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT asdata (1305:1305:1305) (1241:1241:1241))
        (PORT ena (1537:1537:1537) (1483:1483:1483))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (745:745:745))
        (PORT datab (230:230:230) (281:281:281))
        (PORT datad (212:212:212) (249:249:249))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (239:239:239))
        (PORT datab (779:779:779) (810:810:810))
        (PORT datac (790:790:790) (844:844:844))
        (PORT datad (1133:1133:1133) (1145:1145:1145))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1370:1370:1370) (1354:1354:1354))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (339:339:339))
        (PORT datac (346:346:346) (365:365:365))
        (PORT datad (510:510:510) (499:499:499))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[8\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (258:258:258) (328:328:328))
        (PORT datad (196:196:196) (226:226:226))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1045:1045:1045) (1075:1075:1075))
        (PORT sload (1478:1478:1478) (1431:1431:1431))
        (PORT ena (1178:1178:1178) (1176:1176:1176))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[7\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1643:1643:1643))
        (PORT datab (869:869:869) (915:915:915))
        (PORT datad (761:761:761) (726:726:726))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (632:632:632) (633:633:633))
        (PORT sload (1272:1272:1272) (1382:1382:1382))
        (PORT ena (739:739:739) (742:742:742))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[6\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1317:1317:1317))
        (PORT datab (888:888:888) (951:951:951))
        (PORT datad (784:784:784) (765:765:765))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (626:626:626) (623:623:623))
        (PORT sload (1461:1461:1461) (1551:1551:1551))
        (PORT ena (1334:1334:1334) (1307:1307:1307))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1313:1313:1313))
        (PORT datab (842:842:842) (805:805:805))
        (PORT datad (859:859:859) (916:916:916))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (474:474:474) (503:503:503))
        (PORT sload (1461:1461:1461) (1551:1551:1551))
        (PORT ena (1334:1334:1334) (1307:1307:1307))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[4\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1316:1316:1316))
        (PORT datab (885:885:885) (950:950:950))
        (PORT datad (793:793:793) (773:773:773))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (621:621:621) (619:619:619))
        (PORT sload (1461:1461:1461) (1551:1551:1551))
        (PORT ena (1334:1334:1334) (1307:1307:1307))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[3\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (800:800:800))
        (PORT datab (1283:1283:1283) (1290:1290:1290))
        (PORT datad (860:860:860) (912:912:912))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (473:473:473) (502:502:502))
        (PORT sload (1461:1461:1461) (1551:1551:1551))
        (PORT ena (1334:1334:1334) (1307:1307:1307))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1530:1530:1530) (1545:1545:1545))
        (PORT datad (754:754:754) (722:722:722))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT asdata (1054:1054:1054) (1011:1011:1011))
        (PORT ena (1537:1537:1537) (1483:1483:1483))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (292:292:292))
        (PORT datab (202:202:202) (236:236:236))
        (PORT datad (209:209:209) (251:251:251))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (874:874:874))
        (PORT datab (1022:1022:1022) (978:978:978))
        (PORT datac (832:832:832) (825:825:825))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1370:1370:1370) (1354:1354:1354))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (528:528:528))
        (PORT datac (511:511:511) (494:494:494))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (336:336:336))
        (PORT datab (222:222:222) (263:263:263))
        (PORT datad (300:300:300) (299:299:299))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1266:1266:1266) (1275:1275:1275))
        (PORT sload (1478:1478:1478) (1431:1431:1431))
        (PORT ena (1178:1178:1178) (1176:1176:1176))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1373:1373:1373))
        (PORT asdata (1297:1297:1297) (1243:1243:1243))
        (PORT ena (1340:1340:1340) (1311:1311:1311))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1587:1587:1587) (1587:1587:1587))
        (PORT datac (991:991:991) (941:941:941))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (872:872:872))
        (PORT datab (593:593:593) (586:586:586))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (792:792:792) (834:834:834))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (877:877:877))
        (PORT datab (612:612:612) (633:633:633))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (1377:1377:1377) (1349:1349:1349))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1370:1370:1370) (1354:1354:1354))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (524:524:524))
        (PORT datac (158:158:158) (190:190:190))
        (PORT datad (423:423:423) (485:485:485))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (363:363:363))
        (PORT datab (258:258:258) (328:328:328))
        (PORT datad (195:195:195) (227:227:227))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (875:875:875) (860:860:860))
        (PORT sload (1478:1478:1478) (1431:1431:1431))
        (PORT ena (1178:1178:1178) (1176:1176:1176))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1574:1574:1574))
        (PORT datac (776:776:776) (751:751:751))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|tmp_read_data_sub\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT asdata (1087:1087:1087) (1058:1058:1058))
        (PORT ena (1537:1537:1537) (1483:1483:1483))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (239:239:239))
        (PORT datab (235:235:235) (287:287:287))
        (PORT datad (213:213:213) (249:249:249))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_data_sub\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (878:878:878))
        (PORT datab (838:838:838) (861:861:861))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (947:947:947) (903:903:903))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_data_sub\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1370:1370:1370) (1354:1354:1354))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add5\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (337:337:337))
        (PORT datac (502:502:502) (493:493:493))
        (PORT datad (299:299:299) (300:300:300))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|data_a_sub\[0\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (318:318:318))
        (PORT datab (184:184:184) (218:218:218))
        (PORT datad (197:197:197) (226:226:226))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|data_a_sub\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1061:1061:1061) (1070:1070:1070))
        (PORT sload (1478:1478:1478) (1431:1431:1431))
        (PORT ena (1178:1178:1178) (1176:1176:1176))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\[9\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (594:594:594) (606:606:606))
        (PORT datad (786:786:786) (772:772:772))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1129:1129:1129) (1120:1120:1120))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (911:911:911))
        (PORT datab (1333:1333:1333) (1297:1297:1297))
        (PORT datad (789:789:789) (776:776:776))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (609:609:609))
        (PORT datab (812:812:812) (809:809:809))
        (PORT datac (609:609:609) (609:609:609))
        (PORT datad (171:171:171) (199:199:199))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (451:451:451))
        (PORT datac (391:391:391) (440:440:440))
        (PORT datad (630:630:630) (678:678:678))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (366:366:366))
        (PORT datab (274:274:274) (358:358:358))
        (PORT datac (471:471:471) (460:460:460))
        (PORT datad (176:176:176) (198:198:198))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (882:882:882))
        (PORT datac (566:566:566) (576:576:576))
        (PORT datad (809:809:809) (811:811:811))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (543:543:543))
        (PORT datab (680:680:680) (707:707:707))
        (PORT datac (601:601:601) (638:638:638))
        (PORT datad (400:400:400) (453:453:453))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (693:693:693))
        (PORT datab (364:364:364) (391:391:391))
        (PORT datac (600:600:600) (634:634:634))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (662:662:662))
        (PORT datab (640:640:640) (660:660:660))
        (PORT datac (605:605:605) (644:644:644))
        (PORT datad (641:641:641) (672:672:672))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[12\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (392:392:392))
        (PORT datab (225:225:225) (276:276:276))
        (PORT datac (201:201:201) (244:244:244))
        (PORT datad (204:204:204) (237:237:237))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (780:780:780))
        (PORT datab (345:345:345) (374:374:374))
        (PORT datac (348:348:348) (363:363:363))
        (PORT datad (349:349:349) (361:361:361))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[10\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (391:391:391))
        (PORT datab (224:224:224) (275:275:275))
        (PORT datac (201:201:201) (244:244:244))
        (PORT datad (204:204:204) (237:237:237))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[9\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (388:388:388))
        (PORT datab (223:223:223) (271:271:271))
        (PORT datac (197:197:197) (238:238:238))
        (PORT datad (199:199:199) (231:231:231))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[8\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (780:780:780))
        (PORT datab (345:345:345) (373:373:373))
        (PORT datac (348:348:348) (363:363:363))
        (PORT datad (349:349:349) (361:361:361))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[0\]\[12\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (569:569:569))
        (PORT datab (601:601:601) (606:606:606))
        (PORT datac (557:557:557) (565:565:565))
        (PORT datad (560:560:560) (557:557:557))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[7\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (388:388:388))
        (PORT datab (224:224:224) (272:272:272))
        (PORT datac (198:198:198) (238:238:238))
        (PORT datad (200:200:200) (232:232:232))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[0\]\[11\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (565:565:565))
        (PORT datab (600:600:600) (608:608:608))
        (PORT datac (556:556:556) (569:569:569))
        (PORT datad (558:558:558) (556:556:556))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[6\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (784:784:784))
        (PORT datab (346:346:346) (373:373:373))
        (PORT datac (349:349:349) (363:363:363))
        (PORT datad (350:350:350) (359:359:359))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[0\]\[10\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (563:563:563))
        (PORT datab (601:601:601) (607:607:607))
        (PORT datac (557:557:557) (568:568:568))
        (PORT datad (558:558:558) (556:556:556))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[0\]\[9\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (565:565:565))
        (PORT datab (599:599:599) (606:606:606))
        (PORT datac (557:557:557) (566:566:566))
        (PORT datad (557:557:557) (556:556:556))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[5\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (389:389:389))
        (PORT datab (224:224:224) (273:273:273))
        (PORT datac (198:198:198) (239:239:239))
        (PORT datad (200:200:200) (232:232:232))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[4\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (346:346:346) (374:374:374))
        (PORT datac (349:349:349) (363:363:363))
        (PORT datad (350:350:350) (360:360:360))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[0\]\[8\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (563:563:563))
        (PORT datab (600:600:600) (606:606:606))
        (PORT datac (558:558:558) (566:566:566))
        (PORT datad (557:557:557) (553:553:553))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[1\]\[3\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (350:350:350) (364:364:364))
        (PORT datad (322:322:322) (339:339:339))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[0\]\[7\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (563:563:563))
        (PORT datab (600:600:600) (605:605:605))
        (PORT datac (558:558:558) (566:566:566))
        (PORT datad (556:556:556) (552:552:552))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|romout\[0\]\[6\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (570:570:570))
        (PORT datab (599:599:599) (610:610:610))
        (PORT datac (556:556:556) (570:570:570))
        (PORT datad (559:559:559) (560:560:560))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (396:396:396))
        (PORT datab (549:549:549) (532:532:532))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (514:514:514) (495:495:495))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (331:331:331))
        (PORT datab (353:353:353) (354:354:354))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (337:337:337))
        (PORT datab (312:312:312) (329:329:329))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (352:352:352) (352:352:352))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (698:698:698))
        (PORT datab (322:322:322) (337:337:337))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (330:330:330))
        (PORT datab (351:351:351) (351:351:351))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (356:356:356))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (353:353:353))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (219:219:219))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (353:353:353))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (660:660:660))
        (PORT datab (565:565:565) (573:573:573))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (658:658:658))
        (PORT datab (613:613:613) (629:629:629))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (659:659:659))
        (PORT datab (587:587:587) (608:608:608))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (658:658:658))
        (PORT datab (618:618:618) (624:624:624))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (657:657:657))
        (PORT datab (594:594:594) (595:595:595))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (571:571:571) (589:589:589))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (656:656:656))
        (PORT datab (618:618:618) (627:627:627))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Mult0\|mult_core\|padder\|sub_par_add\|adder\[0\]\|auto_generated\|op_1\~14\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[0\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (594:594:594) (603:603:603))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[1\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (819:819:819) (811:811:811))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[2\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (377:377:377))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (345:345:345))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (366:366:366))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (346:346:346))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[6\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (361:361:361) (367:367:367))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[7\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (375:375:375))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[8\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (358:358:358) (365:365:365))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|left_boat\[9\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add17\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (235:235:235))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add17\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (235:235:235))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add17\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (233:233:233))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add17\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (239:239:239))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add17\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (234:234:234))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add17\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (241:241:241))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add17\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (235:235:235))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add17\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (239:239:239))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (833:833:833) (816:816:816))
        (PORT sload (1666:1666:1666) (1726:1726:1726))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1044:1044:1044) (995:995:995))
        (PORT sload (1666:1666:1666) (1726:1726:1726))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (838:838:838) (825:825:825))
        (PORT sload (1666:1666:1666) (1726:1726:1726))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1003:1003:1003) (968:968:968))
        (PORT sload (1666:1666:1666) (1726:1726:1726))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (820:820:820) (803:803:803))
        (PORT sload (1666:1666:1666) (1726:1726:1726))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (593:593:593) (601:601:601))
        (PORT sload (1666:1666:1666) (1726:1726:1726))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (837:837:837) (817:817:817))
        (PORT sload (1666:1666:1666) (1726:1726:1726))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (619:619:619) (620:620:620))
        (PORT sload (1666:1666:1666) (1726:1726:1726))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (1101:1101:1101) (1090:1090:1090))
        (PORT sload (1666:1666:1666) (1726:1726:1726))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|left_boat\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (PORT asdata (877:877:877) (883:883:883))
        (PORT sload (1666:1666:1666) (1726:1726:1726))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD sload (posedge clk) (144:144:144))
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (900:900:900))
        (PORT datab (611:611:611) (650:650:650))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (689:689:689))
        (PORT datab (891:891:891) (917:917:917))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (974:974:974))
        (PORT datab (1071:1071:1071) (1065:1065:1065))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1128:1128:1128))
        (PORT datab (651:651:651) (681:681:681))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (700:700:700))
        (PORT datab (917:917:917) (939:939:939))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (656:656:656))
        (PORT datab (868:868:868) (896:896:896))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1181:1181:1181))
        (PORT datab (640:640:640) (684:684:684))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (682:682:682))
        (PORT datab (924:924:924) (954:954:954))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (650:650:650))
        (PORT datab (942:942:942) (1002:1002:1002))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan6\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (689:689:689))
        (PORT datad (880:880:880) (911:911:911))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|right_boat\[4\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (663:663:663))
        (PORT datab (646:646:646) (675:675:675))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|right_boat\[5\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (650:650:650) (675:675:675))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|right_boat\[6\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (655:655:655))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|right_boat\[7\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (662:662:662) (688:688:688))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|right_boat\[8\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (630:630:630) (663:663:663))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|right_boat\[9\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (625:625:625) (656:656:656))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1351:1351:1351))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1351:1351:1351))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1351:1351:1351))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1351:1351:1351))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1351:1351:1351))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1351:1351:1351))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|right_boat\[3\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1348:1348:1348))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1351:1351:1351))
        (PORT asdata (896:896:896) (919:919:919))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1351:1351:1351))
        (PORT asdata (922:922:922) (942:942:942))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|right_boat\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1351:1351:1351))
        (PORT asdata (920:920:920) (946:946:946))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1122:1122:1122))
        (PORT datab (217:217:217) (285:285:285))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1589:1589:1589))
        (PORT datab (218:218:218) (286:286:286))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (406:406:406))
        (PORT datab (928:928:928) (969:969:969))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1091:1091:1091))
        (PORT datab (1050:1050:1050) (1110:1110:1110))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1142:1142:1142))
        (PORT datab (221:221:221) (288:288:288))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (946:946:946))
        (PORT datab (349:349:349) (401:401:401))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1147:1147:1147))
        (PORT datab (221:221:221) (290:290:290))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (294:294:294))
        (PORT datab (898:898:898) (921:921:921))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (590:590:590))
        (PORT datab (972:972:972) (1015:1015:1015))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan7\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (294:294:294))
        (PORT datad (1134:1134:1134) (1179:1179:1179))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (666:666:666))
        (PORT datab (798:798:798) (787:787:787))
        (PORT datac (659:659:659) (714:714:714))
        (PORT datad (733:733:733) (726:726:726))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (189:189:189) (224:224:224))
        (PORT datac (174:174:174) (204:204:204))
        (PORT datad (325:325:325) (339:339:339))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (884:884:884))
        (PORT datab (399:399:399) (457:457:457))
        (PORT datac (752:752:752) (804:804:804))
        (PORT datad (773:773:773) (827:827:827))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (855:855:855))
        (PORT datac (337:337:337) (353:353:353))
        (PORT datad (353:353:353) (374:374:374))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1090:1090:1090) (1047:1047:1047))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1287:1287:1287))
        (PORT datab (646:646:646) (652:652:652))
        (PORT datad (830:830:830) (841:841:841))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1368:1368:1368) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (940:940:940))
        (PORT datab (811:811:811) (788:788:788))
        (PORT datad (263:263:263) (314:314:314))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1368:1368:1368) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (899:899:899))
        (PORT datab (292:292:292) (357:357:357))
        (PORT datad (852:852:852) (906:906:906))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1368:1368:1368) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (952:952:952))
        (PORT datab (851:851:851) (849:849:849))
        (PORT datad (265:265:265) (318:318:318))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1368:1368:1368) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (949:949:949))
        (PORT datab (880:880:880) (863:863:863))
        (PORT datad (268:268:268) (317:317:317))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1368:1368:1368) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (956:956:956))
        (PORT datab (904:904:904) (897:897:897))
        (PORT datad (263:263:263) (314:314:314))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (180:180:180) (215:215:215))
        (PORT datad (183:183:183) (206:206:206))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (641:641:641))
        (PORT datab (337:337:337) (363:363:363))
        (PORT datac (534:534:534) (524:524:524))
        (PORT datad (561:561:561) (556:556:556))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1090:1090:1090) (1047:1047:1047))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1338:1338:1338) (1322:1322:1322))
        (PORT datab (188:188:188) (225:225:225))
        (PORT datad (830:830:830) (839:839:839))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add20\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (784:784:784))
        (PORT datab (791:791:791) (794:794:794))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add20\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (832:832:832))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add20\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (837:837:837))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add20\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (847:847:847) (821:821:821))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add20\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (882:882:882))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add20\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (742:742:742) (727:727:727))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1090:1090:1090) (1047:1047:1047))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1344:1344:1344))
        (PORT datab (648:648:648) (653:653:653))
        (PORT datad (831:831:831) (836:836:836))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1368:1368:1368) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (943:943:943))
        (PORT datab (858:858:858) (854:854:854))
        (PORT datad (263:263:263) (318:318:318))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1368:1368:1368) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (959:959:959))
        (PORT datab (868:868:868) (858:858:858))
        (PORT datad (260:260:260) (314:314:314))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (986:986:986))
        (PORT datab (816:816:816) (817:817:817))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (708:708:708))
        (PORT datab (769:769:769) (772:772:772))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (804:804:804))
        (PORT datab (658:658:658) (708:708:708))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (723:723:723))
        (PORT datab (794:794:794) (798:798:798))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (677:677:677))
        (PORT datab (182:182:182) (216:216:216))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (496:496:496))
        (PORT datab (182:182:182) (215:215:215))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1464:1464:1464))
        (PORT datab (182:182:182) (214:214:214))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datab (613:613:613) (663:663:663))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (724:724:724))
        (PORT datab (182:182:182) (215:215:215))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan17\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (661:661:661) (700:700:700))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1001:1001:1001))
        (PORT datab (1156:1156:1156) (1218:1218:1218))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1369:1369:1369))
        (PORT datab (937:937:937) (934:934:934))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (608:608:608))
        (PORT datab (1077:1077:1077) (1133:1133:1133))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (832:832:832) (816:816:816))
        (PORT datab (981:981:981) (1036:1036:1036))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1034:1034:1034))
        (PORT datab (1124:1124:1124) (1137:1137:1137))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1177:1177:1177))
        (PORT datab (1070:1070:1070) (1071:1071:1071))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1016:1016:1016))
        (PORT datab (1010:1010:1010) (1077:1077:1077))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1061:1061:1061))
        (PORT datab (1113:1113:1113) (1134:1134:1134))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1340:1340:1340))
        (PORT datab (920:920:920) (969:969:969))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan16\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (926:926:926) (950:950:950))
        (PORT datad (757:757:757) (749:749:749))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (371:371:371))
        (PORT datab (190:190:190) (227:227:227))
        (PORT datac (502:502:502) (493:493:493))
        (PORT datad (535:535:535) (534:534:534))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1368:1368:1368) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (941:941:941))
        (PORT datab (891:891:891) (892:892:892))
        (PORT datad (263:263:263) (315:315:315))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1368:1368:1368) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (808:808:808))
        (PORT datab (287:287:287) (353:353:353))
        (PORT datad (860:860:860) (910:910:910))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1368:1368:1368) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (958:958:958))
        (PORT datab (855:855:855) (835:835:835))
        (PORT datad (264:264:264) (315:315:315))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1368:1368:1368) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (946:946:946))
        (PORT datab (786:786:786) (776:776:776))
        (PORT datad (265:265:265) (317:317:317))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1368:1368:1368) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (807:807:807))
        (PORT datab (291:291:291) (350:350:350))
        (PORT datad (859:859:859) (912:912:912))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1368:1368:1368) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (948:948:948))
        (PORT datab (876:876:876) (860:860:860))
        (PORT datad (265:265:265) (317:317:317))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1090:1090:1090) (1047:1047:1047))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1032:1032:1032))
        (PORT datab (188:188:188) (225:225:225))
        (PORT datad (830:830:830) (836:836:836))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1380:1380:1380) (1374:1374:1374))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (760:760:760))
        (PORT datab (1017:1017:1017) (1004:1004:1004))
        (PORT datad (519:519:519) (511:511:511))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1368:1368:1368) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (958:958:958))
        (PORT datab (868:868:868) (871:871:871))
        (PORT datad (259:259:259) (314:314:314))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|first_row_sub\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1368:1368:1368) (1363:1363:1363))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|first_row_sub\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (960:960:960))
        (PORT datab (863:863:863) (867:867:867))
        (PORT datad (266:266:266) (314:314:314))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (854:854:854))
        (PORT datab (375:375:375) (374:374:374))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (1013:1013:1013))
        (PORT datab (328:328:328) (341:341:341))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (239:239:239))
        (PORT datab (956:956:956) (1009:1009:1009))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (760:760:760))
        (PORT datab (1102:1102:1102) (1151:1151:1151))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1162:1162:1162) (1209:1209:1209))
        (PORT datab (557:557:557) (541:541:541))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (974:974:974))
        (PORT datab (356:356:356) (358:358:358))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (357:357:357))
        (PORT datab (1054:1054:1054) (1112:1112:1112))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (350:350:350))
        (PORT datab (837:837:837) (869:869:869))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (518:518:518))
        (PORT datab (918:918:918) (964:964:964))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan13\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (367:367:367))
        (PORT datad (794:794:794) (819:819:819))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add19\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (643:643:643))
        (PORT datab (533:533:533) (513:513:513))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add19\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (551:551:551) (544:544:544))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add19\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (530:530:530))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add19\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (502:502:502))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add19\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (489:489:489))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|Add19\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (525:525:525) (514:514:514))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (691:691:691))
        (PORT datab (507:507:507) (503:503:503))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1111:1111:1111))
        (PORT datab (538:538:538) (541:541:541))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (380:380:380))
        (PORT datab (934:934:934) (989:989:989))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (640:640:640))
        (PORT datab (1047:1047:1047) (1098:1098:1098))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1159:1159:1159))
        (PORT datab (182:182:182) (213:213:213))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (220:220:220))
        (PORT datab (933:933:933) (969:969:969))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1134:1134:1134))
        (PORT datab (182:182:182) (215:215:215))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (883:883:883))
        (PORT datab (321:321:321) (335:335:335))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (712:712:712))
        (PORT datab (181:181:181) (214:214:214))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan14\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (219:219:219))
        (PORT datab (640:640:640) (697:697:697))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (617:617:617))
        (PORT datac (606:606:606) (610:610:610))
        (PORT datad (785:785:785) (773:773:773))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan12\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (599:599:599))
        (PORT datab (335:335:335) (362:362:362))
        (PORT datac (784:784:784) (771:771:771))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (415:415:415))
        (PORT datab (560:560:560) (573:573:573))
        (PORT datac (336:336:336) (355:355:355))
        (PORT datad (764:764:764) (811:811:811))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (827:827:827) (822:822:822))
        (PORT datac (550:550:550) (566:566:566))
        (PORT datad (166:166:166) (189:189:189))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (230:230:230))
        (PORT datab (180:180:180) (212:212:212))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (164:164:164) (186:186:186))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|second_row_sub\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1090:1090:1090) (1047:1047:1047))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|second_row_sub\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (880:880:880))
        (PORT datab (1259:1259:1259) (1230:1230:1230))
        (PORT datad (610:610:610) (614:614:614))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (886:886:886))
        (PORT datac (568:568:568) (574:574:574))
        (PORT datad (812:812:812) (809:809:809))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (417:417:417))
        (PORT datac (350:350:350) (362:362:362))
        (PORT datad (164:164:164) (189:189:189))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (353:353:353))
        (PORT datab (188:188:188) (225:225:225))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (324:324:324) (331:331:331))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|red_signal\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (803:803:803))
        (PORT datab (189:189:189) (224:224:224))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|red_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1309:1309:1309) (1326:1326:1326))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|out_red\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (308:308:308))
        (PORT datad (373:373:373) (423:423:423))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|out_red\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1342:1342:1342))
        (PORT d (2903:2903:2903) (2920:2920:2920))
        (IOPATH (posedge clk) q (524:524:524) (534:534:534))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (86:86:86))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan15\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (615:615:615))
        (PORT datac (607:607:607) (607:607:607))
        (PORT datad (782:782:782) (771:771:771))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|LessThan15\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (800:800:800))
        (PORT datab (338:338:338) (367:367:367))
        (PORT datac (158:158:158) (190:190:190))
        (PORT datad (567:567:567) (558:558:558))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|blue_signal\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (352:352:352))
        (PORT datab (355:355:355) (357:357:357))
        (PORT datac (163:163:163) (198:198:198))
        (PORT datad (535:535:535) (535:535:535))
        (IOPATH dataa combout (267:267:267) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|green_signal\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (885:885:885))
        (PORT datab (811:811:811) (863:863:863))
        (PORT datac (567:567:567) (577:577:577))
        (PORT datad (809:809:809) (812:812:812))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|green_signal\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (217:217:217))
        (PORT datac (1143:1143:1143) (1164:1164:1164))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|blue_signal\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (562:562:562) (569:569:569))
        (PORT datac (503:503:503) (494:494:494))
        (PORT datad (534:534:534) (533:533:533))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|blue_signal\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (599:599:599))
        (PORT datab (562:562:562) (574:574:574))
        (PORT datac (161:161:161) (194:194:194))
        (PORT datad (792:792:792) (791:791:791))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|green_signal\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (815:815:815))
        (PORT datab (412:412:412) (426:426:426))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (343:343:343) (355:355:355))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|green_signal\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (597:597:597))
        (PORT datab (559:559:559) (566:566:566))
        (PORT datac (175:175:175) (207:207:207))
        (PORT datad (789:789:789) (787:787:787))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|green_signal\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (884:884:884))
        (PORT datab (780:780:780) (832:832:832))
        (PORT datac (567:567:567) (572:572:572))
        (PORT datad (811:811:811) (807:807:807))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|green_signal\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (854:854:854))
        (PORT datab (182:182:182) (216:216:216))
        (PORT datac (161:161:161) (193:193:193))
        (PORT datad (325:325:325) (339:339:339))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|green_signal\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1195:1195:1195))
        (PORT datab (813:813:813) (859:859:859))
        (PORT datac (596:596:596) (606:606:606))
        (PORT datad (331:331:331) (342:342:342))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|green_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|out_green\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (289:289:289))
        (PORT datad (209:209:209) (273:273:273))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|out_green\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1340:1340:1340))
        (PORT d (2652:2652:2652) (2668:2668:2668))
        (IOPATH (posedge clk) q (524:524:524) (534:534:534))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (86:86:86))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|blue_signal\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (242:242:242))
        (PORT datab (811:811:811) (857:857:857))
        (PORT datac (1144:1144:1144) (1163:1163:1163))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|blue_signal\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (809:809:809))
        (PORT datab (412:412:412) (424:424:424))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (339:339:339) (351:351:351))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|blue_signal\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (745:745:745) (751:751:751))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|out_blue\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (288:288:288))
        (PORT datad (212:212:212) (276:276:276))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|out_blue\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1338:1338:1338))
        (PORT d (2386:2386:2386) (2494:2494:2494))
        (IOPATH (posedge clk) q (524:524:524) (534:534:534))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (86:86:86))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (772:772:772))
        (PORT datab (803:803:803) (806:806:806))
        (PORT datac (368:368:368) (429:429:429))
        (PORT datad (389:389:389) (431:431:431))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (734:734:734))
        (PORT datab (270:270:270) (347:347:347))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (556:556:556) (585:585:585))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\u_vga\|vga_gen\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (724:724:724))
        (PORT datab (586:586:586) (623:623:623))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (329:329:329) (336:336:336))
        (IOPATH dataa combout (267:267:267) (269:269:269))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|h_sync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|out_h_sync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1338:1338:1338))
        (PORT d (1882:1882:1882) (1983:1983:1983))
        (IOPATH (posedge clk) q (524:524:524) (534:534:534))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (86:86:86))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\u_vga\|out_v_sync\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1338:1338:1338))
        (PORT d (1801:1801:1801) (1937:1937:1937))
        (IOPATH (posedge clk) q (524:524:524) (534:534:534))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (77:77:77))
      (HOLD d (posedge clk) (86:86:86))
    )
  )
)
