Warning (10273): Verilog HDL warning at ALU16bit.v(84): extended using "x" or "z" File: C:/Computer_Architecture/Ramses/ALU16bit.v Line: 84
Warning (10268): Verilog HDL information at bank_register.v(67): always construct contains both blocking and non-blocking assignments File: C:/Computer_Architecture/Ramses/bank_register.v Line: 67
