Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Sep 27 09:21:19 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-433965634.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a35tcsg324-1
| Design State : Fully Placed
--------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------+--------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|                      Instance                      |                   Module                   | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------------------------------+--------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| top                                                |                                      (top) |       5637 |       5451 |     184 |    2 | 3991 |     33 |     32 |            3 |
|   (top)                                            |                                      (top) |       2325 |       2139 |     184 |    2 | 2385 |     26 |     27 |            0 |
|   mor1kx                                           |                                     mor1kx |       3312 |       3312 |       0 |    0 | 1606 |      7 |      5 |            3 |
|     mor1kx_cpu                                     |                                 mor1kx_cpu |       3312 |       3312 |       0 |    0 | 1606 |      7 |      5 |            3 |
|       (mor1kx_cpu)                                 |                                 mor1kx_cpu |          4 |          4 |       0 |    0 |    0 |      0 |      0 |            0 |
|       cappuccino.mor1kx_cpu                        |                      mor1kx_cpu_cappuccino |       3309 |       3309 |       0 |    0 | 1606 |      7 |      5 |            3 |
|         mor1kx_ctrl_cappuccino                     |                     mor1kx_ctrl_cappuccino |        203 |        203 |       0 |    0 |  308 |      0 |      0 |            0 |
|           (mor1kx_ctrl_cappuccino)                 |                     mor1kx_ctrl_cappuccino |        148 |        148 |       0 |    0 |  212 |      0 |      0 |            0 |
|           pic.mor1kx_pic                           |                                 mor1kx_pic |          4 |          4 |       0 |    0 |   32 |      0 |      0 |            0 |
|           tt.mor1kx_ticktimer                      |                           mor1kx_ticktimer |         51 |         51 |       0 |    0 |   64 |      0 |      0 |            0 |
|         mor1kx_decode_execute_cappuccino           |           mor1kx_decode_execute_cappuccino |        406 |        406 |       0 |    0 |  178 |      0 |      0 |            0 |
|         mor1kx_execute_alu                         |                         mor1kx_execute_alu |        136 |        136 |       0 |    0 |  156 |      0 |      0 |            3 |
|         mor1kx_execute_ctrl_cappuccino             |             mor1kx_execute_ctrl_cappuccino |        622 |        622 |       0 |    0 |  165 |      0 |      0 |            0 |
|         mor1kx_fetch_cappuccino                    |                    mor1kx_fetch_cappuccino |        482 |        482 |       0 |    0 |  252 |      3 |      1 |            0 |
|           (mor1kx_fetch_cappuccino)                |                    mor1kx_fetch_cappuccino |        172 |        172 |       0 |    0 |  174 |      0 |      0 |            0 |
|           icache_gen.mor1kx_icache                 |                              mor1kx_icache |        160 |        160 |       0 |    0 |   42 |      1 |      1 |            0 |
|             (icache_gen.mor1kx_icache)             |                              mor1kx_icache |         26 |         26 |       0 |    0 |   42 |      0 |      0 |            0 |
|             tag_ram                                |   mor1kx_simple_dpram_sclk__parameterized0 |         77 |         77 |       0 |    0 |    0 |      0 |      1 |            0 |
|             way_memories[0].way_data_ram           |                   mor1kx_simple_dpram_sclk |         57 |         57 |       0 |    0 |    0 |      1 |      0 |            0 |
|           immu_gen.mor1kx_immu                     |                                mor1kx_immu |        150 |        150 |       0 |    0 |   36 |      2 |      0 |            0 |
|             (immu_gen.mor1kx_immu)                 |                                mor1kx_immu |          4 |          4 |       0 |    0 |   36 |      0 |      0 |            0 |
|             itlb[0].itlb_match_regs                |                   mor1kx_true_dpram_sclk_2 |        113 |        113 |       0 |    0 |    0 |      1 |      0 |            0 |
|             itlb[0].itlb_translate_regs            |                   mor1kx_true_dpram_sclk_3 |         33 |         33 |       0 |    0 |    0 |      1 |      0 |            0 |
|         mor1kx_lsu_cappuccino                      |                      mor1kx_lsu_cappuccino |       1012 |       1012 |       0 |    0 |  280 |      4 |      2 |            0 |
|           (mor1kx_lsu_cappuccino)                  |                      mor1kx_lsu_cappuccino |        365 |        365 |       0 |    0 |  115 |      0 |      0 |            0 |
|           dcache_gen.mor1kx_dcache                 |                              mor1kx_dcache |        364 |        364 |       0 |    0 |   76 |      1 |      1 |            0 |
|             (dcache_gen.mor1kx_dcache)             |                              mor1kx_dcache |         25 |         25 |       0 |    0 |   43 |      0 |      0 |            0 |
|             tag_ram                                |   mor1kx_simple_dpram_sclk__parameterized3 |         86 |         86 |       0 |    0 |    0 |      0 |      1 |            0 |
|             way_memories[0].way_data_ram           |   mor1kx_simple_dpram_sclk__parameterized2 |        253 |        253 |       0 |    0 |   33 |      1 |      0 |            0 |
|           dmmu_gen.mor1kx_dmmu                     |                                mor1kx_dmmu |        194 |        194 |       0 |    0 |    3 |      2 |      0 |            0 |
|             (dmmu_gen.mor1kx_dmmu)                 |                                mor1kx_dmmu |          0 |          0 |       0 |    0 |    3 |      0 |      0 |            0 |
|             dtlb[0].dtlb_match_regs                |                     mor1kx_true_dpram_sclk |         58 |         58 |       0 |    0 |    0 |      1 |      0 |            0 |
|             dtlb[0].dtlb_translate_regs            |                   mor1kx_true_dpram_sclk_1 |        136 |        136 |       0 |    0 |    0 |      1 |      0 |            0 |
|           store_buffer_gen.mor1kx_store_buffer     |                        mor1kx_store_buffer |         89 |         89 |       0 |    0 |   86 |      1 |      1 |            0 |
|             (store_buffer_gen.mor1kx_store_buffer) |                        mor1kx_store_buffer |         19 |         19 |       0 |    0 |   18 |      0 |      0 |            0 |
|             fifo_ram                               |   mor1kx_simple_dpram_sclk__parameterized1 |         70 |         70 |       0 |    0 |   68 |      1 |      1 |            0 |
|         mor1kx_rf_cappuccino                       |                       mor1kx_rf_cappuccino |        434 |        434 |       0 |    0 |  235 |      0 |      2 |            0 |
|           (mor1kx_rf_cappuccino)                   |                       mor1kx_rf_cappuccino |        370 |        370 |       0 |    0 |  235 |      0 |      0 |            0 |
|           rfa                                      |   mor1kx_simple_dpram_sclk__parameterized4 |         32 |         32 |       0 |    0 |    0 |      0 |      1 |            0 |
|           rfb                                      | mor1kx_simple_dpram_sclk__parameterized4_0 |         32 |         32 |       0 |    0 |    0 |      0 |      1 |            0 |
|         mor1kx_wb_mux_cappuccino                   |                   mor1kx_wb_mux_cappuccino |         16 |         16 |       0 |    0 |   32 |      0 |      0 |            0 |
+----------------------------------------------------+--------------------------------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


