{"vcs1":{"timestamp_begin":1680272966.933640979, "rt":1.08, "ut":0.29, "st":0.21}}
{"vcselab":{"timestamp_begin":1680272968.089218283, "rt":0.96, "ut":0.32, "st":0.13}}
{"link":{"timestamp_begin":1680272969.110485939, "rt":0.60, "ut":0.11, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680272966.561787485}
{"VCS_COMP_START_TIME": 1680272966.561787485}
{"VCS_COMP_END_TIME": 1680272970.768199301}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 338292}}
{"stitch_vcselab": {"peak_mem": 238972}}
