Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: helloActParse.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "helloActParse.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "helloActParse"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : helloActParse
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/yash20/isefiles/CS226_OSPF/OSPF/helloActParse.vhd" into library work
Parsing entity <helloActParse>.
Parsing architecture <Behavioral> of entity <helloactparse>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <helloActParse> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/yash20/isefiles/CS226_OSPF/OSPF/helloActParse.vhd" Line 72: Using initial value "11" for numlsa since it is never assigned
WARNING:HDLCompiler:871 - "/home/yash20/isefiles/CS226_OSPF/OSPF/helloActParse.vhd" Line 106: Using initial value '1' for more_sig since it is never assigned
WARNING:HDLCompiler:1127 - "/home/yash20/isefiles/CS226_OSPF/OSPF/helloActParse.vhd" Line 155: Assignment to send ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/yash20/isefiles/CS226_OSPF/OSPF/helloActParse.vhd" Line 81: Net <dbd_packet[479]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <helloActParse>.
    Related source file is "/home/yash20/isefiles/CS226_OSPF/OSPF/helloActParse.vhd".
WARNING:Xst:653 - Signal <dbd_packet<479:0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 10-bit register for signal <curr_time>.
    Found 32-bit register for signal <old_neighbor>.
    Found 32-bit register for signal <router_id>.
    Found 32-bit register for signal <active_neighbor>.
    Found 2-bit register for signal <in_index>.
    Found 2-bit register for signal <ID_part>.
    Found 32-bit register for signal <neighbor_id>.
    Found 32-bit register for signal <temp_dbd_received>.
    Found 2-bit register for signal <p_dbd>.
    Found 1-bit register for signal <outval>.
    Found 8-bit register for signal <out1>.
    Found 7-bit register for signal <sending_length>.
    Found 3-bit register for signal <p_read>.
    Found 1-bit register for signal <init_sig>.
    Found 1-bit register for signal <master>.
    Found 3-bit register for signal <p_state>.
    Found finite state machine <FSM_0> for signal <p_dbd>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <ID_part>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0535 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <p_read>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0537 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_r                                         |
    | Power Up State     | idle_r                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State exchange is never reached in FSM <p_state>.
INFO:Xst:1799 - State loading is never reached in FSM <p_state>.
INFO:Xst:1799 - State full is never reached in FSM <p_state>.
    Found finite state machine <FSM_1> for signal <p_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | down                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <n0409> created at line 244.
    Found 11-bit adder for signal <n0429> created at line 353.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_40_OUT<9:0>> created at line 231.
    Found 2-bit subtractor for signal <GND_5_o_GND_5_o_sub_461_OUT<1:0>> created at line 299.
    Found 7-bit subtractor for signal <GND_5_o_GND_5_o_sub_794_OUT<6:0>> created at line 391.
    Found 8-bit 3-to-1 multiplexer for signal <n_dbd[1]_GND_5_o_wide_mux_797_OUT> created at line 356.
    Found 7-bit 4-to-1 multiplexer for signal <n_dbd[1]_GND_5_o_wide_mux_798_OUT> created at line 356.
    Found 32-bit comparator equal for signal <old_neighbor[31]_self[31]_equal_28_o> created at line 201
    Found 32-bit comparator lessequal for signal <self[31]_router_id_sig[31]_LessThan_809_o> created at line 442
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 190 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred 112 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <helloActParse> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 2-bit subtractor                                      : 1
 6-bit adder                                           : 1
 7-bit subtractor                                      : 1
# Registers                                            : 12
 1-bit register                                        : 3
 10-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 5
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 112
 1-bit 2-to-1 multiplexer                              : 96
 10-bit 2-to-1 multiplexer                             : 9
 2-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 4
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.

Synthesizing (advanced) Unit <helloActParse>.
The following registers are absorbed into counter <in_index>: 1 register on signal <in_index>.
Unit <helloActParse> synthesized (advanced).
WARNING:Xst:2677 - Node <temp_dbd_received_0> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_1> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_3> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_4> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_5> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_6> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_7> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_8> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_9> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_10> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_11> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_12> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_13> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_14> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_15> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_16> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_17> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_18> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_19> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_20> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_21> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_22> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_23> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_24> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_25> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_26> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_27> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_28> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_29> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_30> of sequential type is unconnected in block <helloActParse>.
WARNING:Xst:2677 - Node <temp_dbd_received_31> of sequential type is unconnected in block <helloActParse>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 6-bit adder                                           : 1
 7-bit subtractor                                      : 1
# Counters                                             : 1
 2-bit down counter                                    : 1
# Registers                                            : 157
 Flip-Flops                                            : 157
# Comparators                                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 80
 1-bit 2-to-1 multiplexer                              : 65
 10-bit 2-to-1 multiplexer                             : 9
 7-bit 2-to-1 multiplexer                              : 4
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <ID_part[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <p_state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 one_way  | 01
 down     | 00
 init     | 10
 two_way  | 11
 exchange | unreached
 loading  | unreached
 full     | unreached
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <p_read[1:3]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle_r  | 000
 options | 001
 seqnum  | 010
 lsa1    | 011
 lsa2    | 100
 lsa3    | 101
 lsa4    | 110
 lsa5    | 111
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <p_dbd[1:2]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 00
 sending_ip       | 01
 sending_ospfhead | 10
 sending_dbd      | 11
------------------------------

Optimizing unit <helloActParse> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block helloActParse, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 170
 Flip-Flops                                            : 170

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : helloActParse.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 282
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 12
#      LUT3                        : 7
#      LUT4                        : 109
#      LUT5                        : 31
#      LUT6                        : 86
#      MUXCY                       : 32
#      MUXF7                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 170
#      FD                          : 33
#      FDE                         : 128
#      FDR                         : 6
#      FDS                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 87
#      IBUF                        : 44
#      OBUF                        : 43

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:             170  out of  126800     0%  
 Number of Slice LUTs:                  246  out of  63400     0%  
    Number used as Logic:               246  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    312
   Number with an unused Flip Flop:     142  out of    312    45%  
   Number with an unused LUT:            66  out of    312    21%  
   Number of fully used LUT-FF pairs:   104  out of    312    33%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          88
 Number of bonded IOBs:                  88  out of    210    41%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 170   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.401ns (Maximum Frequency: 294.010MHz)
   Minimum input arrival time before clock: 2.535ns
   Maximum output required time after clock: 0.833ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.401ns (frequency: 294.010MHz)
  Total number of paths / destination ports: 2429 / 234
-------------------------------------------------------------------------
Delay:               3.401ns (Levels of Logic = 5)
  Source:            sending_length_5 (FF)
  Destination:       sending_length_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sending_length_5 to sending_length_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.361   0.826  sending_length_5 (sending_length_5)
     LUT5:I0->O           15   0.097   0.433  GND_5_o_dbd_packet[0]_Select_792_o11 (GND_5_o_dbd_packet[0]_Select_792_o1)
     LUT3:I2->O            1   0.097   0.339  sending_length[6]_GND_5_o_equal_524_o<6>1_1 (sending_length[6]_GND_5_o_equal_524_o<6>1)
     MUXF7:S->O            1   0.335   0.355  Mmux_n_dbd[1]_GND_5_o_wide_mux_798_OUT711_SW1 (N29)
     LUT6:I5->O            1   0.097   0.355  p_state_GND_5_o_n_state[2]_equal_528_o1_SW2 (N92)
     LUT6:I5->O            1   0.097   0.000  Mmux_n_dbd[1]_GND_5_o_wide_mux_798_OUT61 (n_dbd[1]_GND_5_o_wide_mux_798_OUT<5>)
     FD:D                      0.008          sending_length_5
    ----------------------------------------
    Total                      3.401ns (1.092ns logic, 2.309ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1007 / 234
-------------------------------------------------------------------------
Offset:              2.535ns (Levels of Logic = 15)
  Source:            self<2> (PAD)
  Destination:       sending_length_6 (FF)
  Destination Clock: clk rising

  Data Path: self<2> to sending_length_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.770  self_2_IBUF (self_2_IBUF)
     LUT6:I0->O            1   0.097   0.000  Mcompar_old_neighbor[31]_self[31]_equal_28_o_lut<0> (Mcompar_old_neighbor[31]_self[31]_equal_28_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<0> (Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<1> (Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<2> (Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<3> (Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<4> (Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<5> (Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<6> (Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<7> (Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<8> (Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<9> (Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<9>)
     MUXCY:CI->O          16   0.023   0.699  Mcompar_old_neighbor[31]_self[31]_equal_28_o_cy<10> (old_neighbor[31]_self[31]_equal_28_o)
     LUT6:I2->O            1   0.097   0.000  Mmux_n_dbd[1]_GND_5_o_wide_mux_798_OUT7_G (N136)
     MUXF7:I1->O           1   0.279   0.000  Mmux_n_dbd[1]_GND_5_o_wide_mux_798_OUT7 (n_dbd[1]_GND_5_o_wide_mux_798_OUT<6>)
     FD:D                      0.008          sending_length_6
    ----------------------------------------
    Total                      2.535ns (1.065ns logic, 1.470ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 43 / 43
-------------------------------------------------------------------------
Offset:              0.833ns (Levels of Logic = 1)
  Source:            p_state_FSM_FFd2 (FF)
  Destination:       stateout<1> (PAD)
  Source Clock:      clk rising

  Data Path: p_state_FSM_FFd2 to stateout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              47   0.361   0.472  p_state_FSM_FFd2 (p_state_FSM_FFd2)
     OBUF:I->O                 0.000          stateout_1_OBUF (stateout<1>)
    ----------------------------------------
    Total                      0.833ns (0.361ns logic, 0.472ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.401|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 37.00 secs
Total CPU time to Xst completion: 30.25 secs
 
--> 


Total memory usage is 862756 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   37 (   0 filtered)
Number of infos    :    3 (   0 filtered)

