read_verilog ../top.v
proc
fsm -fullexpand
stat
synth -top top
write_verilog synth.v
