#ifndef __HALCLKHWIO_H__
#define __HALCLKHWIO_H__
/*
===========================================================================
*/
/**
  @file HALclkHWIO.h
  @brief Auto-generated HWIO interface include file.

  This file contains HWIO register definitions for the following modules:
    GCC_CLK_CTL_REG
    MSS_PERPH
    MSS_QDSP6SS_PUB
    MSS_NAV

  'Include' filters applied: <none>
  'Exclude' filters applied: TSENS ACR RPU RESERVED RESERVE DUMMY 
*/
/*
  ===========================================================================

  Copyright (c) 2014 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.

  ===========================================================================

  $Header: //components/rel/core.mpss/3.5.c12.3/systemdrivers/hal/clk/hw/msm8909/inc/HALclkHWIO.h#1 $
  $DateTime: 2016/12/13 07:59:23 $
  $Author: mplcsds1 $

  ===========================================================================
*/

/*
 * HWIO base definitions
 */
#define PROC_CLK_BRANCH_ENA_VOTE   GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE

extern  uint32                     HAL_clk_nHWIOBaseTop;
#define CLK_CTL_BASE               HAL_clk_nHWIOBaseTop
#define CLK_CTL_BASE_PHYS          0x01800000
#define CLK_CTL_BASE_SIZE          0x00090000

extern uint32                      HAL_clk_nHWIOBaseMSS;
#define MSS_TOP_BASE               HAL_clk_nHWIOBaseMSS
#define MSS_TOP_BASE_PHYS          0x4000000
#define MSS_TOP_BASE_SIZE          0x0400000

extern uint32 			   HAL_clk_nHWIOBaseSecurity;
#define SECURITY_CONTROL_BASE      HAL_clk_nHWIOBaseSecurity
#define SECURITY_CONTROL_BASE_PHYS 0x00058000
#define SECURITY_CONTROL_BASE_SIZE 0x00008000

/*----------------------------------------------------------------------------
 * MODULE: GCC_CLK_CTL_REG
 *--------------------------------------------------------------------------*/

#define GCC_CLK_CTL_REG_REG_BASE                                                                (CLK_CTL_BASE      + 0x00000000)
#define GCC_CLK_CTL_REG_REG_BASE_OFFS                                                           0x00000000

#define HWIO_GCC_GPLL0_MODE_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00021000)
#define HWIO_GCC_GPLL0_MODE_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021000)
#define HWIO_GCC_GPLL0_MODE_RMSK                                                                0xe0ffff0f
#define HWIO_GCC_GPLL0_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, HWIO_GCC_GPLL0_MODE_RMSK)
#define HWIO_GCC_GPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, m)
#define HWIO_GCC_GPLL0_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_MODE_ADDR,v)
#define HWIO_GCC_GPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_MODE_ADDR,m,v,HWIO_GCC_GPLL0_MODE_IN)
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_DET_BMSK                                                   0x80000000
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_DET_SHFT                                                         0x1f
#define HWIO_GCC_GPLL0_MODE_PLL_ACTIVE_FLAG_BMSK                                                0x40000000
#define HWIO_GCC_GPLL0_MODE_PLL_ACTIVE_FLAG_SHFT                                                      0x1e
#define HWIO_GCC_GPLL0_MODE_PLL_ACK_LATCH_BMSK                                                  0x20000000
#define HWIO_GCC_GPLL0_MODE_PLL_ACK_LATCH_SHFT                                                        0x1d
#define HWIO_GCC_GPLL0_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_BMSK                                      0x800000
#define HWIO_GCC_GPLL0_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_SHFT                                          0x17
#define HWIO_GCC_GPLL0_MODE_PLL_UPDATE_BMSK                                                       0x400000
#define HWIO_GCC_GPLL0_MODE_PLL_UPDATE_SHFT                                                           0x16
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_BMSK                                               0x200000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_SHFT                                                   0x15
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_BMSK                                                 0x100000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_SHFT                                                     0x14
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_BMSK                                                    0xfc000
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_SHFT                                                        0xe
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_BMSK                                                     0x3f00
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_SHFT                                                        0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_BMSK                                                           0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_SHFT                                                           0x3
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_BMSK                                                           0x4
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_SHFT                                                           0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_BMSK                                                          0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_SHFT                                                          0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_BMSK                                                           0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_SHFT                                                           0x0

#define HWIO_GCC_GPLL0_L_VAL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00021004)
#define HWIO_GCC_GPLL0_L_VAL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021004)
#define HWIO_GCC_GPLL0_L_VAL_RMSK                                                                   0xffff
#define HWIO_GCC_GPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, HWIO_GCC_GPLL0_L_VAL_RMSK)
#define HWIO_GCC_GPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_L_VAL_ADDR,m,v,HWIO_GCC_GPLL0_L_VAL_IN)
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_BMSK                                                             0xffff
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_SHFT                                                                0x0

#define HWIO_GCC_GPLL0_ALPHA_VAL_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00021008)
#define HWIO_GCC_GPLL0_ALPHA_VAL_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021008)
#define HWIO_GCC_GPLL0_ALPHA_VAL_RMSK                                                           0xffffffff
#define HWIO_GCC_GPLL0_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR, HWIO_GCC_GPLL0_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL0_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL0_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL0_ALPHA_VAL_PLL_ALPHA_BMSK                                                 0xffffffff
#define HWIO_GCC_GPLL0_ALPHA_VAL_PLL_ALPHA_SHFT                                                        0x0

#define HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002100c)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002100c)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_RMSK                                                               0xff
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL0_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL0_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_PLL_ALPHA_BMSK                                                     0xff
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_PLL_ALPHA_SHFT                                                      0x0

#define HWIO_GCC_GPLL0_USER_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00021010)
#define HWIO_GCC_GPLL0_USER_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021010)
#define HWIO_GCC_GPLL0_USER_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL0_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, HWIO_GCC_GPLL0_USER_CTL_RMSK)
#define HWIO_GCC_GPLL0_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL0_USER_CTL_IN)
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_28_BMSK                                          0xf0000000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_28_SHFT                                                0x1c
#define HWIO_GCC_GPLL0_USER_CTL_SSC_MODE_CONTROL_BMSK                                            0x8000000
#define HWIO_GCC_GPLL0_USER_CTL_SSC_MODE_CONTROL_SHFT                                                 0x1b
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS26_25_BMSK                                           0x6000000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS26_25_SHFT                                                0x19
#define HWIO_GCC_GPLL0_USER_CTL_ALPHA_EN_BMSK                                                    0x1000000
#define HWIO_GCC_GPLL0_USER_CTL_ALPHA_EN_SHFT                                                         0x18
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_22_BMSK                                            0xc00000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_22_SHFT                                                0x16
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_BMSK                                                      0x300000
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_SHFT                                                          0x14
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_15_BMSK                                             0xf8000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_15_SHFT                                                 0xf
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_BMSK                                                  0x7000
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_SHFT                                                     0xc
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_BMSK                                                  0xf00
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_SHFT                                                    0x8
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_BMSK                                                       0x80
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_SHFT                                                        0x7
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS6_5_BMSK                                                  0x60
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS6_5_SHFT                                                   0x5
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_BMSK                                                   0x10
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_SHFT                                                    0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                   0x8
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                   0x3
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                    0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                    0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_BMSK                                                     0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_SHFT                                                     0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                    0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                    0x0

#define HWIO_GCC_GPLL0_USER_CTL_U_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00021014)
#define HWIO_GCC_GPLL0_USER_CTL_U_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021014)
#define HWIO_GCC_GPLL0_USER_CTL_U_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL0_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_U_ADDR, HWIO_GCC_GPLL0_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL0_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL0_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL0_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL0_USER_CTL_U_IN)
#define HWIO_GCC_GPLL0_USER_CTL_U_RESERVE_BITS31_12_BMSK                                        0xfffff000
#define HWIO_GCC_GPLL0_USER_CTL_U_RESERVE_BITS31_12_SHFT                                               0xc
#define HWIO_GCC_GPLL0_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                        0x800
#define HWIO_GCC_GPLL0_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                          0xb
#define HWIO_GCC_GPLL0_USER_CTL_U_STATUS_REGISTER_BMSK                                               0x700
#define HWIO_GCC_GPLL0_USER_CTL_U_STATUS_REGISTER_SHFT                                                 0x8
#define HWIO_GCC_GPLL0_USER_CTL_U_DSM_BMSK                                                            0x80
#define HWIO_GCC_GPLL0_USER_CTL_U_DSM_SHFT                                                             0x7
#define HWIO_GCC_GPLL0_USER_CTL_U_WRITE_STATE_BMSK                                                    0x40
#define HWIO_GCC_GPLL0_USER_CTL_U_WRITE_STATE_SHFT                                                     0x6
#define HWIO_GCC_GPLL0_USER_CTL_U_TARGET_CTL_BMSK                                                     0x38
#define HWIO_GCC_GPLL0_USER_CTL_U_TARGET_CTL_SHFT                                                      0x3
#define HWIO_GCC_GPLL0_USER_CTL_U_LOCK_DET_BMSK                                                        0x4
#define HWIO_GCC_GPLL0_USER_CTL_U_LOCK_DET_SHFT                                                        0x2
#define HWIO_GCC_GPLL0_USER_CTL_U_FREEZE_PLL_BMSK                                                      0x2
#define HWIO_GCC_GPLL0_USER_CTL_U_FREEZE_PLL_SHFT                                                      0x1
#define HWIO_GCC_GPLL0_USER_CTL_U_TOGGLE_DET_BMSK                                                      0x1
#define HWIO_GCC_GPLL0_USER_CTL_U_TOGGLE_DET_SHFT                                                      0x0

#define HWIO_GCC_GPLL0_CONFIG_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00021018)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021018)
#define HWIO_GCC_GPLL0_CONFIG_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL0_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, HWIO_GCC_GPLL0_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL0_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL0_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL0_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                  0x80000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                        0x1f
#define HWIO_GCC_GPLL0_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                       0x40000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                             0x1e
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                  0x3c000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                        0x1a
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                      0x3800000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                           0x17
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                          0x700000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                              0x14
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                          0xff000
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                              0xc
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                          0xf00
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                            0x8
#define HWIO_GCC_GPLL0_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                           0xc0
#define HWIO_GCC_GPLL0_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                            0x6
#define HWIO_GCC_GPLL0_CONFIG_CTL_REF_CYCLE_BMSK                                                      0x30
#define HWIO_GCC_GPLL0_CONFIG_CTL_REF_CYCLE_SHFT                                                       0x4
#define HWIO_GCC_GPLL0_CONFIG_CTL_KFN_BMSK                                                             0xf
#define HWIO_GCC_GPLL0_CONFIG_CTL_KFN_SHFT                                                             0x0

#define HWIO_GCC_GPLL0_TEST_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002101c)
#define HWIO_GCC_GPLL0_TEST_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002101c)
#define HWIO_GCC_GPLL0_TEST_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL0_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, HWIO_GCC_GPLL0_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL0_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL0_TEST_CTL_IN)
#define HWIO_GCC_GPLL0_TEST_CTL_BIAS_GEN_TRIM_BMSK                                              0xe0000000
#define HWIO_GCC_GPLL0_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                    0x1d
#define HWIO_GCC_GPLL0_TEST_CTL_DCO_BMSK                                                        0x10000000
#define HWIO_GCC_GPLL0_TEST_CTL_DCO_SHFT                                                              0x1c
#define HWIO_GCC_GPLL0_TEST_CTL_PROCESS_CALB_BMSK                                                0xc000000
#define HWIO_GCC_GPLL0_TEST_CTL_PROCESS_CALB_SHFT                                                     0x1a
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                       0x2000000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                            0x19
#define HWIO_GCC_GPLL0_TEST_CTL_FINE_FCW_BMSK                                                    0x1f00000
#define HWIO_GCC_GPLL0_TEST_CTL_FINE_FCW_SHFT                                                         0x14
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                             0x80000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                0x13
#define HWIO_GCC_GPLL0_TEST_CTL_COARSE_FCW_BMSK                                                    0x7e000
#define HWIO_GCC_GPLL0_TEST_CTL_COARSE_FCW_SHFT                                                        0xd
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_COARSE_BMSK                                                0x1000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_COARSE_SHFT                                                   0xc
#define HWIO_GCC_GPLL0_TEST_CTL_DISABLE_LFSR_BMSK                                                    0x800
#define HWIO_GCC_GPLL0_TEST_CTL_DISABLE_LFSR_SHFT                                                      0xb
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_BMSK                                                       0x700
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_SHFT                                                         0x8
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_EN_BMSK                                                         0x80
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_EN_SHFT                                                          0x7
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_BMSK                                                      0x40
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_SHFT                                                       0x6
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_BMSK                                                       0x30
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_SHFT                                                        0x4
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_BMSK                                                        0xc
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_SHFT                                                        0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_BMSK                                                         0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_SHFT                                                         0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_BMSK                                                         0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_SHFT                                                         0x0

#define HWIO_GCC_GPLL0_TEST_CTL_U_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00021020)
#define HWIO_GCC_GPLL0_TEST_CTL_U_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021020)
#define HWIO_GCC_GPLL0_TEST_CTL_U_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL0_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR, HWIO_GCC_GPLL0_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL0_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL0_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL0_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL0_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL0_TEST_CTL_U_RESERVE_BITS31_14_BMSK                                        0xffffc000
#define HWIO_GCC_GPLL0_TEST_CTL_U_RESERVE_BITS31_14_SHFT                                               0xe
#define HWIO_GCC_GPLL0_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                        0x2000
#define HWIO_GCC_GPLL0_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                           0xd
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                               0x1800
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                  0xb
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                   0x600
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                     0x9
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_EN_BMSK                                                        0x100
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_EN_SHFT                                                          0x8
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_MAG_BMSK                                                      0xe0
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_MAG_SHFT                                                       0x5
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_GEN_BMSK                                                      0x10
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_GEN_SHFT                                                       0x4
#define HWIO_GCC_GPLL0_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                    0x8
#define HWIO_GCC_GPLL0_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                    0x3
#define HWIO_GCC_GPLL0_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                0x6
#define HWIO_GCC_GPLL0_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                0x1
#define HWIO_GCC_GPLL0_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                 0x1
#define HWIO_GCC_GPLL0_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                 0x0

#define HWIO_GCC_GPLL0_STATUS_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00021024)
#define HWIO_GCC_GPLL0_STATUS_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021024)
#define HWIO_GCC_GPLL0_STATUS_RMSK                                                                 0x3ffff
#define HWIO_GCC_GPLL0_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, HWIO_GCC_GPLL0_STATUS_RMSK)
#define HWIO_GCC_GPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, m)
#define HWIO_GCC_GPLL0_STATUS_PLL_ACTIVE_FLAG_BMSK                                                 0x20000
#define HWIO_GCC_GPLL0_STATUS_PLL_ACTIVE_FLAG_SHFT                                                    0x11
#define HWIO_GCC_GPLL0_STATUS_PLL_LOCK_DET_BMSK                                                    0x10000
#define HWIO_GCC_GPLL0_STATUS_PLL_LOCK_DET_SHFT                                                       0x10
#define HWIO_GCC_GPLL0_STATUS_PLL_D_BMSK                                                            0xffff
#define HWIO_GCC_GPLL0_STATUS_PLL_D_SHFT                                                               0x0

#define HWIO_GCC_GPLL0_FREQ_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00021028)
#define HWIO_GCC_GPLL0_FREQ_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00021028)
#define HWIO_GCC_GPLL0_FREQ_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL0_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_FREQ_CTL_ADDR, HWIO_GCC_GPLL0_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL0_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL0_FREQ_CTL_IN)
#define HWIO_GCC_GPLL0_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                         0xffffffff
#define HWIO_GCC_GPLL0_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                0x0

#define HWIO_GCC_GPLL1_MODE_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00020000)
#define HWIO_GCC_GPLL1_MODE_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020000)
#define HWIO_GCC_GPLL1_MODE_RMSK                                                                  0x3fff0f
#define HWIO_GCC_GPLL1_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_MODE_ADDR, HWIO_GCC_GPLL1_MODE_RMSK)
#define HWIO_GCC_GPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_MODE_ADDR, m)
#define HWIO_GCC_GPLL1_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_MODE_ADDR,v)
#define HWIO_GCC_GPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_MODE_ADDR,m,v,HWIO_GCC_GPLL1_MODE_IN)
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_BMSK                                               0x200000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_SHFT                                                   0x15
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_BMSK                                                 0x100000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_SHFT                                                     0x14
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_BMSK                                                    0xfc000
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_SHFT                                                        0xe
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_BMSK                                                     0x3f00
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_SHFT                                                        0x8
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_BMSK                                                           0x8
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_SHFT                                                           0x3
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_BMSK                                                           0x4
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_SHFT                                                           0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_BMSK                                                          0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_SHFT                                                          0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_BMSK                                                           0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_SHFT                                                           0x0

#define HWIO_GCC_GPLL1_L_VAL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00020004)
#define HWIO_GCC_GPLL1_L_VAL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020004)
#define HWIO_GCC_GPLL1_L_VAL_RMSK                                                                     0xff
#define HWIO_GCC_GPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_L_VAL_ADDR, HWIO_GCC_GPLL1_L_VAL_RMSK)
#define HWIO_GCC_GPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_L_VAL_ADDR,m,v,HWIO_GCC_GPLL1_L_VAL_IN)
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_BMSK                                                               0xff
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_SHFT                                                                0x0

#define HWIO_GCC_GPLL1_M_VAL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00020008)
#define HWIO_GCC_GPLL1_M_VAL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020008)
#define HWIO_GCC_GPLL1_M_VAL_RMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL1_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_M_VAL_ADDR, HWIO_GCC_GPLL1_M_VAL_RMSK)
#define HWIO_GCC_GPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_M_VAL_ADDR,m,v,HWIO_GCC_GPLL1_M_VAL_IN)
#define HWIO_GCC_GPLL1_M_VAL_PLL_M_BMSK                                                            0x7ffff
#define HWIO_GCC_GPLL1_M_VAL_PLL_M_SHFT                                                                0x0

#define HWIO_GCC_GPLL1_N_VAL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0002000c)
#define HWIO_GCC_GPLL1_N_VAL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002000c)
#define HWIO_GCC_GPLL1_N_VAL_RMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL1_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_N_VAL_ADDR, HWIO_GCC_GPLL1_N_VAL_RMSK)
#define HWIO_GCC_GPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_N_VAL_ADDR,m,v,HWIO_GCC_GPLL1_N_VAL_IN)
#define HWIO_GCC_GPLL1_N_VAL_PLL_N_BMSK                                                            0x7ffff
#define HWIO_GCC_GPLL1_N_VAL_PLL_N_SHFT                                                                0x0

#define HWIO_GCC_GPLL1_USER_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00020010)
#define HWIO_GCC_GPLL1_USER_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020010)
#define HWIO_GCC_GPLL1_USER_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_ADDR, HWIO_GCC_GPLL1_USER_CTL_RMSK)
#define HWIO_GCC_GPLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL1_USER_CTL_IN)
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS31_25_BMSK                                          0xfe000000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS31_25_SHFT                                                0x19
#define HWIO_GCC_GPLL1_USER_CTL_MN_EN_BMSK                                                       0x1000000
#define HWIO_GCC_GPLL1_USER_CTL_MN_EN_SHFT                                                            0x18
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS23_21_BMSK                                            0xe00000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS23_21_SHFT                                                0x15
#define HWIO_GCC_GPLL1_USER_CTL_VCO_SEL_BMSK                                                      0x100000
#define HWIO_GCC_GPLL1_USER_CTL_VCO_SEL_SHFT                                                          0x14
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS19_13_BMSK                                             0xfe000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS19_13_SHFT                                                 0xd
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_BMSK                                                  0x1000
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_SHFT                                                     0xc
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS11_10_BMSK                                               0xc00
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS11_10_SHFT                                                 0xa
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_BMSK                                                  0x300
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_SHFT                                                    0x8
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_BMSK                                                       0x80
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_SHFT                                                        0x7
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS6_5_BMSK                                                  0x60
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS6_5_SHFT                                                   0x5
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_BMSK                                                   0x10
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_SHFT                                                    0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                   0x8
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                   0x3
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_BIST_BMSK                                                    0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_BIST_SHFT                                                    0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_BMSK                                                     0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_SHFT                                                     0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                    0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                    0x0

#define HWIO_GCC_GPLL1_CONFIG_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00020014)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020014)
#define HWIO_GCC_GPLL1_CONFIG_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL1_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR, HWIO_GCC_GPLL1_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL1_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL1_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS31_30_BMSK                                        0xc0000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS31_30_SHFT                                              0x1e
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_PFD_UP_BMSK                                             0x20000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_PFD_UP_SHFT                                                   0x1d
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_PFD_DOWN_BMSK                                           0x10000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_PFD_DOWN_SHFT                                                 0x1c
#define HWIO_GCC_GPLL1_CONFIG_CTL_NMOSC_FREQ_CTRL_BMSK                                           0xc000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_NMOSC_FREQ_CTRL_SHFT                                                0x1a
#define HWIO_GCC_GPLL1_CONFIG_CTL_PFD_DZSEL_BMSK                                                 0x3000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_PFD_DZSEL_SHFT                                                      0x18
#define HWIO_GCC_GPLL1_CONFIG_CTL_NMOSC_EN_BMSK                                                   0x800000
#define HWIO_GCC_GPLL1_CONFIG_CTL_NMOSC_EN_SHFT                                                       0x17
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BIT22_BMSK                                              0x400000
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BIT22_SHFT                                                  0x16
#define HWIO_GCC_GPLL1_CONFIG_CTL_ICP_DIV_BMSK                                                    0x300000
#define HWIO_GCC_GPLL1_CONFIG_CTL_ICP_DIV_SHFT                                                        0x14
#define HWIO_GCC_GPLL1_CONFIG_CTL_IREG_DIV_BMSK                                                    0xc0000
#define HWIO_GCC_GPLL1_CONFIG_CTL_IREG_DIV_SHFT                                                       0x12
#define HWIO_GCC_GPLL1_CONFIG_CTL_CUSEL_BMSK                                                       0x30000
#define HWIO_GCC_GPLL1_CONFIG_CTL_CUSEL_SHFT                                                          0x10
#define HWIO_GCC_GPLL1_CONFIG_CTL_REF_MODE_BMSK                                                     0x8000
#define HWIO_GCC_GPLL1_CONFIG_CTL_REF_MODE_SHFT                                                        0xf
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BIT14_BMSK                                                0x4000
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BIT14_SHFT                                                   0xe
#define HWIO_GCC_GPLL1_CONFIG_CTL_CFG_LOCKDET_BMSK                                                  0x3000
#define HWIO_GCC_GPLL1_CONFIG_CTL_CFG_LOCKDET_SHFT                                                     0xc
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_ISEED_BMSK                                                   0x800
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_ISEED_SHFT                                                     0xb
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS10_0_BMSK                                              0x7ff
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS10_0_SHFT                                                0x0

#define HWIO_GCC_GPLL1_TEST_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00020018)
#define HWIO_GCC_GPLL1_TEST_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00020018)
#define HWIO_GCC_GPLL1_TEST_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL1_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_ADDR, HWIO_GCC_GPLL1_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL1_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL1_TEST_CTL_IN)
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS31_15_BMSK                                          0xffff8000
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS31_15_SHFT                                                 0xf
#define HWIO_GCC_GPLL1_TEST_CTL_PLLOUT_LV_TEST_SEL_BMSK                                             0x4000
#define HWIO_GCC_GPLL1_TEST_CTL_PLLOUT_LV_TEST_SEL_SHFT                                                0xe
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS13_10_BMSK                                              0x3c00
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS13_10_SHFT                                                 0xa
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_TST_EN_BMSK                                                      0x200
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_TST_EN_SHFT                                                        0x9
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_EXT_SEL_BMSK                                                     0x100
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_EXT_SEL_SHFT                                                       0x8
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_BMSK                                                        0x80
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_SHFT                                                         0x7
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_BMSK                                                      0x40
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_SHFT                                                       0x6
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_BMSK                                                       0x30
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_SHFT                                                        0x4
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_BMSK                                                        0xc
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_SHFT                                                        0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_BMSK                                                         0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_SHFT                                                         0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_BMSK                                                         0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_SHFT                                                         0x0

#define HWIO_GCC_GPLL1_STATUS_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002001c)
#define HWIO_GCC_GPLL1_STATUS_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002001c)
#define HWIO_GCC_GPLL1_STATUS_RMSK                                                                 0x3ffff
#define HWIO_GCC_GPLL1_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_STATUS_ADDR, HWIO_GCC_GPLL1_STATUS_RMSK)
#define HWIO_GCC_GPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_STATUS_ADDR, m)
#define HWIO_GCC_GPLL1_STATUS_PLL_ACTIVE_FLAG_BMSK                                                 0x20000
#define HWIO_GCC_GPLL1_STATUS_PLL_ACTIVE_FLAG_SHFT                                                    0x11
#define HWIO_GCC_GPLL1_STATUS_PLL_LOCK_DET_BMSK                                                    0x10000
#define HWIO_GCC_GPLL1_STATUS_PLL_LOCK_DET_SHFT                                                       0x10
#define HWIO_GCC_GPLL1_STATUS_PLL_D_BMSK                                                            0xffff
#define HWIO_GCC_GPLL1_STATUS_PLL_D_SHFT                                                               0x0

#define HWIO_GCC_GPLL2_MODE_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00025000)
#define HWIO_GCC_GPLL2_MODE_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025000)
#define HWIO_GCC_GPLL2_MODE_RMSK                                                                0xe0ffff0f
#define HWIO_GCC_GPLL2_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, HWIO_GCC_GPLL2_MODE_RMSK)
#define HWIO_GCC_GPLL2_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, m)
#define HWIO_GCC_GPLL2_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_MODE_ADDR,v)
#define HWIO_GCC_GPLL2_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_MODE_ADDR,m,v,HWIO_GCC_GPLL2_MODE_IN)
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_DET_BMSK                                                   0x80000000
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_DET_SHFT                                                         0x1f
#define HWIO_GCC_GPLL2_MODE_PLL_ACTIVE_FLAG_BMSK                                                0x40000000
#define HWIO_GCC_GPLL2_MODE_PLL_ACTIVE_FLAG_SHFT                                                      0x1e
#define HWIO_GCC_GPLL2_MODE_PLL_ACK_LATCH_BMSK                                                  0x20000000
#define HWIO_GCC_GPLL2_MODE_PLL_ACK_LATCH_SHFT                                                        0x1d
#define HWIO_GCC_GPLL2_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_BMSK                                      0x800000
#define HWIO_GCC_GPLL2_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_SHFT                                          0x17
#define HWIO_GCC_GPLL2_MODE_PLL_UPDATE_BMSK                                                       0x400000
#define HWIO_GCC_GPLL2_MODE_PLL_UPDATE_SHFT                                                           0x16
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_BMSK                                               0x200000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_SHFT                                                   0x15
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_BMSK                                                 0x100000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_SHFT                                                     0x14
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_BMSK                                                    0xfc000
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_SHFT                                                        0xe
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_BMSK                                                     0x3f00
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_SHFT                                                        0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_BMSK                                                           0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_SHFT                                                           0x3
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_BMSK                                                           0x4
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_SHFT                                                           0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_BMSK                                                          0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_SHFT                                                          0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_BMSK                                                           0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_SHFT                                                           0x0

#define HWIO_GCC_GPLL2_L_VAL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00025004)
#define HWIO_GCC_GPLL2_L_VAL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025004)
#define HWIO_GCC_GPLL2_L_VAL_RMSK                                                                   0xffff
#define HWIO_GCC_GPLL2_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, HWIO_GCC_GPLL2_L_VAL_RMSK)
#define HWIO_GCC_GPLL2_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_L_VAL_ADDR,m,v,HWIO_GCC_GPLL2_L_VAL_IN)
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_BMSK                                                             0xffff
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_SHFT                                                                0x0

#define HWIO_GCC_GPLL2_ALPHA_VAL_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00025008)
#define HWIO_GCC_GPLL2_ALPHA_VAL_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025008)
#define HWIO_GCC_GPLL2_ALPHA_VAL_RMSK                                                           0xffffffff
#define HWIO_GCC_GPLL2_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR, HWIO_GCC_GPLL2_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL2_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL2_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL2_ALPHA_VAL_PLL_ALPHA_BMSK                                                 0xffffffff
#define HWIO_GCC_GPLL2_ALPHA_VAL_PLL_ALPHA_SHFT                                                        0x0

#define HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002500c)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002500c)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_RMSK                                                               0xff
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL2_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL2_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_PLL_ALPHA_BMSK                                                     0xff
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_PLL_ALPHA_SHFT                                                      0x0

#define HWIO_GCC_GPLL2_USER_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00025010)
#define HWIO_GCC_GPLL2_USER_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025010)
#define HWIO_GCC_GPLL2_USER_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL2_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, HWIO_GCC_GPLL2_USER_CTL_RMSK)
#define HWIO_GCC_GPLL2_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL2_USER_CTL_IN)
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_28_BMSK                                          0xf0000000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_28_SHFT                                                0x1c
#define HWIO_GCC_GPLL2_USER_CTL_SSC_MODE_CONTROL_BMSK                                            0x8000000
#define HWIO_GCC_GPLL2_USER_CTL_SSC_MODE_CONTROL_SHFT                                                 0x1b
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS26_25_BMSK                                           0x6000000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS26_25_SHFT                                                0x19
#define HWIO_GCC_GPLL2_USER_CTL_ALPHA_EN_BMSK                                                    0x1000000
#define HWIO_GCC_GPLL2_USER_CTL_ALPHA_EN_SHFT                                                         0x18
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_22_BMSK                                            0xc00000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_22_SHFT                                                0x16
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_BMSK                                                      0x300000
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_SHFT                                                          0x14
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_15_BMSK                                             0xf8000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_15_SHFT                                                 0xf
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_BMSK                                                  0x7000
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_SHFT                                                     0xc
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_BMSK                                                  0xf00
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_SHFT                                                    0x8
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_BMSK                                                       0x80
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_SHFT                                                        0x7
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS6_5_BMSK                                                  0x60
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS6_5_SHFT                                                   0x5
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_BMSK                                                   0x10
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_SHFT                                                    0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                   0x8
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                   0x3
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                    0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                    0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_BMSK                                                     0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_SHFT                                                     0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                    0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                    0x0

#define HWIO_GCC_GPLL2_USER_CTL_U_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00025014)
#define HWIO_GCC_GPLL2_USER_CTL_U_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025014)
#define HWIO_GCC_GPLL2_USER_CTL_U_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL2_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_U_ADDR, HWIO_GCC_GPLL2_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL2_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL2_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL2_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL2_USER_CTL_U_IN)
#define HWIO_GCC_GPLL2_USER_CTL_U_RESERVE_BITS31_12_BMSK                                        0xfffff000
#define HWIO_GCC_GPLL2_USER_CTL_U_RESERVE_BITS31_12_SHFT                                               0xc
#define HWIO_GCC_GPLL2_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                        0x800
#define HWIO_GCC_GPLL2_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                          0xb
#define HWIO_GCC_GPLL2_USER_CTL_U_STATUS_REGISTER_BMSK                                               0x700
#define HWIO_GCC_GPLL2_USER_CTL_U_STATUS_REGISTER_SHFT                                                 0x8
#define HWIO_GCC_GPLL2_USER_CTL_U_DSM_BMSK                                                            0x80
#define HWIO_GCC_GPLL2_USER_CTL_U_DSM_SHFT                                                             0x7
#define HWIO_GCC_GPLL2_USER_CTL_U_WRITE_STATE_BMSK                                                    0x40
#define HWIO_GCC_GPLL2_USER_CTL_U_WRITE_STATE_SHFT                                                     0x6
#define HWIO_GCC_GPLL2_USER_CTL_U_TARGET_CTL_BMSK                                                     0x38
#define HWIO_GCC_GPLL2_USER_CTL_U_TARGET_CTL_SHFT                                                      0x3
#define HWIO_GCC_GPLL2_USER_CTL_U_LOCK_DET_BMSK                                                        0x4
#define HWIO_GCC_GPLL2_USER_CTL_U_LOCK_DET_SHFT                                                        0x2
#define HWIO_GCC_GPLL2_USER_CTL_U_FREEZE_PLL_BMSK                                                      0x2
#define HWIO_GCC_GPLL2_USER_CTL_U_FREEZE_PLL_SHFT                                                      0x1
#define HWIO_GCC_GPLL2_USER_CTL_U_TOGGLE_DET_BMSK                                                      0x1
#define HWIO_GCC_GPLL2_USER_CTL_U_TOGGLE_DET_SHFT                                                      0x0

#define HWIO_GCC_GPLL2_CONFIG_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00025018)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025018)
#define HWIO_GCC_GPLL2_CONFIG_CTL_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL2_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, HWIO_GCC_GPLL2_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL2_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL2_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL2_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                  0x80000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                        0x1f
#define HWIO_GCC_GPLL2_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                       0x40000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                             0x1e
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                  0x3c000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                        0x1a
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                      0x3800000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                           0x17
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                          0x700000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                              0x14
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                          0xff000
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                              0xc
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                          0xf00
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                            0x8
#define HWIO_GCC_GPLL2_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                           0xc0
#define HWIO_GCC_GPLL2_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                            0x6
#define HWIO_GCC_GPLL2_CONFIG_CTL_REF_CYCLE_BMSK                                                      0x30
#define HWIO_GCC_GPLL2_CONFIG_CTL_REF_CYCLE_SHFT                                                       0x4
#define HWIO_GCC_GPLL2_CONFIG_CTL_KFN_BMSK                                                             0xf
#define HWIO_GCC_GPLL2_CONFIG_CTL_KFN_SHFT                                                             0x0

#define HWIO_GCC_GPLL2_TEST_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002501c)
#define HWIO_GCC_GPLL2_TEST_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002501c)
#define HWIO_GCC_GPLL2_TEST_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL2_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, HWIO_GCC_GPLL2_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL2_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL2_TEST_CTL_IN)
#define HWIO_GCC_GPLL2_TEST_CTL_BIAS_GEN_TRIM_BMSK                                              0xe0000000
#define HWIO_GCC_GPLL2_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                    0x1d
#define HWIO_GCC_GPLL2_TEST_CTL_DCO_BMSK                                                        0x10000000
#define HWIO_GCC_GPLL2_TEST_CTL_DCO_SHFT                                                              0x1c
#define HWIO_GCC_GPLL2_TEST_CTL_PROCESS_CALB_BMSK                                                0xc000000
#define HWIO_GCC_GPLL2_TEST_CTL_PROCESS_CALB_SHFT                                                     0x1a
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                       0x2000000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                            0x19
#define HWIO_GCC_GPLL2_TEST_CTL_FINE_FCW_BMSK                                                    0x1f00000
#define HWIO_GCC_GPLL2_TEST_CTL_FINE_FCW_SHFT                                                         0x14
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                             0x80000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                0x13
#define HWIO_GCC_GPLL2_TEST_CTL_COARSE_FCW_BMSK                                                    0x7e000
#define HWIO_GCC_GPLL2_TEST_CTL_COARSE_FCW_SHFT                                                        0xd
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_COARSE_BMSK                                                0x1000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_COARSE_SHFT                                                   0xc
#define HWIO_GCC_GPLL2_TEST_CTL_DISABLE_LFSR_BMSK                                                    0x800
#define HWIO_GCC_GPLL2_TEST_CTL_DISABLE_LFSR_SHFT                                                      0xb
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_BMSK                                                       0x700
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_SHFT                                                         0x8
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_EN_BMSK                                                         0x80
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_EN_SHFT                                                          0x7
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_BMSK                                                      0x40
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_SHFT                                                       0x6
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_BMSK                                                       0x30
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_SHFT                                                        0x4
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_BMSK                                                        0xc
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_SHFT                                                        0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_BMSK                                                         0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_SHFT                                                         0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_BMSK                                                         0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_SHFT                                                         0x0

#define HWIO_GCC_GPLL2_TEST_CTL_U_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00025020)
#define HWIO_GCC_GPLL2_TEST_CTL_U_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025020)
#define HWIO_GCC_GPLL2_TEST_CTL_U_RMSK                                                          0xffffffff
#define HWIO_GCC_GPLL2_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR, HWIO_GCC_GPLL2_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL2_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL2_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL2_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL2_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL2_TEST_CTL_U_RESERVE_BITS31_14_BMSK                                        0xffffc000
#define HWIO_GCC_GPLL2_TEST_CTL_U_RESERVE_BITS31_14_SHFT                                               0xe
#define HWIO_GCC_GPLL2_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                        0x2000
#define HWIO_GCC_GPLL2_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                           0xd
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                               0x1800
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                  0xb
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                   0x600
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                     0x9
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_EN_BMSK                                                        0x100
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_EN_SHFT                                                          0x8
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_MAG_BMSK                                                      0xe0
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_MAG_SHFT                                                       0x5
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_GEN_BMSK                                                      0x10
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_GEN_SHFT                                                       0x4
#define HWIO_GCC_GPLL2_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                    0x8
#define HWIO_GCC_GPLL2_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                    0x3
#define HWIO_GCC_GPLL2_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                0x6
#define HWIO_GCC_GPLL2_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                0x1
#define HWIO_GCC_GPLL2_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                 0x1
#define HWIO_GCC_GPLL2_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                 0x0

#define HWIO_GCC_GPLL2_STATUS_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00025024)
#define HWIO_GCC_GPLL2_STATUS_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025024)
#define HWIO_GCC_GPLL2_STATUS_RMSK                                                                 0x3ffff
#define HWIO_GCC_GPLL2_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, HWIO_GCC_GPLL2_STATUS_RMSK)
#define HWIO_GCC_GPLL2_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, m)
#define HWIO_GCC_GPLL2_STATUS_PLL_ACTIVE_FLAG_BMSK                                                 0x20000
#define HWIO_GCC_GPLL2_STATUS_PLL_ACTIVE_FLAG_SHFT                                                    0x11
#define HWIO_GCC_GPLL2_STATUS_PLL_LOCK_DET_BMSK                                                    0x10000
#define HWIO_GCC_GPLL2_STATUS_PLL_LOCK_DET_SHFT                                                       0x10
#define HWIO_GCC_GPLL2_STATUS_PLL_D_BMSK                                                            0xffff
#define HWIO_GCC_GPLL2_STATUS_PLL_D_SHFT                                                               0x0

#define HWIO_GCC_GPLL2_FREQ_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00025028)
#define HWIO_GCC_GPLL2_FREQ_CTL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00025028)
#define HWIO_GCC_GPLL2_FREQ_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL2_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_FREQ_CTL_ADDR, HWIO_GCC_GPLL2_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL2_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL2_FREQ_CTL_IN)
#define HWIO_GCC_GPLL2_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                         0xffffffff
#define HWIO_GCC_GPLL2_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                0x0

#define HWIO_GCC_BIMC_PLL_MODE_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00023000)
#define HWIO_GCC_BIMC_PLL_MODE_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023000)
#define HWIO_GCC_BIMC_PLL_MODE_RMSK                                                             0xe0ffff0f
#define HWIO_GCC_BIMC_PLL_MODE_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_MODE_ADDR, HWIO_GCC_BIMC_PLL_MODE_RMSK)
#define HWIO_GCC_BIMC_PLL_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_MODE_ADDR, m)
#define HWIO_GCC_BIMC_PLL_MODE_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_MODE_ADDR,v)
#define HWIO_GCC_BIMC_PLL_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_MODE_ADDR,m,v,HWIO_GCC_BIMC_PLL_MODE_IN)
#define HWIO_GCC_BIMC_PLL_MODE_PLL_LOCK_DET_BMSK                                                0x80000000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_LOCK_DET_SHFT                                                      0x1f
#define HWIO_GCC_BIMC_PLL_MODE_PLL_ACTIVE_FLAG_BMSK                                             0x40000000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_ACTIVE_FLAG_SHFT                                                   0x1e
#define HWIO_GCC_BIMC_PLL_MODE_PLL_ACK_LATCH_BMSK                                               0x20000000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_ACK_LATCH_SHFT                                                     0x1d
#define HWIO_GCC_BIMC_PLL_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_BMSK                                   0x800000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_HW_UPADATE_LOGIC_BYPASS_SHFT                                       0x17
#define HWIO_GCC_BIMC_PLL_MODE_PLL_UPDATE_BMSK                                                    0x400000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_UPDATE_SHFT                                                        0x16
#define HWIO_GCC_BIMC_PLL_MODE_PLL_VOTE_FSM_RESET_BMSK                                            0x200000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_VOTE_FSM_RESET_SHFT                                                0x15
#define HWIO_GCC_BIMC_PLL_MODE_PLL_VOTE_FSM_ENA_BMSK                                              0x100000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_VOTE_FSM_ENA_SHFT                                                  0x14
#define HWIO_GCC_BIMC_PLL_MODE_PLL_BIAS_COUNT_BMSK                                                 0xfc000
#define HWIO_GCC_BIMC_PLL_MODE_PLL_BIAS_COUNT_SHFT                                                     0xe
#define HWIO_GCC_BIMC_PLL_MODE_PLL_LOCK_COUNT_BMSK                                                  0x3f00
#define HWIO_GCC_BIMC_PLL_MODE_PLL_LOCK_COUNT_SHFT                                                     0x8
#define HWIO_GCC_BIMC_PLL_MODE_PLL_PLLTEST_BMSK                                                        0x8
#define HWIO_GCC_BIMC_PLL_MODE_PLL_PLLTEST_SHFT                                                        0x3
#define HWIO_GCC_BIMC_PLL_MODE_PLL_RESET_N_BMSK                                                        0x4
#define HWIO_GCC_BIMC_PLL_MODE_PLL_RESET_N_SHFT                                                        0x2
#define HWIO_GCC_BIMC_PLL_MODE_PLL_BYPASSNL_BMSK                                                       0x2
#define HWIO_GCC_BIMC_PLL_MODE_PLL_BYPASSNL_SHFT                                                       0x1
#define HWIO_GCC_BIMC_PLL_MODE_PLL_OUTCTRL_BMSK                                                        0x1
#define HWIO_GCC_BIMC_PLL_MODE_PLL_OUTCTRL_SHFT                                                        0x0

#define HWIO_GCC_BIMC_PLL_L_VAL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00023004)
#define HWIO_GCC_BIMC_PLL_L_VAL_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023004)
#define HWIO_GCC_BIMC_PLL_L_VAL_RMSK                                                                0xffff
#define HWIO_GCC_BIMC_PLL_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_L_VAL_ADDR, HWIO_GCC_BIMC_PLL_L_VAL_RMSK)
#define HWIO_GCC_BIMC_PLL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_L_VAL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_L_VAL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_L_VAL_ADDR,m,v,HWIO_GCC_BIMC_PLL_L_VAL_IN)
#define HWIO_GCC_BIMC_PLL_L_VAL_PLL_L_BMSK                                                          0xffff
#define HWIO_GCC_BIMC_PLL_L_VAL_PLL_L_SHFT                                                             0x0

#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00023008)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023008)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_RMSK                                                        0xffffffff
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_ALPHA_VAL_ADDR, HWIO_GCC_BIMC_PLL_ALPHA_VAL_RMSK)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_ALPHA_VAL_ADDR,m,v,HWIO_GCC_BIMC_PLL_ALPHA_VAL_IN)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_PLL_ALPHA_BMSK                                              0xffffffff
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_PLL_ALPHA_SHFT                                                     0x0

#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0002300c)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002300c)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_RMSK                                                            0xff
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_ADDR, HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_IN)
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_PLL_ALPHA_BMSK                                                  0xff
#define HWIO_GCC_BIMC_PLL_ALPHA_VAL_U_PLL_ALPHA_SHFT                                                   0x0

#define HWIO_GCC_BIMC_PLL_USER_CTL_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00023010)
#define HWIO_GCC_BIMC_PLL_USER_CTL_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023010)
#define HWIO_GCC_BIMC_PLL_USER_CTL_RMSK                                                         0xffffffff
#define HWIO_GCC_BIMC_PLL_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_USER_CTL_ADDR, HWIO_GCC_BIMC_PLL_USER_CTL_RMSK)
#define HWIO_GCC_BIMC_PLL_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_USER_CTL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_USER_CTL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_USER_CTL_ADDR,m,v,HWIO_GCC_BIMC_PLL_USER_CTL_IN)
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS31_28_BMSK                                       0xf0000000
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS31_28_SHFT                                             0x1c
#define HWIO_GCC_BIMC_PLL_USER_CTL_SSC_MODE_CONTROL_BMSK                                         0x8000000
#define HWIO_GCC_BIMC_PLL_USER_CTL_SSC_MODE_CONTROL_SHFT                                              0x1b
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS26_25_BMSK                                        0x6000000
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS26_25_SHFT                                             0x19
#define HWIO_GCC_BIMC_PLL_USER_CTL_ALPHA_EN_BMSK                                                 0x1000000
#define HWIO_GCC_BIMC_PLL_USER_CTL_ALPHA_EN_SHFT                                                      0x18
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS23_22_BMSK                                         0xc00000
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS23_22_SHFT                                             0x16
#define HWIO_GCC_BIMC_PLL_USER_CTL_VCO_SEL_BMSK                                                   0x300000
#define HWIO_GCC_BIMC_PLL_USER_CTL_VCO_SEL_SHFT                                                       0x14
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS19_15_BMSK                                          0xf8000
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS19_15_SHFT                                              0xf
#define HWIO_GCC_BIMC_PLL_USER_CTL_PRE_DIV_RATIO_BMSK                                               0x7000
#define HWIO_GCC_BIMC_PLL_USER_CTL_PRE_DIV_RATIO_SHFT                                                  0xc
#define HWIO_GCC_BIMC_PLL_USER_CTL_POST_DIV_RATIO_BMSK                                               0xf00
#define HWIO_GCC_BIMC_PLL_USER_CTL_POST_DIV_RATIO_SHFT                                                 0x8
#define HWIO_GCC_BIMC_PLL_USER_CTL_OUTPUT_INV_BMSK                                                    0x80
#define HWIO_GCC_BIMC_PLL_USER_CTL_OUTPUT_INV_SHFT                                                     0x7
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS6_5_BMSK                                               0x60
#define HWIO_GCC_BIMC_PLL_USER_CTL_RESERVE_BITS6_5_SHFT                                                0x5
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_TEST_BMSK                                                0x10
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_TEST_SHFT                                                 0x4
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                0x8
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                0x3
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                 0x4
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                 0x2
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_AUX_BMSK                                                  0x2
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_AUX_SHFT                                                  0x1
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                 0x1
#define HWIO_GCC_BIMC_PLL_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                 0x0

#define HWIO_GCC_BIMC_PLL_USER_CTL_U_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00023014)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023014)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_RMSK                                                       0xffffffff
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_USER_CTL_U_ADDR, HWIO_GCC_BIMC_PLL_USER_CTL_U_RMSK)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_USER_CTL_U_ADDR, m)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_USER_CTL_U_ADDR,v)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_USER_CTL_U_ADDR,m,v,HWIO_GCC_BIMC_PLL_USER_CTL_U_IN)
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_RESERVE_BITS31_12_BMSK                                     0xfffff000
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_RESERVE_BITS31_12_SHFT                                            0xc
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                     0x800
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                       0xb
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_STATUS_REGISTER_BMSK                                            0x700
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_STATUS_REGISTER_SHFT                                              0x8
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_DSM_BMSK                                                         0x80
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_DSM_SHFT                                                          0x7
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_WRITE_STATE_BMSK                                                 0x40
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_WRITE_STATE_SHFT                                                  0x6
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_TARGET_CTL_BMSK                                                  0x38
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_TARGET_CTL_SHFT                                                   0x3
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_LOCK_DET_BMSK                                                     0x4
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_LOCK_DET_SHFT                                                     0x2
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_FREEZE_PLL_BMSK                                                   0x2
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_FREEZE_PLL_SHFT                                                   0x1
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_TOGGLE_DET_BMSK                                                   0x1
#define HWIO_GCC_BIMC_PLL_USER_CTL_U_TOGGLE_DET_SHFT                                                   0x0

#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00023018)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023018)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_RMSK                                                       0xffffffff
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR, HWIO_GCC_BIMC_PLL_CONFIG_CTL_RMSK)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_CONFIG_CTL_ADDR,m,v,HWIO_GCC_BIMC_PLL_CONFIG_CTL_IN)
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                               0x80000000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                     0x1f
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                    0x40000000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                          0x1e
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                               0x3c000000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                     0x1a
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                   0x3800000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                        0x17
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                       0x700000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                           0x14
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                       0xff000
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                           0xc
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                       0xf00
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                         0x8
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                        0xc0
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                         0x6
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_REF_CYCLE_BMSK                                                   0x30
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_REF_CYCLE_SHFT                                                    0x4
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_KFN_BMSK                                                          0xf
#define HWIO_GCC_BIMC_PLL_CONFIG_CTL_KFN_SHFT                                                          0x0

#define HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002301c)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002301c)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_RMSK                                                         0xffffffff
#define HWIO_GCC_BIMC_PLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR, HWIO_GCC_BIMC_PLL_TEST_CTL_RMSK)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_TEST_CTL_ADDR,m,v,HWIO_GCC_BIMC_PLL_TEST_CTL_IN)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_BIAS_GEN_TRIM_BMSK                                           0xe0000000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                 0x1d
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DCO_BMSK                                                     0x10000000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DCO_SHFT                                                           0x1c
#define HWIO_GCC_BIMC_PLL_TEST_CTL_PROCESS_CALB_BMSK                                             0xc000000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_PROCESS_CALB_SHFT                                                  0x1a
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                    0x2000000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                         0x19
#define HWIO_GCC_BIMC_PLL_TEST_CTL_FINE_FCW_BMSK                                                 0x1f00000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_FINE_FCW_SHFT                                                      0x14
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                          0x80000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                             0x13
#define HWIO_GCC_BIMC_PLL_TEST_CTL_COARSE_FCW_BMSK                                                 0x7e000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_COARSE_FCW_SHFT                                                     0xd
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_COARSE_BMSK                                             0x1000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_OVERRIDE_COARSE_SHFT                                                0xc
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DISABLE_LFSR_BMSK                                                 0x800
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DISABLE_LFSR_SHFT                                                   0xb
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DTEST_SEL_BMSK                                                    0x700
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DTEST_SEL_SHFT                                                      0x8
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DTEST_EN_BMSK                                                      0x80
#define HWIO_GCC_BIMC_PLL_TEST_CTL_DTEST_EN_SHFT                                                       0x7
#define HWIO_GCC_BIMC_PLL_TEST_CTL_BYP_TESTAMP_BMSK                                                   0x40
#define HWIO_GCC_BIMC_PLL_TEST_CTL_BYP_TESTAMP_SHFT                                                    0x6
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST1_SEL_BMSK                                                    0x30
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST1_SEL_SHFT                                                     0x4
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST0_SEL_BMSK                                                     0xc
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST0_SEL_SHFT                                                     0x2
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST1_EN_BMSK                                                      0x2
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST1_EN_SHFT                                                      0x1
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST0_EN_BMSK                                                      0x1
#define HWIO_GCC_BIMC_PLL_TEST_CTL_ATEST0_EN_SHFT                                                      0x0

#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00023020)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023020)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_RMSK                                                       0xffffffff
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_TEST_CTL_U_ADDR, HWIO_GCC_BIMC_PLL_TEST_CTL_U_RMSK)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_TEST_CTL_U_ADDR,m,v,HWIO_GCC_BIMC_PLL_TEST_CTL_U_IN)
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_RESERVE_BITS31_14_BMSK                                     0xffffc000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_RESERVE_BITS31_14_SHFT                                            0xe
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                     0x2000
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                        0xd
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                            0x1800
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                               0xb
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                0x600
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                  0x9
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NMO_EN_BMSK                                                     0x100
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NMO_EN_SHFT                                                       0x8
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NOISE_MAG_BMSK                                                   0xe0
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NOISE_MAG_SHFT                                                    0x5
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NOISE_GEN_BMSK                                                   0x10
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_NOISE_GEN_SHFT                                                    0x4
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                 0x8
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                 0x3
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                             0x6
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                             0x1
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BIMC_PLL_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                              0x0

#define HWIO_GCC_BIMC_PLL_STATUS_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00023024)
#define HWIO_GCC_BIMC_PLL_STATUS_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023024)
#define HWIO_GCC_BIMC_PLL_STATUS_RMSK                                                              0x3ffff
#define HWIO_GCC_BIMC_PLL_STATUS_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_STATUS_ADDR, HWIO_GCC_BIMC_PLL_STATUS_RMSK)
#define HWIO_GCC_BIMC_PLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_STATUS_ADDR, m)
#define HWIO_GCC_BIMC_PLL_STATUS_PLL_ACTIVE_FLAG_BMSK                                              0x20000
#define HWIO_GCC_BIMC_PLL_STATUS_PLL_ACTIVE_FLAG_SHFT                                                 0x11
#define HWIO_GCC_BIMC_PLL_STATUS_PLL_LOCK_DET_BMSK                                                 0x10000
#define HWIO_GCC_BIMC_PLL_STATUS_PLL_LOCK_DET_SHFT                                                    0x10
#define HWIO_GCC_BIMC_PLL_STATUS_PLL_D_BMSK                                                         0xffff
#define HWIO_GCC_BIMC_PLL_STATUS_PLL_D_SHFT                                                            0x0

#define HWIO_GCC_BIMC_PLL_FREQ_CTL_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00023028)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00023028)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_RMSK                                                         0xffffffff
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PLL_FREQ_CTL_ADDR, HWIO_GCC_BIMC_PLL_FREQ_CTL_RMSK)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PLL_FREQ_CTL_ADDR, m)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PLL_FREQ_CTL_ADDR,v)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PLL_FREQ_CTL_ADDR,m,v,HWIO_GCC_BIMC_PLL_FREQ_CTL_IN)
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                      0xffffffff
#define HWIO_GCC_BIMC_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                             0x0

#define HWIO_GCC_SYSTEM_NOC_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00026000)
#define HWIO_GCC_SYSTEM_NOC_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026000)
#define HWIO_GCC_SYSTEM_NOC_BCR_RMSK                                                                   0x1
#define HWIO_GCC_SYSTEM_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BCR_ADDR, HWIO_GCC_SYSTEM_NOC_BCR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BCR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_BCR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_BCR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_BCR_IN)
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00026004)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026004)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_RMSK                                                 0x80000013
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ADDR, HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_IN)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_OFF_BMSK                                        0x80000000
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_OFF_SHFT                                              0x1f
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                        0x10
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                         0x4
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_EN_BMSK                                                0x2
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_EN_SHFT                                                0x1
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                         0x1
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_UPDATE_BMSK                                                 0x1
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_UPDATE_SHFT                                                 0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_UPDATE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CMD_RCGR_UPDATE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00026008)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026008)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_RMSK                                                      0x71f
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_ADDR, HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_IN)
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_BMSK                                              0x700
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SHFT                                                0x8
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC0_FVAL                                           0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC1_FVAL                                           0x1
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC2_FVAL                                           0x2
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC3_FVAL                                           0x3
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC4_FVAL                                           0x4
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC5_FVAL                                           0x5
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC6_FVAL                                           0x6
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_SEL_SRC7_FVAL                                           0x7
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_BMSK                                               0x1f
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_SHFT                                                0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                         0x0
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV1_FVAL                                           0x1
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                         0x2
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV2_FVAL                                           0x3
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                         0x4
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV3_FVAL                                           0x5
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                         0x6
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV4_FVAL                                           0x7
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                         0x8
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV5_FVAL                                           0x9
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                         0xa
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV6_FVAL                                           0xb
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                         0xc
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV7_FVAL                                           0xd
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                         0xe
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV8_FVAL                                           0xf
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                        0x10
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV9_FVAL                                          0x11
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                        0x12
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV10_FVAL                                         0x13
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                       0x14
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV11_FVAL                                         0x15
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                       0x16
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV12_FVAL                                         0x17
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                       0x18
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV13_FVAL                                         0x19
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                       0x1a
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV14_FVAL                                         0x1b
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                       0x1c
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV15_FVAL                                         0x1d
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                       0x1e
#define HWIO_GCC_SYSTEM_NOC_BFDCD_CFG_RCGR_SRC_DIV_DIV16_FVAL                                         0x1f

#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002601c)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002601c)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_RMSK                                                       0x30001
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_IN          \
        in_dword_masked(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR, HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_RMSK)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR, m)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR,v)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR,m,v,HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_IN)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_DIVIDE_BMSK                                                0x30000
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_DIVIDE_SHFT                                                   0x10
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00027000)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027000)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_RMSK                                                      0x80000013
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR, HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_RMSK)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ADDR,m,v,HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_IN)
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                             0x10
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                              0x4
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                              0x1
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_BMSK                                                      0x1
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_SHFT                                                      0x0
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_PCNOC_BFDCD_CMD_RCGR_UPDATE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00027004)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027004)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_RMSK                                                           0x71f
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR, HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_RMSK)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_ADDR,m,v,HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_IN)
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_BMSK                                                   0x700
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SHFT                                                     0x8
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                0x0
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                0x1
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                0x2
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                0x3
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                0x4
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                0x5
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                0x6
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                0x7
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_BMSK                                                    0x1f
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_SHFT                                                     0x0
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                              0x0
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                0x1
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                              0x2
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                0x3
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                              0x4
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                0x5
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                              0x6
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                0x7
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                              0x8
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                0x9
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                              0xa
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                0xb
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                              0xc
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                0xd
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                              0xe
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                0xf
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                             0x10
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV9_FVAL                                               0x11
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                             0x12
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV10_FVAL                                              0x13
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                            0x14
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV11_FVAL                                              0x15
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                            0x16
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV12_FVAL                                              0x17
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                            0x18
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV13_FVAL                                              0x19
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                            0x1a
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV14_FVAL                                              0x1b
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                            0x1c
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV15_FVAL                                              0x1d
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                            0x1e
#define HWIO_GCC_PCNOC_BFDCD_CFG_RCGR_SRC_DIV_DIV16_FVAL                                              0x1f

#define HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00026020)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026020)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_SYS_NOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00026024)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026024)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK                                                 0x80000001
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00026028)
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026028)
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_RMSK                                                     0x80000000
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_ADDR, HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_SYS_NOC_APSS_AHB_CBCR_CLK_OFF_SHFT                                                   0x1f

#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002602c)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002602c)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_PCNOC_AHB_CBCR_ADDR, HWIO_GCC_SNOC_PCNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_PCNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_PCNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_PCNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_PCNOC_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_SNOC_PCNOC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_SYS_NOC_AT_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00026030)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00026030)
#define HWIO_GCC_SYS_NOC_AT_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_SYS_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, HWIO_GCC_SYS_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AT_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_PCNOC_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00027018)
#define HWIO_GCC_PCNOC_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027018)
#define HWIO_GCC_PCNOC_BCR_RMSK                                                                        0x1
#define HWIO_GCC_PCNOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BCR_ADDR, HWIO_GCC_PCNOC_BCR_RMSK)
#define HWIO_GCC_PCNOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BCR_IN)
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_PCNOC_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_PCNOC_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002701c)
#define HWIO_GCC_PCNOC_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002701c)
#define HWIO_GCC_PCNOC_AHB_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_PCNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_PCNOC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00032024)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032024)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_RMSK                                                        0xf0008001
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR, HWIO_GCC_PCNOC_DDR_CFG_CBCR_RMSK)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_DDR_CFG_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_DDR_CFG_CBCR_IN)
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                               0x70000000
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                     0x1c
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                  0x0
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                   0x1
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_PCNOC_DDR_CFG_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00027024)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027024)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_RPM_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_RPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_RPM_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_PCNOC_RPM_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_PCNOC_AT_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00027028)
#define HWIO_GCC_PCNOC_AT_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00027028)
#define HWIO_GCC_PCNOC_AT_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_PCNOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_AT_CBCR_ADDR, HWIO_GCC_PCNOC_AT_CBCR_RMSK)
#define HWIO_GCC_PCNOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_AT_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_AT_CBCR_IN)
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_PCNOC_AT_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00017000)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017000)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_RMSK                                                     0xf0008001
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR, HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_RMSK)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_IN)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                               0x0
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                0x1
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_SHFT                                                 0x0
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_IMEM_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e000)
#define HWIO_GCC_IMEM_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e000)
#define HWIO_GCC_IMEM_BCR_RMSK                                                                         0x1
#define HWIO_GCC_IMEM_BCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, HWIO_GCC_IMEM_BCR_RMSK)
#define HWIO_GCC_IMEM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, m)
#define HWIO_GCC_IMEM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_BCR_ADDR,v)
#define HWIO_GCC_IMEM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_BCR_ADDR,m,v,HWIO_GCC_IMEM_BCR_IN)
#define HWIO_GCC_IMEM_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_IMEM_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_IMEM_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_IMEM_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_IMEM_AXI_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e004)
#define HWIO_GCC_IMEM_AXI_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e004)
#define HWIO_GCC_IMEM_AXI_CBCR_RMSK                                                             0xf000fff0
#define HWIO_GCC_IMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, HWIO_GCC_IMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_IMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_IMEM_AXI_CBCR_IN)
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK15_FVAL                                                      0xf

#define HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e008)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000e008)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK                                                         0xf0008001
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_IMEM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_MMSS_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b000)
#define HWIO_GCC_MMSS_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004b000)
#define HWIO_GCC_MMSS_BCR_RMSK                                                                         0x3
#define HWIO_GCC_MMSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_BCR_ADDR, HWIO_GCC_MMSS_BCR_RMSK)
#define HWIO_GCC_MMSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_BCR_ADDR, m)
#define HWIO_GCC_MMSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_BCR_ADDR,v)
#define HWIO_GCC_MMSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_BCR_ADDR,m,v,HWIO_GCC_MMSS_BCR_IN)
#define HWIO_GCC_MMSS_BCR_UNUSED_GMEM_AXI_ARES_BMSK                                                    0x2
#define HWIO_GCC_MMSS_BCR_UNUSED_GMEM_AXI_ARES_SHFT                                                    0x1
#define HWIO_GCC_MMSS_BCR_UNUSED_GMEM_AXI_ARES_DISABLE_FVAL                                            0x0
#define HWIO_GCC_MMSS_BCR_UNUSED_GMEM_AXI_ARES_ENABLE_FVAL                                             0x1
#define HWIO_GCC_MMSS_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_MMSS_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_MMSS_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_MMSS_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_BIMC_GFX_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00031024)
#define HWIO_GCC_BIMC_GFX_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031024)
#define HWIO_GCC_BIMC_GFX_CBCR_RMSK                                                             0x80007ff1
#define HWIO_GCC_BIMC_GFX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GFX_CBCR_ADDR, HWIO_GCC_BIMC_GFX_CBCR_RMSK)
#define HWIO_GCC_BIMC_GFX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GFX_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_GFX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GFX_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_GFX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GFX_CBCR_ADDR,m,v,HWIO_GCC_BIMC_GFX_CBCR_IN)
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_BIMC_GFX_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_BIMC_GFX_CBCR_WAKEUP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_BIMC_GFX_CBCR_SLEEP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00049000)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049000)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK                                                          0xf0008001
#define HWIO_GCC_MSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                 0x70000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                       0x1c
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                    0x0
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                     0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00049004)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00049004)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_RMSK                                                      0x80000003
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR, HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_SHFT                                                      0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_DISABLE_FVAL                                              0x0
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_ENABLE_FVAL                                               0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00017004)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017004)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_RMSK                                                          0xf0008001
#define HWIO_GCC_RPM_CFG_XPU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR, HWIO_GCC_RPM_CFG_XPU_CBCR_RMSK)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR, m)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR,v)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CFG_XPU_CBCR_ADDR,m,v,HWIO_GCC_RPM_CFG_XPU_CBCR_IN)
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                 0x70000000
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                       0x1c
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                    0x0
#define HWIO_GCC_RPM_CFG_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                     0x1
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_RPM_CFG_XPU_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_QDSS_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00029000)
#define HWIO_GCC_QDSS_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029000)
#define HWIO_GCC_QDSS_BCR_RMSK                                                                         0x1
#define HWIO_GCC_QDSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, HWIO_GCC_QDSS_BCR_RMSK)
#define HWIO_GCC_QDSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, m)
#define HWIO_GCC_QDSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_BCR_ADDR,v)
#define HWIO_GCC_QDSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_BCR_ADDR,m,v,HWIO_GCC_QDSS_BCR_IN)
#define HWIO_GCC_QDSS_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_QDSS_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_QDSS_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_QDSS_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00029004)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029004)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00029008)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029008)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK                                                         0xf0008001
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002900c)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002900c)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_QDSS_AT_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR, HWIO_GCC_QDSS_AT_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_AT_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QDSS_AT_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_QDSS_AT_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_SHFT                                                          0x0
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00029010)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029010)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_RMSK                                                               0x71f
#define HWIO_GCC_QDSS_AT_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR, HWIO_GCC_QDSS_AT_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_AT_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                    0x0
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                    0x1
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                    0x2
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                    0x3
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                    0x4
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                    0x5
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                    0x6
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                    0x7
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_SHFT                                                         0x0
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                  0x0
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                    0x1
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                  0x2
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                    0x3
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                  0x4
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                    0x5
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                  0x6
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                    0x7
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                  0x8
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                    0x9
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                  0xa
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                    0xb
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                  0xc
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                    0xd
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                  0xe
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                    0xf
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                 0x10
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                   0x11
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                 0x12
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                  0x13
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                0x14
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                  0x15
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                0x16
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                  0x17
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                0x18
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                  0x19
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                0x1a
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                  0x1b
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                0x1c
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                  0x1d
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                0x1e
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                  0x1f

#define HWIO_GCC_QDSS_AT_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00029024)
#define HWIO_GCC_QDSS_AT_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029024)
#define HWIO_GCC_QDSS_AT_CBCR_RMSK                                                              0x80007ff1
#define HWIO_GCC_QDSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CBCR_ADDR, HWIO_GCC_QDSS_AT_CBCR_RMSK)
#define HWIO_GCC_QDSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CBCR_ADDR,m,v,HWIO_GCC_QDSS_AT_CBCR_IN)
#define HWIO_GCC_QDSS_AT_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QDSS_AT_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00029028)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029028)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_ETR_USB_CBCR_IN)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002902c)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002902c)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_QDSS_STM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00029030)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029030)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_QDSS_STM_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00029044)
#define HWIO_GCC_QDSS_STM_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029044)
#define HWIO_GCC_QDSS_STM_CBCR_RMSK                                                             0xf0008001
#define HWIO_GCC_QDSS_STM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, HWIO_GCC_QDSS_STM_CBCR_RMSK)
#define HWIO_GCC_QDSS_STM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CBCR_ADDR,m,v,HWIO_GCC_QDSS_STM_CBCR_IN)
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00029048)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029048)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK                                                  0x80000013
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_BMSK                                         0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_SHFT                                               0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                         0x10
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                          0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_BMSK                                                 0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_SHFT                                                 0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_BMSK                                                  0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_SHFT                                                  0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0002904c)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002904c)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK                                                       0x71f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_BMSK                                               0x700
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SHFT                                                 0x8
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC0_FVAL                                            0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC1_FVAL                                            0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC2_FVAL                                            0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC3_FVAL                                            0x3
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC4_FVAL                                            0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC5_FVAL                                            0x5
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC6_FVAL                                            0x6
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC7_FVAL                                            0x7
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_BMSK                                                0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_SHFT                                                 0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                          0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV1_FVAL                                            0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                          0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV2_FVAL                                            0x3
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                          0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV3_FVAL                                            0x5
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                          0x6
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV4_FVAL                                            0x7
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                          0x8
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV5_FVAL                                            0x9
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                          0xa
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV6_FVAL                                            0xb
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                          0xc
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV7_FVAL                                            0xd
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                          0xe
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV8_FVAL                                            0xf
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                         0x10
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV9_FVAL                                           0x11
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                         0x12
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV10_FVAL                                          0x13
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                        0x14
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV11_FVAL                                          0x15
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                        0x16
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV12_FVAL                                          0x17
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                        0x18
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV13_FVAL                                          0x19
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                        0x1a
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV14_FVAL                                          0x1b
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                        0x1c
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV15_FVAL                                          0x1d
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                        0x1e
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV16_FVAL                                          0x1f

#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00029060)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029060)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029064)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029064)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TSCTR_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029068)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029068)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TSCTR_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0002907c)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002907c)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00029080)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029080)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_QDSS_DAP_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00029084)
#define HWIO_GCC_QDSS_DAP_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029084)
#define HWIO_GCC_QDSS_DAP_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_QDSS_DAP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, HWIO_GCC_QDSS_DAP_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00029088)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029088)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0002908c)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002908c)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00029090)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00029090)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_RMSK                                                     0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_SHFT                                                 0x0
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_QPIC_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f000)
#define HWIO_GCC_QPIC_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f000)
#define HWIO_GCC_QPIC_BCR_RMSK                                                                         0x1
#define HWIO_GCC_QPIC_BCR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_BCR_ADDR, HWIO_GCC_QPIC_BCR_RMSK)
#define HWIO_GCC_QPIC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_BCR_ADDR, m)
#define HWIO_GCC_QPIC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_BCR_ADDR,v)
#define HWIO_GCC_QPIC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_BCR_ADDR,m,v,HWIO_GCC_QPIC_BCR_IN)
#define HWIO_GCC_QPIC_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_QPIC_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_QPIC_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_QPIC_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_QPIC_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f004)
#define HWIO_GCC_QPIC_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f004)
#define HWIO_GCC_QPIC_CMD_RCGR_RMSK                                                             0x800000f3
#define HWIO_GCC_QPIC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_CMD_RCGR_ADDR, HWIO_GCC_QPIC_CMD_RCGR_RMSK)
#define HWIO_GCC_QPIC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QPIC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QPIC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_CMD_RCGR_ADDR,m,v,HWIO_GCC_QPIC_CMD_RCGR_IN)
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_D_BMSK                                                           0x80
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_D_SHFT                                                            0x7
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_M_BMSK                                                           0x40
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_M_SHFT                                                            0x6
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_N_BMSK                                                           0x20
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_N_SHFT                                                            0x5
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_QPIC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_QPIC_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_QPIC_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_QPIC_CMD_RCGR_UPDATE_SHFT                                                             0x0
#define HWIO_GCC_QPIC_CMD_RCGR_UPDATE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_QPIC_CMD_RCGR_UPDATE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_QPIC_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f008)
#define HWIO_GCC_QPIC_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f008)
#define HWIO_GCC_QPIC_CFG_RCGR_RMSK                                                                 0x371f
#define HWIO_GCC_QPIC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_CFG_RCGR_ADDR, HWIO_GCC_QPIC_CFG_RCGR_RMSK)
#define HWIO_GCC_QPIC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QPIC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QPIC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_CFG_RCGR_ADDR,m,v,HWIO_GCC_QPIC_CFG_RCGR_IN)
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_BMSK                                                            0x3000
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_SHFT                                                               0xc
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_BYPASS_FVAL                                                        0x0
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_SWALLOW_FVAL                                                       0x1
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                     0x2
#define HWIO_GCC_QPIC_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                   0x3
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                       0x0
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                       0x1
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                       0x2
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                       0x3
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                       0x4
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                       0x5
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                       0x6
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                       0x7
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_SHFT                                                            0x0
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                     0x0
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                       0x1
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                     0x2
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                       0x3
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                     0x4
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                       0x5
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                     0x6
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                       0x7
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                     0x8
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                       0x9
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                     0xa
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                       0xb
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                     0xc
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                       0xd
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                     0xe
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                       0xf
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                    0x10
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                      0x11
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                    0x12
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                     0x13
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                   0x14
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                     0x15
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                   0x16
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                     0x17
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                   0x18
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                     0x19
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                   0x1a
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                     0x1b
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                   0x1c
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                     0x1d
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                   0x1e
#define HWIO_GCC_QPIC_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                     0x1f

#define HWIO_GCC_QPIC_M_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f00c)
#define HWIO_GCC_QPIC_M_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f00c)
#define HWIO_GCC_QPIC_M_RMSK                                                                          0xff
#define HWIO_GCC_QPIC_M_IN          \
        in_dword_masked(HWIO_GCC_QPIC_M_ADDR, HWIO_GCC_QPIC_M_RMSK)
#define HWIO_GCC_QPIC_M_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_M_ADDR, m)
#define HWIO_GCC_QPIC_M_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_M_ADDR,v)
#define HWIO_GCC_QPIC_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_M_ADDR,m,v,HWIO_GCC_QPIC_M_IN)
#define HWIO_GCC_QPIC_M_M_BMSK                                                                        0xff
#define HWIO_GCC_QPIC_M_M_SHFT                                                                         0x0

#define HWIO_GCC_QPIC_N_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f010)
#define HWIO_GCC_QPIC_N_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f010)
#define HWIO_GCC_QPIC_N_RMSK                                                                          0xff
#define HWIO_GCC_QPIC_N_IN          \
        in_dword_masked(HWIO_GCC_QPIC_N_ADDR, HWIO_GCC_QPIC_N_RMSK)
#define HWIO_GCC_QPIC_N_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_N_ADDR, m)
#define HWIO_GCC_QPIC_N_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_N_ADDR,v)
#define HWIO_GCC_QPIC_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_N_ADDR,m,v,HWIO_GCC_QPIC_N_IN)
#define HWIO_GCC_QPIC_N_NOT_N_MINUS_M_BMSK                                                            0xff
#define HWIO_GCC_QPIC_N_NOT_N_MINUS_M_SHFT                                                             0x0

#define HWIO_GCC_QPIC_D_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f014)
#define HWIO_GCC_QPIC_D_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f014)
#define HWIO_GCC_QPIC_D_RMSK                                                                          0xff
#define HWIO_GCC_QPIC_D_IN          \
        in_dword_masked(HWIO_GCC_QPIC_D_ADDR, HWIO_GCC_QPIC_D_RMSK)
#define HWIO_GCC_QPIC_D_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_D_ADDR, m)
#define HWIO_GCC_QPIC_D_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_D_ADDR,v)
#define HWIO_GCC_QPIC_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_D_ADDR,m,v,HWIO_GCC_QPIC_D_IN)
#define HWIO_GCC_QPIC_D_NOT_2D_BMSK                                                                   0xff
#define HWIO_GCC_QPIC_D_NOT_2D_SHFT                                                                    0x0

#define HWIO_GCC_QPIC_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f018)
#define HWIO_GCC_QPIC_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f018)
#define HWIO_GCC_QPIC_CBCR_RMSK                                                                 0x80007ff1
#define HWIO_GCC_QPIC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_CBCR_ADDR, HWIO_GCC_QPIC_CBCR_RMSK)
#define HWIO_GCC_QPIC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_CBCR_ADDR, m)
#define HWIO_GCC_QPIC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_CBCR_ADDR,v)
#define HWIO_GCC_QPIC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_CBCR_ADDR,m,v,HWIO_GCC_QPIC_CBCR_IN)
#define HWIO_GCC_QPIC_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_QPIC_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_QPIC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_QPIC_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_QPIC_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK0_FVAL                                                          0x0
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK1_FVAL                                                          0x1
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK2_FVAL                                                          0x2
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK3_FVAL                                                          0x3
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK4_FVAL                                                          0x4
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK5_FVAL                                                          0x5
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK6_FVAL                                                          0x6
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK7_FVAL                                                          0x7
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK8_FVAL                                                          0x8
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK9_FVAL                                                          0x9
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK10_FVAL                                                         0xa
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK11_FVAL                                                         0xb
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK12_FVAL                                                         0xc
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK13_FVAL                                                         0xd
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK14_FVAL                                                         0xe
#define HWIO_GCC_QPIC_CBCR_WAKEUP_CLOCK15_FVAL                                                         0xf
#define HWIO_GCC_QPIC_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_QPIC_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK0_FVAL                                                           0x0
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK1_FVAL                                                           0x1
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK2_FVAL                                                           0x2
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK3_FVAL                                                           0x3
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK4_FVAL                                                           0x4
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK5_FVAL                                                           0x5
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK6_FVAL                                                           0x6
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK7_FVAL                                                           0x7
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK8_FVAL                                                           0x8
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK9_FVAL                                                           0x9
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK10_FVAL                                                          0xa
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK11_FVAL                                                          0xb
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK12_FVAL                                                          0xc
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK13_FVAL                                                          0xd
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK14_FVAL                                                          0xe
#define HWIO_GCC_QPIC_CBCR_SLEEP_CLOCK15_FVAL                                                          0xf
#define HWIO_GCC_QPIC_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_QPIC_CBCR_CLK_ENABLE_SHFT                                                             0x0
#define HWIO_GCC_QPIC_CBCR_CLK_ENABLE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_QPIC_CBCR_CLK_ENABLE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_QPIC_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f01c)
#define HWIO_GCC_QPIC_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f01c)
#define HWIO_GCC_QPIC_AHB_CBCR_RMSK                                                             0xf000fff3
#define HWIO_GCC_QPIC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_AHB_CBCR_ADDR, HWIO_GCC_QPIC_AHB_CBCR_RMSK)
#define HWIO_GCC_QPIC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QPIC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QPIC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_AHB_CBCR_ADDR,m,v,HWIO_GCC_QPIC_AHB_CBCR_IN)
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_QPIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_QPIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_QPIC_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_QPIC_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_QPIC_AHB_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_QPIC_AHB_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_QPIC_AHB_CBCR_HW_CTL_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_QPIC_AHB_CBCR_HW_CTL_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_QPIC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f020)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003f020)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_QPIC_SYSTEM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR, HWIO_GCC_QPIC_SYSTEM_CBCR_RMSK)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR, m)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR,v)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QPIC_SYSTEM_CBCR_ADDR,m,v,HWIO_GCC_QPIC_SYSTEM_CBCR_IN)
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_QPIC_SYSTEM_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00030000)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030000)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK                                                        0x80000002
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                               0x0
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                0x1

#define HWIO_GCC_USB_HS_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00041000)
#define HWIO_GCC_USB_HS_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041000)
#define HWIO_GCC_USB_HS_BCR_RMSK                                                                       0x1
#define HWIO_GCC_USB_HS_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_BCR_ADDR, HWIO_GCC_USB_HS_BCR_RMSK)
#define HWIO_GCC_USB_HS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_BCR_ADDR, m)
#define HWIO_GCC_USB_HS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_BCR_ADDR,v)
#define HWIO_GCC_USB_HS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_BCR_ADDR,m,v,HWIO_GCC_USB_HS_BCR_IN)
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00041004)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041004)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_RMSK                                                        0x80007ff1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CBCR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CBCR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                             0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                              0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                            0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                             0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK0_FVAL                                                 0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK1_FVAL                                                 0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK2_FVAL                                                 0x2
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK3_FVAL                                                 0x3
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK4_FVAL                                                 0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK5_FVAL                                                 0x5
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK6_FVAL                                                 0x6
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK7_FVAL                                                 0x7
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK8_FVAL                                                 0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK9_FVAL                                                 0x9
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK10_FVAL                                                0xa
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK11_FVAL                                                0xb
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK12_FVAL                                                0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK13_FVAL                                                0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK14_FVAL                                                0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK15_FVAL                                                0xf
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_SHFT                                                         0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK0_FVAL                                                  0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK1_FVAL                                                  0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK2_FVAL                                                  0x2
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK3_FVAL                                                  0x3
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK4_FVAL                                                  0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK5_FVAL                                                  0x5
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK6_FVAL                                                  0x6
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK7_FVAL                                                  0x7
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK8_FVAL                                                  0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK9_FVAL                                                  0x9
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK10_FVAL                                                 0xa
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK11_FVAL                                                 0xb
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK12_FVAL                                                 0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK13_FVAL                                                 0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK14_FVAL                                                 0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK15_FVAL                                                 0xf
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_USB_HS_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00041008)
#define HWIO_GCC_USB_HS_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041008)
#define HWIO_GCC_USB_HS_AHB_CBCR_RMSK                                                           0xf000fff1
#define HWIO_GCC_USB_HS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_AHB_CBCR_ADDR, HWIO_GCC_USB_HS_AHB_CBCR_RMSK)
#define HWIO_GCC_USB_HS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_AHB_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_AHB_CBCR_IN)
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00041030)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041030)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_RMSK                                                   0xf0008001
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR, HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_IN)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                          0x70000000
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                0x1c
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                  0x8000
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                     0xf
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                             0x0
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                              0x1
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                               0x0
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                        0x1

#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004100c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004100c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_RMSK                                             0x80000001
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                         0x0
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00041010)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041010)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00041014)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041014)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC0_FVAL                                              0x0
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC1_FVAL                                              0x1
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC2_FVAL                                              0x2
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC3_FVAL                                              0x3
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC4_FVAL                                              0x4
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC5_FVAL                                              0x5
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC6_FVAL                                              0x6
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC7_FVAL                                              0x7
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_USB2A_PHY_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00041028)
#define HWIO_GCC_USB2A_PHY_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041028)
#define HWIO_GCC_USB2A_PHY_BCR_RMSK                                                                    0x1
#define HWIO_GCC_USB2A_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB2A_PHY_BCR_ADDR, HWIO_GCC_USB2A_PHY_BCR_RMSK)
#define HWIO_GCC_USB2A_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2A_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB2A_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2A_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB2A_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2A_PHY_BCR_ADDR,m,v,HWIO_GCC_USB2A_PHY_BCR_IN)
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00041034)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041034)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_RMSK                                                             0x1
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR, HWIO_GCC_USB2_HS_PHY_ONLY_BCR_RMSK)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR, m)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR,v)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2_HS_PHY_ONLY_BCR_ADDR,m,v,HWIO_GCC_USB2_HS_PHY_ONLY_BCR_IN)
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_BLK_ARES_SHFT                                                    0x0
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_BLK_ARES_DISABLE_FVAL                                            0x0
#define HWIO_GCC_USB2_HS_PHY_ONLY_BCR_BLK_ARES_ENABLE_FVAL                                             0x1

#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00041038)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00041038)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_RMSK                                                           0x1
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR, HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_RMSK)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR, m)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR,v)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_ADDR,m,v,HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_IN)
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_USB_HS_PHY_CFG_AHB_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_QUSB2_PHY_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004103c)
#define HWIO_GCC_QUSB2_PHY_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004103c)
#define HWIO_GCC_QUSB2_PHY_BCR_RMSK                                                                    0x1
#define HWIO_GCC_QUSB2_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_QUSB2_PHY_BCR_ADDR, HWIO_GCC_QUSB2_PHY_BCR_RMSK)
#define HWIO_GCC_QUSB2_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUSB2_PHY_BCR_ADDR, m)
#define HWIO_GCC_QUSB2_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QUSB2_PHY_BCR_ADDR,v)
#define HWIO_GCC_QUSB2_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUSB2_PHY_BCR_ADDR,m,v,HWIO_GCC_QUSB2_PHY_BCR_IN)
#define HWIO_GCC_QUSB2_PHY_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_QUSB2_PHY_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_QUSB2_PHY_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_QUSB2_PHY_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0004102c)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004102c)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR, HWIO_GCC_USB2A_PHY_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB2A_PHY_SLEEP_CBCR_IN)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_SDCC1_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00042000)
#define HWIO_GCC_SDCC1_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042000)
#define HWIO_GCC_SDCC1_BCR_RMSK                                                                        0x1
#define HWIO_GCC_SDCC1_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, HWIO_GCC_SDCC1_BCR_RMSK)
#define HWIO_GCC_SDCC1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, m)
#define HWIO_GCC_SDCC1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_BCR_ADDR,v)
#define HWIO_GCC_SDCC1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_BCR_ADDR,m,v,HWIO_GCC_SDCC1_BCR_IN)
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00042004)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042004)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00042008)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042008)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x1
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x2
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x3
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_SDCC1_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004200c)
#define HWIO_GCC_SDCC1_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004200c)
#define HWIO_GCC_SDCC1_APPS_M_RMSK                                                                    0xff
#define HWIO_GCC_SDCC1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, HWIO_GCC_SDCC1_APPS_M_RMSK)
#define HWIO_GCC_SDCC1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_M_ADDR,m,v,HWIO_GCC_SDCC1_APPS_M_IN)
#define HWIO_GCC_SDCC1_APPS_M_M_BMSK                                                                  0xff
#define HWIO_GCC_SDCC1_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_SDCC1_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00042010)
#define HWIO_GCC_SDCC1_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042010)
#define HWIO_GCC_SDCC1_APPS_N_RMSK                                                                    0xff
#define HWIO_GCC_SDCC1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, HWIO_GCC_SDCC1_APPS_N_RMSK)
#define HWIO_GCC_SDCC1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_N_ADDR,m,v,HWIO_GCC_SDCC1_APPS_N_IN)
#define HWIO_GCC_SDCC1_APPS_N_NOT_N_MINUS_M_BMSK                                                      0xff
#define HWIO_GCC_SDCC1_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_SDCC1_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00042014)
#define HWIO_GCC_SDCC1_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042014)
#define HWIO_GCC_SDCC1_APPS_D_RMSK                                                                    0xff
#define HWIO_GCC_SDCC1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, HWIO_GCC_SDCC1_APPS_D_RMSK)
#define HWIO_GCC_SDCC1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_D_ADDR,m,v,HWIO_GCC_SDCC1_APPS_D_IN)
#define HWIO_GCC_SDCC1_APPS_D_NOT_2D_BMSK                                                             0xff
#define HWIO_GCC_SDCC1_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_SDCC1_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00042018)
#define HWIO_GCC_SDCC1_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042018)
#define HWIO_GCC_SDCC1_APPS_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_SDCC1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, HWIO_GCC_SDCC1_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CBCR_IN)
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SDCC1_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004201c)
#define HWIO_GCC_SDCC1_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004201c)
#define HWIO_GCC_SDCC1_AHB_CBCR_RMSK                                                            0xf000fff1
#define HWIO_GCC_SDCC1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, HWIO_GCC_SDCC1_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_AHB_CBCR_IN)
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_SDCC1_MISC_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00042020)
#define HWIO_GCC_SDCC1_MISC_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00042020)
#define HWIO_GCC_SDCC1_MISC_RMSK                                                                       0x1
#define HWIO_GCC_SDCC1_MISC_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_MISC_ADDR, HWIO_GCC_SDCC1_MISC_RMSK)
#define HWIO_GCC_SDCC1_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_MISC_ADDR, m)
#define HWIO_GCC_SDCC1_MISC_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_MISC_ADDR,v)
#define HWIO_GCC_SDCC1_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_MISC_ADDR,m,v,HWIO_GCC_SDCC1_MISC_IN)
#define HWIO_GCC_SDCC1_MISC_CDC_ARES_BMSK                                                              0x1
#define HWIO_GCC_SDCC1_MISC_CDC_ARES_SHFT                                                              0x0
#define HWIO_GCC_SDCC1_MISC_CDC_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SDCC1_MISC_CDC_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_SDCC2_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00043000)
#define HWIO_GCC_SDCC2_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043000)
#define HWIO_GCC_SDCC2_BCR_RMSK                                                                        0x1
#define HWIO_GCC_SDCC2_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_BCR_ADDR, HWIO_GCC_SDCC2_BCR_RMSK)
#define HWIO_GCC_SDCC2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_BCR_ADDR, m)
#define HWIO_GCC_SDCC2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_BCR_ADDR,v)
#define HWIO_GCC_SDCC2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_BCR_ADDR,m,v,HWIO_GCC_SDCC2_BCR_IN)
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00043004)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043004)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00043008)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043008)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x0
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x1
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x2
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x3
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_SDCC2_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004300c)
#define HWIO_GCC_SDCC2_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004300c)
#define HWIO_GCC_SDCC2_APPS_M_RMSK                                                                    0xff
#define HWIO_GCC_SDCC2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_M_ADDR, HWIO_GCC_SDCC2_APPS_M_RMSK)
#define HWIO_GCC_SDCC2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_M_ADDR,m,v,HWIO_GCC_SDCC2_APPS_M_IN)
#define HWIO_GCC_SDCC2_APPS_M_M_BMSK                                                                  0xff
#define HWIO_GCC_SDCC2_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_SDCC2_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00043010)
#define HWIO_GCC_SDCC2_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043010)
#define HWIO_GCC_SDCC2_APPS_N_RMSK                                                                    0xff
#define HWIO_GCC_SDCC2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_N_ADDR, HWIO_GCC_SDCC2_APPS_N_RMSK)
#define HWIO_GCC_SDCC2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_N_ADDR,m,v,HWIO_GCC_SDCC2_APPS_N_IN)
#define HWIO_GCC_SDCC2_APPS_N_NOT_N_MINUS_M_BMSK                                                      0xff
#define HWIO_GCC_SDCC2_APPS_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_SDCC2_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00043014)
#define HWIO_GCC_SDCC2_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043014)
#define HWIO_GCC_SDCC2_APPS_D_RMSK                                                                    0xff
#define HWIO_GCC_SDCC2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_D_ADDR, HWIO_GCC_SDCC2_APPS_D_RMSK)
#define HWIO_GCC_SDCC2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_D_ADDR,m,v,HWIO_GCC_SDCC2_APPS_D_IN)
#define HWIO_GCC_SDCC2_APPS_D_NOT_2D_BMSK                                                             0xff
#define HWIO_GCC_SDCC2_APPS_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_SDCC2_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00043018)
#define HWIO_GCC_SDCC2_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00043018)
#define HWIO_GCC_SDCC2_APPS_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_SDCC2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, HWIO_GCC_SDCC2_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CBCR_IN)
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SDCC2_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004301c)
#define HWIO_GCC_SDCC2_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004301c)
#define HWIO_GCC_SDCC2_AHB_CBCR_RMSK                                                            0xf000fff1
#define HWIO_GCC_SDCC2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, HWIO_GCC_SDCC2_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_AHB_CBCR_IN)
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP1_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001000)
#define HWIO_GCC_BLSP1_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001000)
#define HWIO_GCC_BLSP1_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, HWIO_GCC_BLSP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_BCR_IN)
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00001004)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001004)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK                                                          0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_SHFT                                                        0x1f

#define HWIO_GCC_BLSP1_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001008)
#define HWIO_GCC_BLSP1_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001008)
#define HWIO_GCC_BLSP1_AHB_CBCR_RMSK                                                            0xf000fff0
#define HWIO_GCC_BLSP1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, HWIO_GCC_BLSP1_AHB_CBCR_RMSK)
#define HWIO_GCC_BLSP1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_AHB_CBCR_IN)
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                     0xf

#define HWIO_GCC_BLSP1_QUP1_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00002000)
#define HWIO_GCC_BLSP1_QUP1_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002000)
#define HWIO_GCC_BLSP1_QUP1_BCR_RMSK                                                                   0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, HWIO_GCC_BLSP1_QUP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_BCR_IN)
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00002004)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002004)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00002008)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002008)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000200c)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000200c)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_RMSK                                              0x80000013
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00002010)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002010)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_RMSK                                                   0x71f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00003000)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003000)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_RMSK                                              0x80000013
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00003004)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003004)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_RMSK                                                   0x71f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00004000)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004000)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_RMSK                                              0x80000013
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00004004)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004004)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_RMSK                                                   0x71f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00005000)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005000)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_RMSK                                              0x80000013
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00005004)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005004)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_RMSK                                                   0x71f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00006000)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00006000)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_RMSK                                              0x80000013
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00006004)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00006004)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_RMSK                                                   0x71f
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00007000)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007000)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_RMSK                                              0x80000013
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00007004)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007004)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_RMSK                                                   0x71f
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00002024)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002024)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK                                              0x800000f3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                            0x80
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                             0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                            0x40
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                             0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                            0x20
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                             0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00002028)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002028)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK                                                  0x371f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_BMSK                                             0x3000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SHFT                                                0xc
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                         0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                    0x3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000202c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000202c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_BMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00002030)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002030)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                             0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                              0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00002034)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002034)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_NOT_2D_BMSK                                                    0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_NOT_2D_SHFT                                                     0x0

#define HWIO_GCC_BLSP1_UART1_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00002038)
#define HWIO_GCC_BLSP1_UART1_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002038)
#define HWIO_GCC_BLSP1_UART1_BCR_RMSK                                                                  0x1
#define HWIO_GCC_BLSP1_UART1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, HWIO_GCC_BLSP1_UART1_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_BCR_IN)
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000203c)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000203c)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK                                                     0x80000001
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_SHFT                                                 0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00002040)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002040)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00002044)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002044)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK                                                 0x800000f3
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_BMSK                                               0x80
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_BMSK                                               0x40
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_BMSK                                               0x20
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                        0x10
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                         0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                         0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_BMSK                                                 0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_SHFT                                                 0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00002048)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002048)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK                                                     0x371f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_BMSK                                                0x3000
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SHFT                                                   0xc
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                           0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                         0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                       0x3
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_BMSK                                              0x700
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                0x8
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                           0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                           0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                           0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                           0x3
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                           0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                           0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                           0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                           0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_BMSK                                               0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                         0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                           0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                         0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                           0x3
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                         0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                           0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                         0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                           0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                         0x8
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                           0x9
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                         0xa
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                           0xb
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                         0xc
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                           0xd
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                         0xe
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                           0xf
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                        0x10
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                          0x11
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                        0x12
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                         0x13
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                       0x14
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                         0x15
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                       0x16
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                         0x17
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                       0x18
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                         0x19
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                       0x1a
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                         0x1b
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                       0x1c
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                         0x1d
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                       0x1e
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                         0x1f

#define HWIO_GCC_BLSP1_UART1_APPS_M_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000204c)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000204c)
#define HWIO_GCC_BLSP1_UART1_APPS_M_RMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, HWIO_GCC_BLSP1_UART1_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_BMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_SHFT                                                             0x0

#define HWIO_GCC_BLSP1_UART1_APPS_N_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00002050)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002050)
#define HWIO_GCC_BLSP1_UART1_APPS_N_RMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, HWIO_GCC_BLSP1_UART1_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_N_NOT_N_MINUS_M_BMSK                                              0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_NOT_N_MINUS_M_SHFT                                                 0x0

#define HWIO_GCC_BLSP1_UART1_APPS_D_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00002054)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00002054)
#define HWIO_GCC_BLSP1_UART1_APPS_D_RMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, HWIO_GCC_BLSP1_UART1_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_D_NOT_2D_BMSK                                                     0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_NOT_2D_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_QUP2_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00003008)
#define HWIO_GCC_BLSP1_QUP2_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003008)
#define HWIO_GCC_BLSP1_QUP2_BCR_RMSK                                                                   0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, HWIO_GCC_BLSP1_QUP2_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_BCR_IN)
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000300c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000300c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00003010)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003010)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00003014)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003014)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK                                              0x800000f3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                            0x80
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                             0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                            0x40
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                             0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                            0x20
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                             0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00003018)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003018)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK                                                  0x371f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_BMSK                                             0x3000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SHFT                                                0xc
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                         0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                    0x3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000301c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000301c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_BMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00003020)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003020)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                             0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                              0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00003024)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003024)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_NOT_2D_BMSK                                                    0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_NOT_2D_SHFT                                                     0x0

#define HWIO_GCC_BLSP1_UART2_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00003028)
#define HWIO_GCC_BLSP1_UART2_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003028)
#define HWIO_GCC_BLSP1_UART2_BCR_RMSK                                                                  0x1
#define HWIO_GCC_BLSP1_UART2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, HWIO_GCC_BLSP1_UART2_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_BCR_IN)
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000302c)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000302c)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK                                                     0x80000001
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_SHFT                                                 0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00003030)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003030)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00003034)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003034)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK                                                 0x800000f3
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                        0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                              0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_BMSK                                               0x80
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_BMSK                                               0x40
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_BMSK                                               0x20
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                        0x10
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                         0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                         0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_BMSK                                                 0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_SHFT                                                 0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00003038)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003038)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK                                                     0x371f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_BMSK                                                0x3000
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SHFT                                                   0xc
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                           0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                         0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                       0x3
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_BMSK                                              0x700
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                0x8
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                           0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                           0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                           0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                           0x3
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                           0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                           0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                           0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                           0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_BMSK                                               0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                         0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                           0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                         0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                           0x3
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                         0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                           0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                         0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                           0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                         0x8
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                           0x9
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                         0xa
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                           0xb
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                         0xc
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                           0xd
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                         0xe
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                           0xf
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                        0x10
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                          0x11
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                        0x12
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                         0x13
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                       0x14
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                         0x15
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                       0x16
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                         0x17
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                       0x18
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                         0x19
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                       0x1a
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                         0x1b
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                       0x1c
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                         0x1d
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                       0x1e
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                         0x1f

#define HWIO_GCC_BLSP1_UART2_APPS_M_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000303c)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000303c)
#define HWIO_GCC_BLSP1_UART2_APPS_M_RMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, HWIO_GCC_BLSP1_UART2_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_BMSK                                                          0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_SHFT                                                             0x0

#define HWIO_GCC_BLSP1_UART2_APPS_N_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00003040)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003040)
#define HWIO_GCC_BLSP1_UART2_APPS_N_RMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, HWIO_GCC_BLSP1_UART2_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_N_NOT_N_MINUS_M_BMSK                                              0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_NOT_N_MINUS_M_SHFT                                                 0x0

#define HWIO_GCC_BLSP1_UART2_APPS_D_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00003044)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00003044)
#define HWIO_GCC_BLSP1_UART2_APPS_D_RMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, HWIO_GCC_BLSP1_UART2_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_D_NOT_2D_BMSK                                                     0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_NOT_2D_SHFT                                                        0x0

#define HWIO_GCC_BLSP1_QUP3_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00004018)
#define HWIO_GCC_BLSP1_QUP3_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004018)
#define HWIO_GCC_BLSP1_QUP3_BCR_RMSK                                                                   0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, HWIO_GCC_BLSP1_QUP3_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_BCR_IN)
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000401c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000401c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00004020)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004020)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00004024)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004024)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK                                              0x800000f3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                            0x80
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                             0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                            0x40
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                             0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                            0x20
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                             0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00004028)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004028)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK                                                  0x371f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_BMSK                                             0x3000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SHFT                                                0xc
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                         0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                    0x3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000402c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000402c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_BMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00004030)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004030)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                             0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                              0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00004034)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00004034)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_NOT_2D_BMSK                                                    0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_NOT_2D_SHFT                                                     0x0

#define HWIO_GCC_BLSP1_QUP4_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00005018)
#define HWIO_GCC_BLSP1_QUP4_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005018)
#define HWIO_GCC_BLSP1_QUP4_BCR_RMSK                                                                   0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, HWIO_GCC_BLSP1_QUP4_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_BCR_IN)
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000501c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000501c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00005020)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005020)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00005024)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005024)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK                                              0x800000f3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                            0x80
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                             0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                            0x40
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                             0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                            0x20
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                             0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00005028)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005028)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK                                                  0x371f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_BMSK                                             0x3000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SHFT                                                0xc
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                         0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                    0x3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000502c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000502c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_BMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00005030)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005030)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                             0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                              0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00005034)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00005034)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_NOT_2D_BMSK                                                    0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_NOT_2D_SHFT                                                     0x0

#define HWIO_GCC_BLSP1_QUP5_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00006018)
#define HWIO_GCC_BLSP1_QUP5_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00006018)
#define HWIO_GCC_BLSP1_QUP5_BCR_RMSK                                                                   0x1
#define HWIO_GCC_BLSP1_QUP5_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_BCR_ADDR, HWIO_GCC_BLSP1_QUP5_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_BCR_IN)
#define HWIO_GCC_BLSP1_QUP5_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_BLSP1_QUP5_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_BLSP1_QUP5_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BLSP1_QUP5_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000601c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000601c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00006020)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00006020)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00006024)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00006024)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_RMSK                                              0x800000f3
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                            0x80
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                             0x7
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                            0x40
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                             0x6
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                            0x20
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                             0x5
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00006028)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00006028)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_RMSK                                                  0x371f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_BMSK                                             0x3000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_SHFT                                                0xc
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                         0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                    0x3
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000602c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000602c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_M_BMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_M_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00006030)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00006030)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                             0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                              0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00006034)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00006034)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_NOT_2D_BMSK                                                    0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_NOT_2D_SHFT                                                     0x0

#define HWIO_GCC_BLSP1_QUP6_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00007018)
#define HWIO_GCC_BLSP1_QUP6_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007018)
#define HWIO_GCC_BLSP1_QUP6_BCR_RMSK                                                                   0x1
#define HWIO_GCC_BLSP1_QUP6_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_BCR_ADDR, HWIO_GCC_BLSP1_QUP6_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_BCR_IN)
#define HWIO_GCC_BLSP1_QUP6_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_BLSP1_QUP6_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_BLSP1_QUP6_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BLSP1_QUP6_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000701c)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000701c)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00007020)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007020)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_RMSK                                                  0x80000001
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00007024)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007024)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_RMSK                                              0x800000f3
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                     0x80000000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                           0x1f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                            0x80
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                             0x7
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                            0x40
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                             0x6
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                            0x20
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                             0x5
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                     0x10
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                      0x4
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                             0x2
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                             0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                              0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                              0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00007028)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007028)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_RMSK                                                  0x371f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_BMSK                                             0x3000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_SHFT                                                0xc
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                         0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                    0x3
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                           0x700
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                             0x8
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                        0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                        0x2
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                        0x4
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                        0x6
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                            0x1f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                             0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                      0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                        0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                      0x2
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                        0x3
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                      0x4
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                        0x5
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                      0x6
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                        0x7
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                      0x8
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                        0x9
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                      0xa
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                        0xb
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                      0xc
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                        0xd
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                      0xe
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                        0xf
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                     0x10
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                       0x11
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                     0x12
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                      0x13
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                    0x14
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                      0x15
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                    0x16
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                      0x17
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                    0x18
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                      0x19
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                    0x1a
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                      0x1b
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                    0x1c
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                      0x1d
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                    0x1e
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                      0x1f

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000702c)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000702c)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_M_BMSK                                                         0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_M_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00007030)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007030)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                             0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                              0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00007034)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00007034)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_RMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_NOT_2D_BMSK                                                    0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_NOT_2D_SHFT                                                     0x0

#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000100c)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000100c)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001010)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001010)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK                                                          0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00017008)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017008)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_RMSK                                                     0xf0008001
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                               0x0
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                0x1
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                 0x0
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_PRNG_XPU_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_PDM_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00044000)
#define HWIO_GCC_PDM_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044000)
#define HWIO_GCC_PDM_BCR_RMSK                                                                          0x1
#define HWIO_GCC_PDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, HWIO_GCC_PDM_BCR_RMSK)
#define HWIO_GCC_PDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, m)
#define HWIO_GCC_PDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_BCR_ADDR,v)
#define HWIO_GCC_PDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_BCR_ADDR,m,v,HWIO_GCC_PDM_BCR_IN)
#define HWIO_GCC_PDM_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_PDM_BCR_BLK_ARES_SHFT                                                                 0x0
#define HWIO_GCC_PDM_BCR_BLK_ARES_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_PDM_BCR_BLK_ARES_ENABLE_FVAL                                                          0x1

#define HWIO_GCC_PDM_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00044004)
#define HWIO_GCC_PDM_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044004)
#define HWIO_GCC_PDM_AHB_CBCR_RMSK                                                              0xf0008001
#define HWIO_GCC_PDM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, HWIO_GCC_PDM_AHB_CBCR_RMSK)
#define HWIO_GCC_PDM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PDM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PDM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PDM_AHB_CBCR_IN)
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                        0x0
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                         0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_PDM_XO4_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00044008)
#define HWIO_GCC_PDM_XO4_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044008)
#define HWIO_GCC_PDM_XO4_CBCR_RMSK                                                              0x80030001
#define HWIO_GCC_PDM_XO4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, HWIO_GCC_PDM_XO4_CBCR_RMSK)
#define HWIO_GCC_PDM_XO4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, m)
#define HWIO_GCC_PDM_XO4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_XO4_CBCR_ADDR,v)
#define HWIO_GCC_PDM_XO4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_XO4_CBCR_ADDR,m,v,HWIO_GCC_PDM_XO4_CBCR_IN)
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_BMSK                                                         0x30000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_SHFT                                                            0x10
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_PDM2_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0004400c)
#define HWIO_GCC_PDM2_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004400c)
#define HWIO_GCC_PDM2_CBCR_RMSK                                                                 0x80000001
#define HWIO_GCC_PDM2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, HWIO_GCC_PDM2_CBCR_RMSK)
#define HWIO_GCC_PDM2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, m)
#define HWIO_GCC_PDM2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CBCR_ADDR,v)
#define HWIO_GCC_PDM2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CBCR_ADDR,m,v,HWIO_GCC_PDM2_CBCR_IN)
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_SHFT                                                             0x0
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_PDM2_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00044010)
#define HWIO_GCC_PDM2_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044010)
#define HWIO_GCC_PDM2_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_PDM2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, HWIO_GCC_PDM2_CMD_RCGR_RMSK)
#define HWIO_GCC_PDM2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CMD_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CMD_RCGR_IN)
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_SHFT                                                             0x0
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_PDM2_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00044014)
#define HWIO_GCC_PDM2_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00044014)
#define HWIO_GCC_PDM2_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_PDM2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, HWIO_GCC_PDM2_CFG_RCGR_RMSK)
#define HWIO_GCC_PDM2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CFG_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CFG_RCGR_IN)
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                       0x0
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                       0x1
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                       0x2
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                       0x3
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                       0x4
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                       0x5
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                       0x6
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                       0x7
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_SHFT                                                            0x0
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                     0x0
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                       0x1
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                     0x2
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                       0x3
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                     0x4
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                       0x5
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                     0x6
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                       0x7
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                     0x8
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                       0x9
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                     0xa
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                       0xb
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                     0xc
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                       0xd
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                     0xe
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                       0xf
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                    0x10
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                      0x11
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                    0x12
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                     0x13
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                   0x14
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                     0x15
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                   0x16
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                     0x17
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                   0x18
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                     0x19
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                   0x1a
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                     0x1b
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                   0x1c
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                     0x1d
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                   0x1e
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                     0x1f

#define HWIO_GCC_PRNG_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00013000)
#define HWIO_GCC_PRNG_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013000)
#define HWIO_GCC_PRNG_BCR_RMSK                                                                         0x1
#define HWIO_GCC_PRNG_BCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, HWIO_GCC_PRNG_BCR_RMSK)
#define HWIO_GCC_PRNG_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, m)
#define HWIO_GCC_PRNG_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_BCR_ADDR,v)
#define HWIO_GCC_PRNG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_BCR_ADDR,m,v,HWIO_GCC_PRNG_BCR_IN)
#define HWIO_GCC_PRNG_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_PRNG_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_PRNG_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_PRNG_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_PRNG_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00013004)
#define HWIO_GCC_PRNG_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013004)
#define HWIO_GCC_PRNG_AHB_CBCR_RMSK                                                             0xf0008000
#define HWIO_GCC_PRNG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, HWIO_GCC_PRNG_AHB_CBCR_RMSK)
#define HWIO_GCC_PRNG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PRNG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PRNG_AHB_CBCR_IN)
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1

#define HWIO_GCC_TCSR_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00028000)
#define HWIO_GCC_TCSR_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028000)
#define HWIO_GCC_TCSR_BCR_RMSK                                                                         0x1
#define HWIO_GCC_TCSR_BCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, HWIO_GCC_TCSR_BCR_RMSK)
#define HWIO_GCC_TCSR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, m)
#define HWIO_GCC_TCSR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_BCR_ADDR,v)
#define HWIO_GCC_TCSR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_BCR_ADDR,m,v,HWIO_GCC_TCSR_BCR_IN)
#define HWIO_GCC_TCSR_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_TCSR_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_TCSR_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_TCSR_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_TCSR_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00028004)
#define HWIO_GCC_TCSR_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00028004)
#define HWIO_GCC_TCSR_AHB_CBCR_RMSK                                                             0xf0008001
#define HWIO_GCC_TCSR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, HWIO_GCC_TCSR_AHB_CBCR_RMSK)
#define HWIO_GCC_TCSR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TCSR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TCSR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_AHB_CBCR_ADDR,m,v,HWIO_GCC_TCSR_AHB_CBCR_IN)
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_BOOT_ROM_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00013008)
#define HWIO_GCC_BOOT_ROM_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013008)
#define HWIO_GCC_BOOT_ROM_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BOOT_ROM_BCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, HWIO_GCC_BOOT_ROM_BCR_RMSK)
#define HWIO_GCC_BOOT_ROM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_BCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_BCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_BCR_IN)
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001300c)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001300c)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK                                                         0xf000fff0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_AHB_CBCR_IN)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                           0x4000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                              0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                         0x2000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                            0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                        0x1000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                           0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                             0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                              0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_BMSK                                                       0xf00
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_SHFT                                                         0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                  0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                  0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                  0x2
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                  0x3
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                  0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                  0x5
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                  0x6
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                  0x7
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                  0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                  0x9
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                 0xa
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                 0xb
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                 0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                 0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                 0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                 0xf
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_BMSK                                                         0xf0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_SHFT                                                          0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                   0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                   0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                   0x2
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                   0x3
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                   0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                   0x5
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                   0x6
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                   0x7
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                   0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                   0x9
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                  0xa
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                  0xb
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                  0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                  0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                  0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                  0xf

#define HWIO_GCC_MSG_RAM_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0002b000)
#define HWIO_GCC_MSG_RAM_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002b000)
#define HWIO_GCC_MSG_RAM_BCR_RMSK                                                                      0x1
#define HWIO_GCC_MSG_RAM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, HWIO_GCC_MSG_RAM_BCR_RMSK)
#define HWIO_GCC_MSG_RAM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_BCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_BCR_ADDR,m,v,HWIO_GCC_MSG_RAM_BCR_IN)
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_SHFT                                                             0x0
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002b004)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002b004)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK                                                          0xf000fff0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSG_RAM_AHB_CBCR_IN)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                 0x70000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                       0x1c
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                    0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                     0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                   0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                   0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                   0x2
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                   0x3
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                   0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                   0x5
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                   0x6
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                   0x7
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                   0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                   0x9
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                  0xa
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                  0xb
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                  0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                  0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                  0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                  0xf
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                   0xf

#define HWIO_GCC_TLMM_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00034000)
#define HWIO_GCC_TLMM_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00034000)
#define HWIO_GCC_TLMM_BCR_RMSK                                                                         0x1
#define HWIO_GCC_TLMM_BCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, HWIO_GCC_TLMM_BCR_RMSK)
#define HWIO_GCC_TLMM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, m)
#define HWIO_GCC_TLMM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_BCR_ADDR,v)
#define HWIO_GCC_TLMM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_BCR_ADDR,m,v,HWIO_GCC_TLMM_BCR_IN)
#define HWIO_GCC_TLMM_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_TLMM_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_TLMM_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_TLMM_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_TLMM_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00034004)
#define HWIO_GCC_TLMM_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00034004)
#define HWIO_GCC_TLMM_AHB_CBCR_RMSK                                                             0xf0008000
#define HWIO_GCC_TLMM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_AHB_CBCR_ADDR, HWIO_GCC_TLMM_AHB_CBCR_RMSK)
#define HWIO_GCC_TLMM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1

#define HWIO_GCC_TLMM_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00034008)
#define HWIO_GCC_TLMM_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00034008)
#define HWIO_GCC_TLMM_CBCR_RMSK                                                                 0x80000000
#define HWIO_GCC_TLMM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, HWIO_GCC_TLMM_CBCR_RMSK)
#define HWIO_GCC_TLMM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_SHFT                                                               0x1f

#define HWIO_GCC_MPM_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c000)
#define HWIO_GCC_MPM_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c000)
#define HWIO_GCC_MPM_BCR_RMSK                                                                          0x1
#define HWIO_GCC_MPM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, HWIO_GCC_MPM_BCR_RMSK)
#define HWIO_GCC_MPM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, m)
#define HWIO_GCC_MPM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_BCR_ADDR,v)
#define HWIO_GCC_MPM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_BCR_ADDR,m,v,HWIO_GCC_MPM_BCR_IN)
#define HWIO_GCC_MPM_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_MPM_BCR_BLK_ARES_SHFT                                                                 0x0
#define HWIO_GCC_MPM_BCR_BLK_ARES_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_MPM_BCR_BLK_ARES_ENABLE_FVAL                                                          0x1

#define HWIO_GCC_MPM_MISC_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c004)
#define HWIO_GCC_MPM_MISC_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c004)
#define HWIO_GCC_MPM_MISC_RMSK                                                                         0x7
#define HWIO_GCC_MPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, HWIO_GCC_MPM_MISC_RMSK)
#define HWIO_GCC_MPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, m)
#define HWIO_GCC_MPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_MPM_MISC_ADDR,v)
#define HWIO_GCC_MPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_MISC_ADDR,m,v,HWIO_GCC_MPM_MISC_IN)
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_BMSK                                                       0x4
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_SHFT                                                       0x2
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_DISABLE_FVAL                                               0x0
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_ENABLE_FVAL                                                0x1
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_BMSK                                                           0x2
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_SHFT                                                           0x1
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_BMSK                                                          0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_SHFT                                                          0x0
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_MPM_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c008)
#define HWIO_GCC_MPM_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002c008)
#define HWIO_GCC_MPM_AHB_CBCR_RMSK                                                              0xf0008000
#define HWIO_GCC_MPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, HWIO_GCC_MPM_AHB_CBCR_RMSK)
#define HWIO_GCC_MPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MPM_AHB_CBCR_IN)
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                        0x0
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                         0x1

#define HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d000)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d000)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK                                                        0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, m)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_SHFT                                                      0x1f

#define HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d004)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d004)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK                                                          0xf000fff0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,m,v,HWIO_GCC_RPM_BUS_AHB_CBCR_IN)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                 0x70000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                       0x1c
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                    0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                     0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                   0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                   0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                   0x2
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                   0x3
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                   0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                   0x5
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                   0x6
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                   0x7
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                   0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                   0x9
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                  0xa
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                  0xb
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                  0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                  0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                  0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                  0xf
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                   0xf

#define HWIO_GCC_RPM_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d008)
#define HWIO_GCC_RPM_SLEEP_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d008)
#define HWIO_GCC_RPM_SLEEP_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_RPM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, HWIO_GCC_RPM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_RPM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_RPM_SLEEP_CBCR_IN)
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_RPM_TIMER_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d00c)
#define HWIO_GCC_RPM_TIMER_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d00c)
#define HWIO_GCC_RPM_TIMER_CBCR_RMSK                                                            0x80000003
#define HWIO_GCC_RPM_TIMER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, HWIO_GCC_RPM_TIMER_CBCR_RMSK)
#define HWIO_GCC_RPM_TIMER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, m)
#define HWIO_GCC_RPM_TIMER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_TIMER_CBCR_ADDR,v)
#define HWIO_GCC_RPM_TIMER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_TIMER_CBCR_ADDR,m,v,HWIO_GCC_RPM_TIMER_CBCR_IN)
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_RPM_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d010)
#define HWIO_GCC_RPM_CMD_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d010)
#define HWIO_GCC_RPM_CMD_RCGR_RMSK                                                              0x80000013
#define HWIO_GCC_RPM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, HWIO_GCC_RPM_CMD_RCGR_RMSK)
#define HWIO_GCC_RPM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CMD_RCGR_ADDR,m,v,HWIO_GCC_RPM_CMD_RCGR_IN)
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                     0x10
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                      0x4
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_SHFT                                                             0x1
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_BMSK                                                              0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_SHFT                                                              0x0
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_RPM_CFG_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d014)
#define HWIO_GCC_RPM_CFG_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d014)
#define HWIO_GCC_RPM_CFG_RCGR_RMSK                                                                   0x71f
#define HWIO_GCC_RPM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, HWIO_GCC_RPM_CFG_RCGR_RMSK)
#define HWIO_GCC_RPM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CFG_RCGR_ADDR,m,v,HWIO_GCC_RPM_CFG_RCGR_IN)
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_BMSK                                                           0x700
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SHFT                                                             0x8
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                        0x0
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                        0x1
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                        0x2
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                        0x3
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                        0x4
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                        0x5
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                        0x6
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                        0x7
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_BMSK                                                            0x1f
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_SHFT                                                             0x0
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                      0x0
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                        0x1
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                      0x2
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                        0x3
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                      0x4
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                        0x5
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                      0x6
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                        0x7
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                      0x8
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                        0x9
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                      0xa
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                        0xb
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                      0xc
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                        0xd
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                      0xe
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                        0xf
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                     0x10
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                       0x11
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                     0x12
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                      0x13
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                    0x14
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                      0x15
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                    0x16
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                      0x17
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                    0x18
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                      0x19
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                    0x1a
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                      0x1b
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                    0x1c
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                      0x1d
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                    0x1e
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                      0x1f

#define HWIO_GCC_RPM_MISC_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d028)
#define HWIO_GCC_RPM_MISC_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002d028)
#define HWIO_GCC_RPM_MISC_RMSK                                                                        0xf1
#define HWIO_GCC_RPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, HWIO_GCC_RPM_MISC_RMSK)
#define HWIO_GCC_RPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, m)
#define HWIO_GCC_RPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_RPM_MISC_ADDR,v)
#define HWIO_GCC_RPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_MISC_ADDR,m,v,HWIO_GCC_RPM_MISC_IN)
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_BMSK                                                 0xf0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_SHFT                                                  0x4
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV1_FVAL                                             0x0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV2_FVAL                                             0x1
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV3_FVAL                                             0x2
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV4_FVAL                                             0x3
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV5_FVAL                                             0x4
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV6_FVAL                                             0x5
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV7_FVAL                                             0x6
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV8_FVAL                                             0x7
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV9_FVAL                                             0x8
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV10_FVAL                                            0x9
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV11_FVAL                                            0xa
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV12_FVAL                                            0xb
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV13_FVAL                                            0xc
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV14_FVAL                                            0xd
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV15_FVAL                                            0xe
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV16_FVAL                                            0xf
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_BMSK                                                  0x1
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SHFT                                                  0x0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SCALE_NOT_DISABLE_FVAL                                0x0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SCALE_DISABLE_FVAL                                    0x1

#define HWIO_GCC_SEC_CTRL_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a000)
#define HWIO_GCC_SEC_CTRL_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a000)
#define HWIO_GCC_SEC_CTRL_BCR_RMSK                                                                     0x1
#define HWIO_GCC_SEC_CTRL_BCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, HWIO_GCC_SEC_CTRL_BCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BCR_IN)
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_ACC_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a004)
#define HWIO_GCC_ACC_CMD_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a004)
#define HWIO_GCC_ACC_CMD_RCGR_RMSK                                                              0x80000013
#define HWIO_GCC_ACC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, HWIO_GCC_ACC_CMD_RCGR_RMSK)
#define HWIO_GCC_ACC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CMD_RCGR_ADDR,m,v,HWIO_GCC_ACC_CMD_RCGR_IN)
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                     0x10
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                      0x4
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_SHFT                                                             0x1
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_BMSK                                                              0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_SHFT                                                              0x0
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_ACC_CFG_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a008)
#define HWIO_GCC_ACC_CFG_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a008)
#define HWIO_GCC_ACC_CFG_RCGR_RMSK                                                                   0x71f
#define HWIO_GCC_ACC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, HWIO_GCC_ACC_CFG_RCGR_RMSK)
#define HWIO_GCC_ACC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CFG_RCGR_ADDR,m,v,HWIO_GCC_ACC_CFG_RCGR_IN)
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_BMSK                                                           0x700
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SHFT                                                             0x8
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                        0x0
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                        0x1
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                        0x2
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                        0x3
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                        0x4
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                        0x5
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                        0x6
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                        0x7
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_BMSK                                                            0x1f
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_SHFT                                                             0x0
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                      0x0
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                        0x1
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                      0x2
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                        0x3
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                      0x4
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                        0x5
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                      0x6
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                        0x7
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                      0x8
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                        0x9
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                      0xa
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                        0xb
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                      0xc
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                        0xd
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                      0xe
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                        0xf
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                     0x10
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                       0x11
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                     0x12
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                      0x13
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                    0x14
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                      0x15
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                    0x16
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                      0x17
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                    0x18
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                      0x19
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                    0x1a
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                      0x1b
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                    0x1c
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                      0x1d
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                    0x1e
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                      0x1f

#define HWIO_GCC_ACC_MISC_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a01c)
#define HWIO_GCC_ACC_MISC_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a01c)
#define HWIO_GCC_ACC_MISC_RMSK                                                                         0x1
#define HWIO_GCC_ACC_MISC_IN          \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, HWIO_GCC_ACC_MISC_RMSK)
#define HWIO_GCC_ACC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, m)
#define HWIO_GCC_ACC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_ACC_MISC_ADDR,v)
#define HWIO_GCC_ACC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_MISC_ADDR,m,v,HWIO_GCC_ACC_MISC_IN)
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_BMSK                                                     0x1
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_SHFT                                                     0x0
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_ENABLE_FVAL                                              0x1

#define HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a020)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a020)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK                                                         0x80007ff1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_ACC_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_BMSK                                           0x4000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_SHFT                                              0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                         0x2000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                            0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                        0x1000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                           0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                             0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                              0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_BMSK                                                       0xf00
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_SHFT                                                         0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK0_FVAL                                                  0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK1_FVAL                                                  0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK2_FVAL                                                  0x2
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK3_FVAL                                                  0x3
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK4_FVAL                                                  0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK5_FVAL                                                  0x5
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK6_FVAL                                                  0x6
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK7_FVAL                                                  0x7
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK8_FVAL                                                  0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK9_FVAL                                                  0x9
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK10_FVAL                                                 0xa
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK11_FVAL                                                 0xb
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK12_FVAL                                                 0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK13_FVAL                                                 0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK14_FVAL                                                 0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK15_FVAL                                                 0xf
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_BMSK                                                         0xf0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_SHFT                                                          0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK0_FVAL                                                   0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK1_FVAL                                                   0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK2_FVAL                                                   0x2
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK3_FVAL                                                   0x3
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK4_FVAL                                                   0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK5_FVAL                                                   0x5
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK6_FVAL                                                   0x6
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK7_FVAL                                                   0x7
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK8_FVAL                                                   0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK9_FVAL                                                   0x9
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK10_FVAL                                                  0xa
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK11_FVAL                                                  0xb
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK12_FVAL                                                  0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK13_FVAL                                                  0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK14_FVAL                                                  0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK15_FVAL                                                  0xf
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a024)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a024)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK                                                         0xf0008001
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_AHB_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_SEC_CTRL_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a028)
#define HWIO_GCC_SEC_CTRL_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a028)
#define HWIO_GCC_SEC_CTRL_CBCR_RMSK                                                             0x80007ff1
#define HWIO_GCC_SEC_CTRL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, HWIO_GCC_SEC_CTRL_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a02c)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a02c)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a030)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a030)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK                                              0x80000001
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_SHFT                                          0x0
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_ENABLE_FVAL                                   0x1

#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a034)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a034)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CMD_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a038)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001a038)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CFG_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_SPMI_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e000)
#define HWIO_GCC_SPMI_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e000)
#define HWIO_GCC_SPMI_BCR_RMSK                                                                         0x1
#define HWIO_GCC_SPMI_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, HWIO_GCC_SPMI_BCR_RMSK)
#define HWIO_GCC_SPMI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, m)
#define HWIO_GCC_SPMI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_BCR_ADDR,v)
#define HWIO_GCC_SPMI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_BCR_ADDR,m,v,HWIO_GCC_SPMI_BCR_IN)
#define HWIO_GCC_SPMI_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_SPMI_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_SPMI_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_SPMI_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e004)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e004)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_SPMI_SER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e008)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e008)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_SPMI_SER_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e01c)
#define HWIO_GCC_SPMI_SER_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e01c)
#define HWIO_GCC_SPMI_SER_CBCR_RMSK                                                             0x80007ff1
#define HWIO_GCC_SPMI_SER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, HWIO_GCC_SPMI_SER_CBCR_RMSK)
#define HWIO_GCC_SPMI_SER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CBCR_ADDR,m,v,HWIO_GCC_SPMI_SER_CBCR_IN)
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e020)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e020)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_RMSK                                                       0xf0008000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR, HWIO_GCC_SPMI_PCNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_PCNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_PCNOC_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SPMI_PCNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                  0x1

#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e024)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e024)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e028)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e028)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_SPMI_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0002e03c)
#define HWIO_GCC_SPMI_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002e03c)
#define HWIO_GCC_SPMI_AHB_CBCR_RMSK                                                             0x80007ff1
#define HWIO_GCC_SPMI_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, HWIO_GCC_SPMI_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_SPDM_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f000)
#define HWIO_GCC_SPDM_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f000)
#define HWIO_GCC_SPDM_BCR_RMSK                                                                         0x1
#define HWIO_GCC_SPDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, HWIO_GCC_SPDM_BCR_RMSK)
#define HWIO_GCC_SPDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, m)
#define HWIO_GCC_SPDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BCR_ADDR,v)
#define HWIO_GCC_SPDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BCR_ADDR,m,v,HWIO_GCC_SPDM_BCR_IN)
#define HWIO_GCC_SPDM_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_SPDM_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_SPDM_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_SPDM_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK                                                         0xf0008001
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_SPDM_FF_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f00c)
#define HWIO_GCC_SPDM_FF_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f00c)
#define HWIO_GCC_SPDM_FF_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_SPDM_FF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, HWIO_GCC_SPDM_FF_CBCR_RMSK)
#define HWIO_GCC_SPDM_FF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_FF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_FF_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_FF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_FF_CBCR_ADDR,m,v,HWIO_GCC_SPDM_FF_CBCR_IN)
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_BIMC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f014)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f014)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_SNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f01c)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f01c)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_PCNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_PCNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_PCNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_SPDM_PCNOC_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_SPDM_RPM_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_RPM_CY_CBCR_IN)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_CRYPTO_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00016000)
#define HWIO_GCC_CRYPTO_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016000)
#define HWIO_GCC_CRYPTO_BCR_RMSK                                                                       0x1
#define HWIO_GCC_CRYPTO_BCR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_BCR_ADDR, HWIO_GCC_CRYPTO_BCR_RMSK)
#define HWIO_GCC_CRYPTO_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_BCR_ADDR, m)
#define HWIO_GCC_CRYPTO_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_BCR_ADDR,v)
#define HWIO_GCC_CRYPTO_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_BCR_ADDR,m,v,HWIO_GCC_CRYPTO_BCR_IN)
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_SHFT                                                              0x0
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_CRYPTO_BCR_BLK_ARES_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_CRYPTO_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00016004)
#define HWIO_GCC_CRYPTO_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016004)
#define HWIO_GCC_CRYPTO_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_CRYPTO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR, HWIO_GCC_CRYPTO_CMD_RCGR_RMSK)
#define HWIO_GCC_CRYPTO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CRYPTO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CRYPTO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_CMD_RCGR_ADDR,m,v,HWIO_GCC_CRYPTO_CMD_RCGR_IN)
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_CRYPTO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_CRYPTO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_CRYPTO_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_SHFT                                                           0x0
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_CRYPTO_CMD_RCGR_UPDATE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_CRYPTO_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00016008)
#define HWIO_GCC_CRYPTO_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016008)
#define HWIO_GCC_CRYPTO_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_CRYPTO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR, HWIO_GCC_CRYPTO_CFG_RCGR_RMSK)
#define HWIO_GCC_CRYPTO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CRYPTO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CRYPTO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_CFG_RCGR_ADDR,m,v,HWIO_GCC_CRYPTO_CFG_RCGR_IN)
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                     0x0
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                     0x1
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                     0x2
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                     0x3
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                     0x4
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                     0x5
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                     0x6
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                     0x7
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_SHFT                                                          0x0
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                   0x0
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                     0x1
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                   0x2
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                     0x3
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                   0x4
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                     0x5
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                   0x6
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                     0x7
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                   0x8
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                     0x9
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                   0xa
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                     0xb
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                   0xc
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                     0xd
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                   0xe
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                     0xf
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                  0x10
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                    0x11
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                  0x12
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                   0x13
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                 0x14
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                   0x15
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                 0x16
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                   0x17
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                 0x18
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                   0x19
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                 0x1a
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                   0x1b
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                 0x1c
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                   0x1d
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                 0x1e
#define HWIO_GCC_CRYPTO_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                   0x1f

#define HWIO_GCC_CRYPTO_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001601c)
#define HWIO_GCC_CRYPTO_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001601c)
#define HWIO_GCC_CRYPTO_CBCR_RMSK                                                               0x80007ff0
#define HWIO_GCC_CRYPTO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_CBCR_ADDR, HWIO_GCC_CRYPTO_CBCR_RMSK)
#define HWIO_GCC_CRYPTO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_CBCR_ADDR, m)
#define HWIO_GCC_CRYPTO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_CBCR_ADDR,v)
#define HWIO_GCC_CRYPTO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_CBCR_ADDR,m,v,HWIO_GCC_CRYPTO_CBCR_IN)
#define HWIO_GCC_CRYPTO_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_CRYPTO_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_CRYPTO_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_CRYPTO_CBCR_WAKEUP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_CRYPTO_CBCR_SLEEP_CLOCK15_FVAL                                                        0xf

#define HWIO_GCC_CRYPTO_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00016020)
#define HWIO_GCC_CRYPTO_AXI_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016020)
#define HWIO_GCC_CRYPTO_AXI_CBCR_RMSK                                                           0x80000000
#define HWIO_GCC_CRYPTO_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_AXI_CBCR_ADDR, HWIO_GCC_CRYPTO_AXI_CBCR_RMSK)
#define HWIO_GCC_CRYPTO_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CRYPTO_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_CRYPTO_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f

#define HWIO_GCC_CRYPTO_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00016024)
#define HWIO_GCC_CRYPTO_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00016024)
#define HWIO_GCC_CRYPTO_AHB_CBCR_RMSK                                                           0xf0008000
#define HWIO_GCC_CRYPTO_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR, HWIO_GCC_CRYPTO_AHB_CBCR_RMSK)
#define HWIO_GCC_CRYPTO_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CRYPTO_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CRYPTO_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CRYPTO_AHB_CBCR_ADDR,m,v,HWIO_GCC_CRYPTO_AHB_CBCR_IN)
#define HWIO_GCC_CRYPTO_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_CRYPTO_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_CRYPTO_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1

#define HWIO_GCC_GCC_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00030014)
#define HWIO_GCC_GCC_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030014)
#define HWIO_GCC_GCC_AHB_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_GCC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, HWIO_GCC_GCC_AHB_CBCR_RMSK)
#define HWIO_GCC_GCC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GCC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GCC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_AHB_CBCR_ADDR,m,v,HWIO_GCC_GCC_AHB_CBCR_IN)
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_GCC_XO_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00030018)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030018)
#define HWIO_GCC_GCC_XO_CMD_RCGR_RMSK                                                           0x80000002
#define HWIO_GCC_GCC_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, HWIO_GCC_GCC_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_XO_CMD_RCGR_IN)
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_GCC_XO_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00030030)
#define HWIO_GCC_GCC_XO_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030030)
#define HWIO_GCC_GCC_XO_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_GCC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, HWIO_GCC_GCC_XO_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_CBCR_IN)
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00030034)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030034)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_GCC_XO_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_DIV4_CBCR_IN)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00030038)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00030038)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_GCC_IM_SLEEP_CBCR_IN)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_BIMC_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00031000)
#define HWIO_GCC_BIMC_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031000)
#define HWIO_GCC_BIMC_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BIMC_BCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, HWIO_GCC_BIMC_BCR_RMSK)
#define HWIO_GCC_BIMC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, m)
#define HWIO_GCC_BIMC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_BCR_ADDR,v)
#define HWIO_GCC_BIMC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_BCR_ADDR,m,v,HWIO_GCC_BIMC_BCR_IN)
#define HWIO_GCC_BIMC_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BIMC_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_BIMC_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BIMC_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_BIMC_GDSCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00031004)
#define HWIO_GCC_BIMC_GDSCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031004)
#define HWIO_GCC_BIMC_GDSCR_RMSK                                                                0xf8ffffff
#define HWIO_GCC_BIMC_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, HWIO_GCC_BIMC_GDSCR_RMSK)
#define HWIO_GCC_BIMC_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, m)
#define HWIO_GCC_BIMC_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GDSCR_ADDR,v)
#define HWIO_GCC_BIMC_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GDSCR_ADDR,m,v,HWIO_GCC_BIMC_GDSCR_IN)
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_BMSK                                                         0x80000000
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_SHFT                                                               0x1f
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_BMSK                                                     0x78000000
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_SHFT                                                           0x1b
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_BMSK                                                     0xf00000
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_SHFT                                                         0x14
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_BMSK                                                       0xf0000
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_SHFT                                                          0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_BMSK                                                       0xf000
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_SHFT                                                          0xc
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_BMSK                                                    0x800
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_SHFT                                                      0xb
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_ENABLE_FVAL                                               0x1
#define HWIO_GCC_BIMC_GDSCR_RESTORE_BMSK                                                             0x400
#define HWIO_GCC_BIMC_GDSCR_RESTORE_SHFT                                                               0xa
#define HWIO_GCC_BIMC_GDSCR_RESTORE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BIMC_GDSCR_RESTORE_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_BIMC_GDSCR_SAVE_BMSK                                                                0x200
#define HWIO_GCC_BIMC_GDSCR_SAVE_SHFT                                                                  0x9
#define HWIO_GCC_BIMC_GDSCR_SAVE_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_BIMC_GDSCR_SAVE_ENABLE_FVAL                                                           0x1
#define HWIO_GCC_BIMC_GDSCR_RETAIN_BMSK                                                              0x100
#define HWIO_GCC_BIMC_GDSCR_RETAIN_SHFT                                                                0x8
#define HWIO_GCC_BIMC_GDSCR_RETAIN_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BIMC_GDSCR_RETAIN_ENABLE_FVAL                                                         0x1
#define HWIO_GCC_BIMC_GDSCR_EN_REST_BMSK                                                              0x80
#define HWIO_GCC_BIMC_GDSCR_EN_REST_SHFT                                                               0x7
#define HWIO_GCC_BIMC_GDSCR_EN_REST_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BIMC_GDSCR_EN_REST_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_BMSK                                                               0x40
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_SHFT                                                                0x6
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_ENABLE_FVAL                                                         0x1
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_BMSK                                                             0x20
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_SHFT                                                              0x5
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_BMSK                                                          0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_SHFT                                                           0x4
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_CLK_NOT_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_CLK_DISABLE_FVAL                                               0x1
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_BMSK                                                               0x8
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_SHFT                                                               0x3
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_NO_RESET_FVAL                                                      0x0
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_RESET_FVAL                                                         0x1
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_BMSK                                                           0x4
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_SHFT                                                           0x2
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_BMSK                                                            0x2
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_SHFT                                                            0x1
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_BMSK                                                           0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_SHFT                                                           0x0
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00032000)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032000)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK                                                      0x80000002
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                              0x1

#define HWIO_GCC_BIMC_XO_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00031008)
#define HWIO_GCC_BIMC_XO_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031008)
#define HWIO_GCC_BIMC_XO_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_BIMC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, HWIO_GCC_BIMC_XO_CBCR_RMSK)
#define HWIO_GCC_BIMC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_XO_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_XO_CBCR_ADDR,m,v,HWIO_GCC_BIMC_XO_CBCR_IN)
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0003100c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003100c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK                                                         0xf0008001
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_BIMC_SLEEP_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00031010)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031010)
#define HWIO_GCC_BIMC_SLEEP_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BIMC_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, HWIO_GCC_BIMC_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BIMC_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SLEEP_CBCR_IN)
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00031014)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031014)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_RMSK                                                      0xf0008001
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR, HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                             0x70000000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                   0x1c
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                     0x8000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                        0xf
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                0x0
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                 0x1
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00032004)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032004)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00032008)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032008)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_BIMC_MISC_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00031018)
#define HWIO_GCC_BIMC_MISC_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031018)
#define HWIO_GCC_BIMC_MISC_RMSK                                                                   0x3f0f00
#define HWIO_GCC_BIMC_MISC_IN          \
        in_dword_masked(HWIO_GCC_BIMC_MISC_ADDR, HWIO_GCC_BIMC_MISC_RMSK)
#define HWIO_GCC_BIMC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_MISC_ADDR, m)
#define HWIO_GCC_BIMC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_MISC_ADDR,v)
#define HWIO_GCC_BIMC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_MISC_ADDR,m,v,HWIO_GCC_BIMC_MISC_IN)
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_BMSK                                         0x3f0000
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_SHFT                                             0x10
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_BMSK                                                0x800
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_SHFT                                                  0xb
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_NOT_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_DISABLE_FVAL                                          0x1
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_BMSK                                           0x400
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_SHFT                                             0xa
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_2X_MODE_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_BMSK                                              0x200
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_SHFT                                                0x9
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_BMSK                                                   0x100
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_SHFT                                                     0x8
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_FSM_NOT_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_FSM_DISABLE_FVAL                                         0x1

#define HWIO_GCC_BIMC_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0003101c)
#define HWIO_GCC_BIMC_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003101c)
#define HWIO_GCC_BIMC_CBCR_RMSK                                                                 0x80000001
#define HWIO_GCC_BIMC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, HWIO_GCC_BIMC_CBCR_RMSK)
#define HWIO_GCC_BIMC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CBCR_IN)
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_SHFT                                                             0x0
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_BIMC_APSS_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00031020)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031020)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_RMSK                                                        0x80000000
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_APSS_AXI_CBCR_ADDR, HWIO_GCC_BIMC_APSS_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_APSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BIMC_APSS_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f

#define HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0003201c)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003201c)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_DDR_DIM_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_CFG_CBCR_IN)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00032020)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00032020)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_APSS_TCU_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00037000)
#define HWIO_GCC_APSS_TCU_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00037000)
#define HWIO_GCC_APSS_TCU_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_APSS_TCU_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APSS_TCU_CMD_RCGR_ADDR, HWIO_GCC_APSS_TCU_CMD_RCGR_RMSK)
#define HWIO_GCC_APSS_TCU_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_TCU_CMD_RCGR_ADDR, m)
#define HWIO_GCC_APSS_TCU_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_TCU_CMD_RCGR_ADDR,v)
#define HWIO_GCC_APSS_TCU_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_TCU_CMD_RCGR_ADDR,m,v,HWIO_GCC_APSS_TCU_CMD_RCGR_IN)
#define HWIO_GCC_APSS_TCU_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_APSS_TCU_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_APSS_TCU_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_APSS_TCU_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_APSS_TCU_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_APSS_TCU_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_APSS_TCU_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_APSS_TCU_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_APSS_TCU_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_APSS_TCU_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_APSS_TCU_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_APSS_TCU_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_APSS_TCU_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00037004)
#define HWIO_GCC_APSS_TCU_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00037004)
#define HWIO_GCC_APSS_TCU_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_APSS_TCU_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APSS_TCU_CFG_RCGR_ADDR, HWIO_GCC_APSS_TCU_CFG_RCGR_RMSK)
#define HWIO_GCC_APSS_TCU_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_TCU_CFG_RCGR_ADDR, m)
#define HWIO_GCC_APSS_TCU_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_TCU_CFG_RCGR_ADDR,v)
#define HWIO_GCC_APSS_TCU_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_TCU_CFG_RCGR_ADDR,m,v,HWIO_GCC_APSS_TCU_CFG_RCGR_IN)
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_APSS_TCU_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_BIMC_GPU_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00031028)
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031028)
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GPU_CMD_RCGR_ADDR, HWIO_GCC_BIMC_GPU_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GPU_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GPU_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GPU_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_GPU_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BIMC_GPU_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_BIMC_GPU_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0003102c)
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003102c)
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GPU_CFG_RCGR_ADDR, HWIO_GCC_BIMC_GPU_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GPU_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GPU_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GPU_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_GPU_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_BIMC_GPU_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_BIMC_GPU_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00031040)
#define HWIO_GCC_BIMC_GPU_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031040)
#define HWIO_GCC_BIMC_GPU_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_BIMC_GPU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GPU_CBCR_ADDR, HWIO_GCC_BIMC_GPU_CBCR_RMSK)
#define HWIO_GCC_BIMC_GPU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GPU_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_GPU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GPU_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_GPU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GPU_CBCR_ADDR,m,v,HWIO_GCC_BIMC_GPU_CBCR_IN)
#define HWIO_GCC_BIMC_GPU_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_BIMC_GPU_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_BIMC_GPU_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_BIMC_GPU_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_BIMC_GPU_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BIMC_GPU_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_BIMC_TCU_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00031044)
#define HWIO_GCC_BIMC_TCU_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00031044)
#define HWIO_GCC_BIMC_TCU_CBCR_RMSK                                                             0x80000000
#define HWIO_GCC_BIMC_TCU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_TCU_CBCR_ADDR, HWIO_GCC_BIMC_TCU_CBCR_RMSK)
#define HWIO_GCC_BIMC_TCU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_TCU_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_TCU_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_BIMC_TCU_CBCR_CLK_OFF_SHFT                                                           0x1f

#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c000)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c000)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_RMSK                                                 0x80000003
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR, HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_DISABLE_FVAL                                         0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_HW_CTL_ENABLE_FVAL                                          0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_SHFT                                             0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_MPORT_CBCR_CLK_ENABLE_ENABLE_FVAL                                      0x1

#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c004)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c004)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_RMSK                                                  0xf0008001
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR, HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                         0x70000000
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                               0x1c
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                 0x8000
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                    0xf
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                            0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                             0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_SHFT                                              0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_ULTAUDIO_PCNOC_SWAY_CBCR_CLK_ENABLE_ENABLE_FVAL                                       0x1

#define HWIO_GCC_ULT_AUDIO_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0b4)
#define HWIO_GCC_ULT_AUDIO_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0b4)
#define HWIO_GCC_ULT_AUDIO_BCR_RMSK                                                                    0x1
#define HWIO_GCC_ULT_AUDIO_BCR_IN          \
        in_dword_masked(HWIO_GCC_ULT_AUDIO_BCR_ADDR, HWIO_GCC_ULT_AUDIO_BCR_RMSK)
#define HWIO_GCC_ULT_AUDIO_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULT_AUDIO_BCR_ADDR, m)
#define HWIO_GCC_ULT_AUDIO_BCR_OUT(v)      \
        out_dword(HWIO_GCC_ULT_AUDIO_BCR_ADDR,v)
#define HWIO_GCC_ULT_AUDIO_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULT_AUDIO_BCR_ADDR,m,v,HWIO_GCC_ULT_AUDIO_BCR_IN)
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_ULT_AUDIO_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00046000)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046000)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_APSS_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR, HWIO_GCC_APSS_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_APSS_AHB_CMD_RCGR_IN)
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_APSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_APSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                0x0
#define HWIO_GCC_APSS_AHB_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_SHFT                                                         0x0
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_APSS_AHB_CMD_RCGR_UPDATE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00046004)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046004)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_APSS_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR, HWIO_GCC_APSS_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_APSS_AHB_CFG_RCGR_IN)
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                   0x0
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                   0x1
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                   0x2
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                   0x3
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                   0x4
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                   0x5
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                   0x6
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                   0x7
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_SHFT                                                        0x0
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                 0x0
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                   0x1
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                 0x2
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                   0x3
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                 0x4
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                   0x5
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                 0x6
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                   0x7
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                 0x8
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                   0x9
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                 0xa
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                   0xb
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                 0xc
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                   0xd
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                 0xe
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                   0xf
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                0x10
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                  0x11
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                0x12
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                 0x13
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                               0x14
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                 0x15
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                               0x16
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                 0x17
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                               0x18
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                 0x19
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                               0x1a
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                 0x1b
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                               0x1c
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                 0x1d
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                               0x1e
#define HWIO_GCC_APSS_AHB_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                 0x1f

#define HWIO_GCC_APSS_AHB_MISC_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00046018)
#define HWIO_GCC_APSS_AHB_MISC_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046018)
#define HWIO_GCC_APSS_AHB_MISC_RMSK                                                                   0xf1
#define HWIO_GCC_APSS_AHB_MISC_IN          \
        in_dword_masked(HWIO_GCC_APSS_AHB_MISC_ADDR, HWIO_GCC_APSS_AHB_MISC_RMSK)
#define HWIO_GCC_APSS_AHB_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_MISC_ADDR, m)
#define HWIO_GCC_APSS_AHB_MISC_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_MISC_ADDR,v)
#define HWIO_GCC_APSS_AHB_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_MISC_ADDR,m,v,HWIO_GCC_APSS_AHB_MISC_IN)
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_BMSK                                       0xf0
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_SHFT                                        0x4
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV1_FVAL                                   0x0
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV2_FVAL                                   0x1
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV3_FVAL                                   0x2
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV4_FVAL                                   0x3
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV5_FVAL                                   0x4
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV6_FVAL                                   0x5
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV7_FVAL                                   0x6
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV8_FVAL                                   0x7
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV9_FVAL                                   0x8
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV10_FVAL                                  0x9
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV11_FVAL                                  0xa
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV12_FVAL                                  0xb
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV13_FVAL                                  0xc
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV14_FVAL                                  0xd
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV15_FVAL                                  0xe
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIV_DIV16_FVAL                                  0xf
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_BMSK                                        0x1
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_SHFT                                        0x0
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_SCALE_NOT_DISABLE_FVAL                      0x0
#define HWIO_GCC_APSS_AHB_MISC_APSS_AHB_CLK_AUTO_SCALE_DIS_SCALE_DISABLE_FVAL                          0x1

#define HWIO_GCC_APSS_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004601c)
#define HWIO_GCC_APSS_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004601c)
#define HWIO_GCC_APSS_AHB_CBCR_RMSK                                                             0xf0008000
#define HWIO_GCC_APSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AHB_CBCR_ADDR, HWIO_GCC_APSS_AHB_CBCR_RMSK)
#define HWIO_GCC_APSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_APSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_APSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_APSS_AHB_CBCR_IN)
#define HWIO_GCC_APSS_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_APSS_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_APSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1

#define HWIO_GCC_APSS_AXI_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00046020)
#define HWIO_GCC_APSS_AXI_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00046020)
#define HWIO_GCC_APSS_AXI_CBCR_RMSK                                                             0x80000000
#define HWIO_GCC_APSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_AXI_CBCR_ADDR, HWIO_GCC_APSS_AXI_CBCR_RMSK)
#define HWIO_GCC_APSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_APSS_AXI_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_APSS_AXI_CBCR_CLK_OFF_SHFT                                                           0x1f

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00047000)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047000)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK                                                            0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                   0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                   0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_DISABLE_FVAL                                           0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_ENABLE_FVAL                                            0x1

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00047004)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00047004)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                                0x80000001
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                            0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                     0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048000)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048000)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00048004)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048004)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048008)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048008)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004800c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004800c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048010)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048010)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00048014)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048014)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048018)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048018)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004801c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004801c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048020)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048020)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00048024)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048024)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048028)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048028)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004802c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004802c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048030)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048030)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00048034)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048034)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048038)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048038)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004803c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004803c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048040)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048040)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00048044)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048044)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00048048)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00048048)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_RMSK                                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_BMSK                                                  0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_SHFT                                                  0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_BCR_BLK_ARES_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004804c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004804c)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_RMSK                                               0x80000001
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                    0x1

#define HWIO_GCC_DEHR_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f000)
#define HWIO_GCC_DEHR_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f000)
#define HWIO_GCC_DEHR_BCR_RMSK                                                                         0x1
#define HWIO_GCC_DEHR_BCR_IN          \
        in_dword_masked(HWIO_GCC_DEHR_BCR_ADDR, HWIO_GCC_DEHR_BCR_RMSK)
#define HWIO_GCC_DEHR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEHR_BCR_ADDR, m)
#define HWIO_GCC_DEHR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_DEHR_BCR_ADDR,v)
#define HWIO_GCC_DEHR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEHR_BCR_ADDR,m,v,HWIO_GCC_DEHR_BCR_IN)
#define HWIO_GCC_DEHR_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_DEHR_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_DEHR_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_DEHR_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_DEHR_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f004)
#define HWIO_GCC_DEHR_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001f004)
#define HWIO_GCC_DEHR_CBCR_RMSK                                                                 0xf000fff1
#define HWIO_GCC_DEHR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DEHR_CBCR_ADDR, HWIO_GCC_DEHR_CBCR_RMSK)
#define HWIO_GCC_DEHR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEHR_CBCR_ADDR, m)
#define HWIO_GCC_DEHR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DEHR_CBCR_ADDR,v)
#define HWIO_GCC_DEHR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEHR_CBCR_ADDR,m,v,HWIO_GCC_DEHR_CBCR_IN)
#define HWIO_GCC_DEHR_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_DEHR_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                        0x70000000
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                              0x1c
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                0x8000
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                   0xf
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_DEHR_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_DEHR_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK0_FVAL                                                          0x0
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK1_FVAL                                                          0x1
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK2_FVAL                                                          0x2
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK3_FVAL                                                          0x3
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK4_FVAL                                                          0x4
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK5_FVAL                                                          0x5
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK6_FVAL                                                          0x6
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK7_FVAL                                                          0x7
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK8_FVAL                                                          0x8
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK9_FVAL                                                          0x9
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK10_FVAL                                                         0xa
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK11_FVAL                                                         0xb
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK12_FVAL                                                         0xc
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK13_FVAL                                                         0xd
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK14_FVAL                                                         0xe
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK15_FVAL                                                         0xf
#define HWIO_GCC_DEHR_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_DEHR_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK0_FVAL                                                           0x0
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK1_FVAL                                                           0x1
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK2_FVAL                                                           0x2
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK3_FVAL                                                           0x3
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK4_FVAL                                                           0x4
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK5_FVAL                                                           0x5
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK6_FVAL                                                           0x6
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK7_FVAL                                                           0x7
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK8_FVAL                                                           0x8
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK9_FVAL                                                           0x9
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK10_FVAL                                                          0xa
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK11_FVAL                                                          0xb
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK12_FVAL                                                          0xc
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK13_FVAL                                                          0xd
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK14_FVAL                                                          0xe
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK15_FVAL                                                          0xf
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_SHFT                                                             0x0
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001700c)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001700c)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_RMSK                                                    0xf0008001
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                           0x70000000
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                 0x1c
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                   0x8000
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                      0xf
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                              0x0
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                               0x1
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_PCNOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_GFX_TBU_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00012010)
#define HWIO_GCC_GFX_TBU_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012010)
#define HWIO_GCC_GFX_TBU_CBCR_RMSK                                                              0x80007ff0
#define HWIO_GCC_GFX_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GFX_TBU_CBCR_ADDR, HWIO_GCC_GFX_TBU_CBCR_RMSK)
#define HWIO_GCC_GFX_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GFX_TBU_CBCR_ADDR, m)
#define HWIO_GCC_GFX_TBU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GFX_TBU_CBCR_ADDR,v)
#define HWIO_GCC_GFX_TBU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GFX_TBU_CBCR_ADDR,m,v,HWIO_GCC_GFX_TBU_CBCR_IN)
#define HWIO_GCC_GFX_TBU_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_GFX_TBU_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_GFX_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_GFX_TBU_CBCR_WAKEUP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_GFX_TBU_CBCR_SLEEP_CLOCK15_FVAL                                                       0xf

#define HWIO_GCC_VENUS_TBU_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00012014)
#define HWIO_GCC_VENUS_TBU_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012014)
#define HWIO_GCC_VENUS_TBU_CBCR_RMSK                                                            0x80007ff0
#define HWIO_GCC_VENUS_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VENUS_TBU_CBCR_ADDR, HWIO_GCC_VENUS_TBU_CBCR_RMSK)
#define HWIO_GCC_VENUS_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS_TBU_CBCR_ADDR, m)
#define HWIO_GCC_VENUS_TBU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VENUS_TBU_CBCR_ADDR,v)
#define HWIO_GCC_VENUS_TBU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS_TBU_CBCR_ADDR,m,v,HWIO_GCC_VENUS_TBU_CBCR_IN)
#define HWIO_GCC_VENUS_TBU_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_VENUS_TBU_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_VENUS_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_VENUS_TBU_CBCR_WAKEUP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_VENUS_TBU_CBCR_SLEEP_CLOCK15_FVAL                                                     0xf

#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00012098)
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012098)
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_RMSK                                                       0x80007ff0
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_TCU_ASYNC_CBCR_ADDR, HWIO_GCC_APSS_TCU_ASYNC_CBCR_RMSK)
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_TCU_ASYNC_CBCR_ADDR, m)
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_TCU_ASYNC_CBCR_ADDR,v)
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_TCU_ASYNC_CBCR_ADDR,m,v,HWIO_GCC_APSS_TCU_ASYNC_CBCR_IN)
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                            0x0
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                             0x1
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                           0x0
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                            0x1
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK0_FVAL                                                0x0
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK1_FVAL                                                0x1
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK2_FVAL                                                0x2
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK3_FVAL                                                0x3
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK4_FVAL                                                0x4
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK5_FVAL                                                0x5
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK6_FVAL                                                0x6
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK7_FVAL                                                0x7
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK8_FVAL                                                0x8
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK9_FVAL                                                0x9
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK10_FVAL                                               0xa
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK11_FVAL                                               0xb
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK12_FVAL                                               0xc
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK13_FVAL                                               0xd
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK14_FVAL                                               0xe
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_WAKEUP_CLOCK15_FVAL                                               0xf
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_SHFT                                                        0x4
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK0_FVAL                                                 0x0
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK1_FVAL                                                 0x1
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK2_FVAL                                                 0x2
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK3_FVAL                                                 0x3
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK4_FVAL                                                 0x4
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK5_FVAL                                                 0x5
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK6_FVAL                                                 0x6
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK7_FVAL                                                 0x7
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK8_FVAL                                                 0x8
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK9_FVAL                                                 0x9
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK10_FVAL                                                0xa
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK11_FVAL                                                0xb
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK12_FVAL                                                0xc
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK13_FVAL                                                0xd
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK14_FVAL                                                0xe
#define HWIO_GCC_APSS_TCU_ASYNC_CBCR_SLEEP_CLOCK15_FVAL                                                0xf

#define HWIO_GCC_APSS_TCU_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00012018)
#define HWIO_GCC_APSS_TCU_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012018)
#define HWIO_GCC_APSS_TCU_CBCR_RMSK                                                             0x80007ff0
#define HWIO_GCC_APSS_TCU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_TCU_CBCR_ADDR, HWIO_GCC_APSS_TCU_CBCR_RMSK)
#define HWIO_GCC_APSS_TCU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_TCU_CBCR_ADDR, m)
#define HWIO_GCC_APSS_TCU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_TCU_CBCR_ADDR,v)
#define HWIO_GCC_APSS_TCU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_TCU_CBCR_ADDR,m,v,HWIO_GCC_APSS_TCU_CBCR_IN)
#define HWIO_GCC_APSS_TCU_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_APSS_TCU_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_APSS_TCU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_APSS_TCU_CBCR_WAKEUP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_APSS_TCU_CBCR_SLEEP_CLOCK15_FVAL                                                      0xf

#define HWIO_GCC_MDP_TBU_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001201c)
#define HWIO_GCC_MDP_TBU_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001201c)
#define HWIO_GCC_MDP_TBU_CBCR_RMSK                                                              0x80007ff0
#define HWIO_GCC_MDP_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MDP_TBU_CBCR_ADDR, HWIO_GCC_MDP_TBU_CBCR_RMSK)
#define HWIO_GCC_MDP_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDP_TBU_CBCR_ADDR, m)
#define HWIO_GCC_MDP_TBU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDP_TBU_CBCR_ADDR,v)
#define HWIO_GCC_MDP_TBU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDP_TBU_CBCR_ADDR,m,v,HWIO_GCC_MDP_TBU_CBCR_IN)
#define HWIO_GCC_MDP_TBU_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_MDP_TBU_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_MDP_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_MDP_TBU_CBCR_WAKEUP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_MDP_TBU_CBCR_SLEEP_CLOCK15_FVAL                                                       0xf

#define HWIO_GCC_GFX_TCU_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00012020)
#define HWIO_GCC_GFX_TCU_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012020)
#define HWIO_GCC_GFX_TCU_CBCR_RMSK                                                              0x80007ff0
#define HWIO_GCC_GFX_TCU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GFX_TCU_CBCR_ADDR, HWIO_GCC_GFX_TCU_CBCR_RMSK)
#define HWIO_GCC_GFX_TCU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GFX_TCU_CBCR_ADDR, m)
#define HWIO_GCC_GFX_TCU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GFX_TCU_CBCR_ADDR,v)
#define HWIO_GCC_GFX_TCU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GFX_TCU_CBCR_ADDR,m,v,HWIO_GCC_GFX_TCU_CBCR_IN)
#define HWIO_GCC_GFX_TCU_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_GFX_TCU_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_GFX_TCU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_GFX_TCU_CBCR_WAKEUP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_GFX_TCU_CBCR_SLEEP_CLOCK15_FVAL                                                       0xf

#define HWIO_GCC_MSS_TBU_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00012024)
#define HWIO_GCC_MSS_TBU_AXI_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012024)
#define HWIO_GCC_MSS_TBU_AXI_CBCR_RMSK                                                          0x80007ff0
#define HWIO_GCC_MSS_TBU_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_AXI_CBCR_ADDR, HWIO_GCC_MSS_TBU_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_TBU_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TBU_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_TBU_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TBU_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_TBU_AXI_CBCR_IN)
#define HWIO_GCC_MSS_TBU_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_MSS_TBU_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_TBU_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK0_FVAL                                                   0x0
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK1_FVAL                                                   0x1
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK2_FVAL                                                   0x2
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK3_FVAL                                                   0x3
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK4_FVAL                                                   0x4
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK5_FVAL                                                   0x5
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK6_FVAL                                                   0x6
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK7_FVAL                                                   0x7
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK8_FVAL                                                   0x8
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK9_FVAL                                                   0x9
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK10_FVAL                                                  0xa
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK11_FVAL                                                  0xb
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK12_FVAL                                                  0xc
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK13_FVAL                                                  0xd
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK14_FVAL                                                  0xe
#define HWIO_GCC_MSS_TBU_AXI_CBCR_WAKEUP_CLOCK15_FVAL                                                  0xf
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_MSS_TBU_AXI_CBCR_SLEEP_CLOCK15_FVAL                                                   0xf

#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00012028)
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012028)
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_RMSK                                                      0x80007ff0
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_ADDR, HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_IN)
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                        0x4000
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                           0xe
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                             0x0
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                              0x1
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                      0x2000
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                         0xd
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                           0x0
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                            0x1
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                     0x1000
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                        0xc
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                           0x1
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_BMSK                                                    0xf00
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_SHFT                                                      0x8
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK0_FVAL                                               0x0
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK1_FVAL                                               0x1
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK2_FVAL                                               0x2
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK3_FVAL                                               0x3
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK4_FVAL                                               0x4
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK5_FVAL                                               0x5
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK6_FVAL                                               0x6
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK7_FVAL                                               0x7
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK8_FVAL                                               0x8
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK9_FVAL                                               0x9
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK10_FVAL                                              0xa
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK11_FVAL                                              0xb
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK12_FVAL                                              0xc
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK13_FVAL                                              0xd
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK14_FVAL                                              0xe
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_WAKEUP_CLOCK15_FVAL                                              0xf
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_BMSK                                                      0xf0
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_SHFT                                                       0x4
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK0_FVAL                                                0x0
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK1_FVAL                                                0x1
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK2_FVAL                                                0x2
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK3_FVAL                                                0x3
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK4_FVAL                                                0x4
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK5_FVAL                                                0x5
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK6_FVAL                                                0x6
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK7_FVAL                                                0x7
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK8_FVAL                                                0x8
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK9_FVAL                                                0x9
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK10_FVAL                                               0xa
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK11_FVAL                                               0xb
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK12_FVAL                                               0xc
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK13_FVAL                                               0xd
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK14_FVAL                                               0xe
#define HWIO_GCC_MSS_TBU_GSS_AXI_CBCR_SLEEP_CLOCK15_FVAL                                               0xf

#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001202c)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001202c)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_RMSK                                                       0x80007ff0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_ADDR, HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_IN)
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                             0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                           0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                            0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK0_FVAL                                                0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK1_FVAL                                                0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK2_FVAL                                                0x2
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK3_FVAL                                                0x3
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK4_FVAL                                                0x4
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK5_FVAL                                                0x5
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK6_FVAL                                                0x6
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK7_FVAL                                                0x7
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK8_FVAL                                                0x8
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK9_FVAL                                                0x9
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK10_FVAL                                               0xa
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK11_FVAL                                               0xb
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK12_FVAL                                               0xc
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK13_FVAL                                               0xd
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK14_FVAL                                               0xe
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_WAKEUP_CLOCK15_FVAL                                               0xf
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_SHFT                                                        0x4
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK0_FVAL                                                 0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK1_FVAL                                                 0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK2_FVAL                                                 0x2
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK3_FVAL                                                 0x3
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK4_FVAL                                                 0x4
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK5_FVAL                                                 0x5
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK6_FVAL                                                 0x6
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK7_FVAL                                                 0x7
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK8_FVAL                                                 0x8
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK9_FVAL                                                 0x9
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK10_FVAL                                                0xa
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK11_FVAL                                                0xb
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK12_FVAL                                                0xc
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK13_FVAL                                                0xd
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK14_FVAL                                                0xe
#define HWIO_GCC_MSS_TBU_Q6_AXI_CBCR_SLEEP_CLOCK15_FVAL                                                0xf

#define HWIO_GCC_PCNOC_TBU_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00012030)
#define HWIO_GCC_PCNOC_TBU_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012030)
#define HWIO_GCC_PCNOC_TBU_CBCR_RMSK                                                            0x80007ff0
#define HWIO_GCC_PCNOC_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_TBU_CBCR_ADDR, HWIO_GCC_PCNOC_TBU_CBCR_RMSK)
#define HWIO_GCC_PCNOC_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_TBU_CBCR_ADDR, m)
#define HWIO_GCC_PCNOC_TBU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_TBU_CBCR_ADDR,v)
#define HWIO_GCC_PCNOC_TBU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_TBU_CBCR_ADDR,m,v,HWIO_GCC_PCNOC_TBU_CBCR_IN)
#define HWIO_GCC_PCNOC_TBU_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PCNOC_TBU_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_PCNOC_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_PCNOC_TBU_CBCR_WAKEUP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_PCNOC_TBU_CBCR_SLEEP_CLOCK15_FVAL                                                     0xf

#define HWIO_GCC_PRONTO_TBU_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00012048)
#define HWIO_GCC_PRONTO_TBU_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012048)
#define HWIO_GCC_PRONTO_TBU_CBCR_RMSK                                                           0x80007ff0
#define HWIO_GCC_PRONTO_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PRONTO_TBU_CBCR_ADDR, HWIO_GCC_PRONTO_TBU_CBCR_RMSK)
#define HWIO_GCC_PRONTO_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRONTO_TBU_CBCR_ADDR, m)
#define HWIO_GCC_PRONTO_TBU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRONTO_TBU_CBCR_ADDR,v)
#define HWIO_GCC_PRONTO_TBU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRONTO_TBU_CBCR_ADDR,m,v,HWIO_GCC_PRONTO_TBU_CBCR_IN)
#define HWIO_GCC_PRONTO_TBU_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_PRONTO_TBU_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_PRONTO_TBU_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_PRONTO_TBU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_PRONTO_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_PRONTO_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_PRONTO_TBU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_PRONTO_TBU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_PRONTO_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_PRONTO_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_PRONTO_TBU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_PRONTO_TBU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_PRONTO_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                               0x0
#define HWIO_GCC_PRONTO_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                0x1
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_CLOCK0_FVAL                                                    0x0
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_CLOCK1_FVAL                                                    0x1
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_CLOCK2_FVAL                                                    0x2
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_CLOCK3_FVAL                                                    0x3
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_CLOCK4_FVAL                                                    0x4
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_CLOCK5_FVAL                                                    0x5
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_CLOCK6_FVAL                                                    0x6
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_CLOCK7_FVAL                                                    0x7
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_CLOCK8_FVAL                                                    0x8
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_CLOCK9_FVAL                                                    0x9
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_CLOCK10_FVAL                                                   0xa
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_CLOCK11_FVAL                                                   0xb
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_CLOCK12_FVAL                                                   0xc
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_CLOCK13_FVAL                                                   0xd
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_CLOCK14_FVAL                                                   0xe
#define HWIO_GCC_PRONTO_TBU_CBCR_WAKEUP_CLOCK15_FVAL                                                   0xf
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_PRONTO_TBU_CBCR_SLEEP_CLOCK15_FVAL                                                    0xf

#define HWIO_GCC_SMMU_CFG_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00012038)
#define HWIO_GCC_SMMU_CFG_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012038)
#define HWIO_GCC_SMMU_CFG_CBCR_RMSK                                                             0xf0008000
#define HWIO_GCC_SMMU_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_CFG_CBCR_ADDR, HWIO_GCC_SMMU_CFG_CBCR_RMSK)
#define HWIO_GCC_SMMU_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_CFG_CBCR_ADDR, m)
#define HWIO_GCC_SMMU_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_CFG_CBCR_ADDR,v)
#define HWIO_GCC_SMMU_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_CFG_CBCR_ADDR,m,v,HWIO_GCC_SMMU_CFG_CBCR_IN)
#define HWIO_GCC_SMMU_CFG_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SMMU_CFG_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_SMMU_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1

#define HWIO_GCC_VFE_TBU_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001203c)
#define HWIO_GCC_VFE_TBU_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001203c)
#define HWIO_GCC_VFE_TBU_CBCR_RMSK                                                              0x80007ff0
#define HWIO_GCC_VFE_TBU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VFE_TBU_CBCR_ADDR, HWIO_GCC_VFE_TBU_CBCR_RMSK)
#define HWIO_GCC_VFE_TBU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VFE_TBU_CBCR_ADDR, m)
#define HWIO_GCC_VFE_TBU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VFE_TBU_CBCR_ADDR,v)
#define HWIO_GCC_VFE_TBU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VFE_TBU_CBCR_ADDR,m,v,HWIO_GCC_VFE_TBU_CBCR_IN)
#define HWIO_GCC_VFE_TBU_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_VFE_TBU_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_VFE_TBU_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_VFE_TBU_CBCR_WAKEUP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_VFE_TBU_CBCR_SLEEP_CLOCK15_FVAL                                                       0xf

#define HWIO_GCC_SMMU_XPU_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00017010)
#define HWIO_GCC_SMMU_XPU_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00017010)
#define HWIO_GCC_SMMU_XPU_CBCR_RMSK                                                             0xf0008001
#define HWIO_GCC_SMMU_XPU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_XPU_CBCR_ADDR, HWIO_GCC_SMMU_XPU_CBCR_RMSK)
#define HWIO_GCC_SMMU_XPU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_XPU_CBCR_ADDR, m)
#define HWIO_GCC_SMMU_XPU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_XPU_CBCR_ADDR,v)
#define HWIO_GCC_SMMU_XPU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_XPU_CBCR_ADDR,m,v,HWIO_GCC_SMMU_XPU_CBCR_IN)
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_SMMU_XPU_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SMMU_XPU_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_GTCU_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00012044)
#define HWIO_GCC_GTCU_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012044)
#define HWIO_GCC_GTCU_AHB_CBCR_RMSK                                                             0x80000000
#define HWIO_GCC_GTCU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GTCU_AHB_CBCR_ADDR, HWIO_GCC_GTCU_AHB_CBCR_RMSK)
#define HWIO_GCC_GTCU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GTCU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GTCU_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_GTCU_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f

#define HWIO_GCC_SMMU_CATS_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c004)
#define HWIO_GCC_SMMU_CATS_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c004)
#define HWIO_GCC_SMMU_CATS_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_SMMU_CATS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_CATS_CBCR_ADDR, HWIO_GCC_SMMU_CATS_CBCR_RMSK)
#define HWIO_GCC_SMMU_CATS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_CATS_CBCR_ADDR, m)
#define HWIO_GCC_SMMU_CATS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_CATS_CBCR_ADDR,v)
#define HWIO_GCC_SMMU_CATS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_CATS_CBCR_ADDR,m,v,HWIO_GCC_SMMU_CATS_CBCR_IN)
#define HWIO_GCC_SMMU_CATS_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SMMU_CATS_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SMMU_CATS_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SMMU_CATS_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_SMMU_CATS_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SMMU_CATS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_SMMU_CATS_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c000)
#define HWIO_GCC_SMMU_CATS_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007c000)
#define HWIO_GCC_SMMU_CATS_BCR_RMSK                                                                    0x1
#define HWIO_GCC_SMMU_CATS_BCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_CATS_BCR_ADDR, HWIO_GCC_SMMU_CATS_BCR_RMSK)
#define HWIO_GCC_SMMU_CATS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_CATS_BCR_ADDR, m)
#define HWIO_GCC_SMMU_CATS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_CATS_BCR_ADDR,v)
#define HWIO_GCC_SMMU_CATS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_CATS_BCR_ADDR,m,v,HWIO_GCC_SMMU_CATS_BCR_IN)
#define HWIO_GCC_SMMU_CATS_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_SMMU_CATS_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_SMMU_CATS_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_SMMU_CATS_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SMMU_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00012000)
#define HWIO_GCC_SMMU_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012000)
#define HWIO_GCC_SMMU_BCR_RMSK                                                                         0x1
#define HWIO_GCC_SMMU_BCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_BCR_ADDR, HWIO_GCC_SMMU_BCR_RMSK)
#define HWIO_GCC_SMMU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_BCR_ADDR, m)
#define HWIO_GCC_SMMU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_BCR_ADDR,v)
#define HWIO_GCC_SMMU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_BCR_ADDR,m,v,HWIO_GCC_SMMU_BCR_IN)
#define HWIO_GCC_SMMU_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_SMMU_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_SMMU_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_SMMU_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_APSS_TCU_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00012050)
#define HWIO_GCC_APSS_TCU_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012050)
#define HWIO_GCC_APSS_TCU_BCR_RMSK                                                                     0x1
#define HWIO_GCC_APSS_TCU_BCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_TCU_BCR_ADDR, HWIO_GCC_APSS_TCU_BCR_RMSK)
#define HWIO_GCC_APSS_TCU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_TCU_BCR_ADDR, m)
#define HWIO_GCC_APSS_TCU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_TCU_BCR_ADDR,v)
#define HWIO_GCC_APSS_TCU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_TCU_BCR_ADDR,m,v,HWIO_GCC_APSS_TCU_BCR_IN)
#define HWIO_GCC_APSS_TCU_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_APSS_TCU_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_APSS_TCU_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_APSS_TCU_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_MDP_TBU_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00062000)
#define HWIO_GCC_MDP_TBU_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00062000)
#define HWIO_GCC_MDP_TBU_BCR_RMSK                                                                      0x1
#define HWIO_GCC_MDP_TBU_BCR_IN          \
        in_dword_masked(HWIO_GCC_MDP_TBU_BCR_ADDR, HWIO_GCC_MDP_TBU_BCR_RMSK)
#define HWIO_GCC_MDP_TBU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDP_TBU_BCR_ADDR, m)
#define HWIO_GCC_MDP_TBU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MDP_TBU_BCR_ADDR,v)
#define HWIO_GCC_MDP_TBU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDP_TBU_BCR_ADDR,m,v,HWIO_GCC_MDP_TBU_BCR_IN)
#define HWIO_GCC_MDP_TBU_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_MDP_TBU_BCR_BLK_ARES_SHFT                                                             0x0
#define HWIO_GCC_MDP_TBU_BCR_BLK_ARES_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_MDP_TBU_BCR_BLK_ARES_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_GFX_TBU_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00063000)
#define HWIO_GCC_GFX_TBU_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00063000)
#define HWIO_GCC_GFX_TBU_BCR_RMSK                                                                      0x1
#define HWIO_GCC_GFX_TBU_BCR_IN          \
        in_dword_masked(HWIO_GCC_GFX_TBU_BCR_ADDR, HWIO_GCC_GFX_TBU_BCR_RMSK)
#define HWIO_GCC_GFX_TBU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GFX_TBU_BCR_ADDR, m)
#define HWIO_GCC_GFX_TBU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_GFX_TBU_BCR_ADDR,v)
#define HWIO_GCC_GFX_TBU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GFX_TBU_BCR_ADDR,m,v,HWIO_GCC_GFX_TBU_BCR_IN)
#define HWIO_GCC_GFX_TBU_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_GFX_TBU_BCR_BLK_ARES_SHFT                                                             0x0
#define HWIO_GCC_GFX_TBU_BCR_BLK_ARES_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_GFX_TBU_BCR_BLK_ARES_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_GFX_TCU_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00064000)
#define HWIO_GCC_GFX_TCU_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00064000)
#define HWIO_GCC_GFX_TCU_BCR_RMSK                                                                      0x1
#define HWIO_GCC_GFX_TCU_BCR_IN          \
        in_dword_masked(HWIO_GCC_GFX_TCU_BCR_ADDR, HWIO_GCC_GFX_TCU_BCR_RMSK)
#define HWIO_GCC_GFX_TCU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GFX_TCU_BCR_ADDR, m)
#define HWIO_GCC_GFX_TCU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_GFX_TCU_BCR_ADDR,v)
#define HWIO_GCC_GFX_TCU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GFX_TCU_BCR_ADDR,m,v,HWIO_GCC_GFX_TCU_BCR_IN)
#define HWIO_GCC_GFX_TCU_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_GFX_TCU_BCR_BLK_ARES_SHFT                                                             0x0
#define HWIO_GCC_GFX_TCU_BCR_BLK_ARES_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_GFX_TCU_BCR_BLK_ARES_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_MSS_TBU_AXI_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00065000)
#define HWIO_GCC_MSS_TBU_AXI_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00065000)
#define HWIO_GCC_MSS_TBU_AXI_BCR_RMSK                                                                  0x1
#define HWIO_GCC_MSS_TBU_AXI_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_AXI_BCR_ADDR, HWIO_GCC_MSS_TBU_AXI_BCR_RMSK)
#define HWIO_GCC_MSS_TBU_AXI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_AXI_BCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_AXI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TBU_AXI_BCR_ADDR,v)
#define HWIO_GCC_MSS_TBU_AXI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TBU_AXI_BCR_ADDR,m,v,HWIO_GCC_MSS_TBU_AXI_BCR_IN)
#define HWIO_GCC_MSS_TBU_AXI_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_MSS_TBU_AXI_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_MSS_TBU_AXI_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_MSS_TBU_AXI_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00067000)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00067000)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_RMSK                                                               0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_Q6_AXI_BCR_ADDR, HWIO_GCC_MSS_TBU_Q6_AXI_BCR_RMSK)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_Q6_AXI_BCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TBU_Q6_AXI_BCR_ADDR,v)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TBU_Q6_AXI_BCR_ADDR,m,v,HWIO_GCC_MSS_TBU_Q6_AXI_BCR_IN)
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_BLK_ARES_BMSK                                                      0x1
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_BLK_ARES_SHFT                                                      0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_BLK_ARES_DISABLE_FVAL                                              0x0
#define HWIO_GCC_MSS_TBU_Q6_AXI_BCR_BLK_ARES_ENABLE_FVAL                                               0x1

#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00066000)
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00066000)
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_RMSK                                                              0x1
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TBU_GSS_AXI_BCR_ADDR, HWIO_GCC_MSS_TBU_GSS_AXI_BCR_RMSK)
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TBU_GSS_AXI_BCR_ADDR, m)
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TBU_GSS_AXI_BCR_ADDR,v)
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TBU_GSS_AXI_BCR_ADDR,m,v,HWIO_GCC_MSS_TBU_GSS_AXI_BCR_IN)
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_BLK_ARES_SHFT                                                     0x0
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_BLK_ARES_DISABLE_FVAL                                             0x0
#define HWIO_GCC_MSS_TBU_GSS_AXI_BCR_BLK_ARES_ENABLE_FVAL                                              0x1

#define HWIO_GCC_GTCU_AHB_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00068000)
#define HWIO_GCC_GTCU_AHB_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00068000)
#define HWIO_GCC_GTCU_AHB_BCR_RMSK                                                                     0x1
#define HWIO_GCC_GTCU_AHB_BCR_IN          \
        in_dword_masked(HWIO_GCC_GTCU_AHB_BCR_ADDR, HWIO_GCC_GTCU_AHB_BCR_RMSK)
#define HWIO_GCC_GTCU_AHB_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GTCU_AHB_BCR_ADDR, m)
#define HWIO_GCC_GTCU_AHB_BCR_OUT(v)      \
        out_dword(HWIO_GCC_GTCU_AHB_BCR_ADDR,v)
#define HWIO_GCC_GTCU_AHB_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GTCU_AHB_BCR_ADDR,m,v,HWIO_GCC_GTCU_AHB_BCR_IN)
#define HWIO_GCC_GTCU_AHB_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_GTCU_AHB_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_GTCU_AHB_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_GTCU_AHB_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_SMMU_XPU_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00012054)
#define HWIO_GCC_SMMU_XPU_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012054)
#define HWIO_GCC_SMMU_XPU_BCR_RMSK                                                                     0x1
#define HWIO_GCC_SMMU_XPU_BCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_XPU_BCR_ADDR, HWIO_GCC_SMMU_XPU_BCR_RMSK)
#define HWIO_GCC_SMMU_XPU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_XPU_BCR_ADDR, m)
#define HWIO_GCC_SMMU_XPU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_XPU_BCR_ADDR,v)
#define HWIO_GCC_SMMU_XPU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_XPU_BCR_ADDR,m,v,HWIO_GCC_SMMU_XPU_BCR_IN)
#define HWIO_GCC_SMMU_XPU_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_SMMU_XPU_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_SMMU_XPU_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_SMMU_XPU_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_SMMU_CFG_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001208c)
#define HWIO_GCC_SMMU_CFG_BCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001208c)
#define HWIO_GCC_SMMU_CFG_BCR_RMSK                                                                     0x1
#define HWIO_GCC_SMMU_CFG_BCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_CFG_BCR_ADDR, HWIO_GCC_SMMU_CFG_BCR_RMSK)
#define HWIO_GCC_SMMU_CFG_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_CFG_BCR_ADDR, m)
#define HWIO_GCC_SMMU_CFG_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_CFG_BCR_ADDR,v)
#define HWIO_GCC_SMMU_CFG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_CFG_BCR_ADDR,m,v,HWIO_GCC_SMMU_CFG_BCR_IN)
#define HWIO_GCC_SMMU_CFG_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_SMMU_CFG_BCR_BLK_ARES_SHFT                                                            0x0
#define HWIO_GCC_SMMU_CFG_BCR_BLK_ARES_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_SMMU_CFG_BCR_BLK_ARES_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_VFE_TBU_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a000)
#define HWIO_GCC_VFE_TBU_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006a000)
#define HWIO_GCC_VFE_TBU_BCR_RMSK                                                                      0x1
#define HWIO_GCC_VFE_TBU_BCR_IN          \
        in_dword_masked(HWIO_GCC_VFE_TBU_BCR_ADDR, HWIO_GCC_VFE_TBU_BCR_RMSK)
#define HWIO_GCC_VFE_TBU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VFE_TBU_BCR_ADDR, m)
#define HWIO_GCC_VFE_TBU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_VFE_TBU_BCR_ADDR,v)
#define HWIO_GCC_VFE_TBU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VFE_TBU_BCR_ADDR,m,v,HWIO_GCC_VFE_TBU_BCR_IN)
#define HWIO_GCC_VFE_TBU_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_VFE_TBU_BCR_BLK_ARES_SHFT                                                             0x0
#define HWIO_GCC_VFE_TBU_BCR_BLK_ARES_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_VFE_TBU_BCR_BLK_ARES_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_VENUS_TBU_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0006b000)
#define HWIO_GCC_VENUS_TBU_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006b000)
#define HWIO_GCC_VENUS_TBU_BCR_RMSK                                                                    0x1
#define HWIO_GCC_VENUS_TBU_BCR_IN          \
        in_dword_masked(HWIO_GCC_VENUS_TBU_BCR_ADDR, HWIO_GCC_VENUS_TBU_BCR_RMSK)
#define HWIO_GCC_VENUS_TBU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS_TBU_BCR_ADDR, m)
#define HWIO_GCC_VENUS_TBU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_VENUS_TBU_BCR_ADDR,v)
#define HWIO_GCC_VENUS_TBU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS_TBU_BCR_ADDR,m,v,HWIO_GCC_VENUS_TBU_BCR_IN)
#define HWIO_GCC_VENUS_TBU_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_VENUS_TBU_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_VENUS_TBU_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_VENUS_TBU_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_PRONTO_TBU_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0006d000)
#define HWIO_GCC_PRONTO_TBU_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006d000)
#define HWIO_GCC_PRONTO_TBU_BCR_RMSK                                                                   0x1
#define HWIO_GCC_PRONTO_TBU_BCR_IN          \
        in_dword_masked(HWIO_GCC_PRONTO_TBU_BCR_ADDR, HWIO_GCC_PRONTO_TBU_BCR_RMSK)
#define HWIO_GCC_PRONTO_TBU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRONTO_TBU_BCR_ADDR, m)
#define HWIO_GCC_PRONTO_TBU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PRONTO_TBU_BCR_ADDR,v)
#define HWIO_GCC_PRONTO_TBU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRONTO_TBU_BCR_ADDR,m,v,HWIO_GCC_PRONTO_TBU_BCR_IN)
#define HWIO_GCC_PRONTO_TBU_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_PRONTO_TBU_BCR_BLK_ARES_SHFT                                                          0x0
#define HWIO_GCC_PRONTO_TBU_BCR_BLK_ARES_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PRONTO_TBU_BCR_BLK_ARES_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_PCNOC_TBU_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00012058)
#define HWIO_GCC_PCNOC_TBU_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00012058)
#define HWIO_GCC_PCNOC_TBU_BCR_RMSK                                                                    0x1
#define HWIO_GCC_PCNOC_TBU_BCR_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_TBU_BCR_ADDR, HWIO_GCC_PCNOC_TBU_BCR_RMSK)
#define HWIO_GCC_PCNOC_TBU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_TBU_BCR_ADDR, m)
#define HWIO_GCC_PCNOC_TBU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_TBU_BCR_ADDR,v)
#define HWIO_GCC_PCNOC_TBU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_TBU_BCR_ADDR,m,v,HWIO_GCC_PCNOC_TBU_BCR_IN)
#define HWIO_GCC_PCNOC_TBU_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_PCNOC_TBU_BCR_BLK_ARES_SHFT                                                           0x0
#define HWIO_GCC_PCNOC_TBU_BCR_BLK_ARES_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_PCNOC_TBU_BCR_BLK_ARES_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_RBCPR_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00033000)
#define HWIO_GCC_RBCPR_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033000)
#define HWIO_GCC_RBCPR_BCR_RMSK                                                                        0x1
#define HWIO_GCC_RBCPR_BCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_BCR_ADDR, HWIO_GCC_RBCPR_BCR_RMSK)
#define HWIO_GCC_RBCPR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_BCR_ADDR, m)
#define HWIO_GCC_RBCPR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_BCR_ADDR,v)
#define HWIO_GCC_RBCPR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_BCR_ADDR,m,v,HWIO_GCC_RBCPR_BCR_IN)
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_RBCPR_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00033004)
#define HWIO_GCC_RBCPR_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033004)
#define HWIO_GCC_RBCPR_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_RBCPR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CBCR_ADDR, HWIO_GCC_RBCPR_CBCR_RMSK)
#define HWIO_GCC_RBCPR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_CBCR_IN)
#define HWIO_GCC_RBCPR_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_RBCPR_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_RBCPR_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00033008)
#define HWIO_GCC_RBCPR_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033008)
#define HWIO_GCC_RBCPR_AHB_CBCR_RMSK                                                            0xf0008001
#define HWIO_GCC_RBCPR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_AHB_CBCR_ADDR, HWIO_GCC_RBCPR_AHB_CBCR_RMSK)
#define HWIO_GCC_RBCPR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_RBCPR_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0003300c)
#define HWIO_GCC_RBCPR_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003300c)
#define HWIO_GCC_RBCPR_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_RBCPR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CMD_RCGR_ADDR, HWIO_GCC_RBCPR_CMD_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CMD_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CMD_RCGR_IN)
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_SHFT                                                            0x0
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_RBCPR_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00033010)
#define HWIO_GCC_RBCPR_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00033010)
#define HWIO_GCC_RBCPR_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_RBCPR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CFG_RCGR_ADDR, HWIO_GCC_RBCPR_CFG_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CFG_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CFG_RCGR_IN)
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                      0x0
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                      0x1
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                      0x2
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                      0x3
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                      0x4
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                      0x5
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                      0x6
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                      0x7
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_SHFT                                                           0x0
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                    0x0
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                      0x1
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                    0x2
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                      0x3
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                    0x4
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                      0x5
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                    0x6
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                      0x7
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                    0x8
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                      0x9
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                    0xa
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                      0xb
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                    0xc
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                      0xd
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                    0xe
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                      0xf
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                   0x10
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                     0x11
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                   0x12
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                    0x13
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                  0x14
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                    0x15
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                  0x16
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                    0x17
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                  0x18
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                    0x19
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                  0x1a
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                    0x1b
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                  0x1c
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                    0x1d
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                  0x1e
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                    0x1f

#define HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00036000)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036000)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK                                                                0xf
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_BMSK                                                          0x8
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_SHFT                                                          0x3
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                       0x4
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                       0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                               0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                                0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_BMSK                                                          0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_SHFT                                                          0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_BMSK                                                          0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_SHFT                                                          0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00036004)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036004)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK                                                    0x3f7ff
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                   0x20000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                      0x11
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                           0x10000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                              0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                               0x8000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                                  0xf
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                    0x4000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                       0xe
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                    0x2000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                       0xd
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                     0x1000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                        0xc
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                    0x400
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                      0xa
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                  0x200
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                    0x9
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                     0x100
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                       0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                  0x80
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                   0x7
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                      0x20
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                       0x5
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                          0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                           0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                                 0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                                 0x3
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                         0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                         0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                     0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                     0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                     0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                     0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                              0x1

#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0003600c)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003600c)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK                                                0x3bff
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_BMSK                               0x2000
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_SHFT                                  0xd
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_BMSK                               0x1000
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_SHFT                                  0xc
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_BMSK                               0x800
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_SHFT                                 0xb
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_BMSK                                 0x200
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_SHFT                                   0x9
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_BMSK                          0x100
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_SHFT                            0x8
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_BMSK                          0x80
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_SHFT                           0x7
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_BMSK                              0x40
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_SHFT                               0x6
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_BMSK                                0x20
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_SHFT                                 0x5
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_BMSK                                  0x10
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_SHFT                                   0x4
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_BMSK                                   0x8
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_SHFT                                   0x3
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_BMSK                                   0x4
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_SHFT                                   0x2
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_BMSK                                  0x2
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_SHFT                                  0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_BMSK                                0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_SHFT                                0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_ENABLE_FVAL                         0x1

#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00036008)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036008)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK                                                     0x3f7ff
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                              0x20000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                 0x11
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                      0x10000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                         0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                          0x8000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                             0xf
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                               0x4000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                                  0xe
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                               0x2000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                                  0xd
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                0x1000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                   0xc
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                               0x400
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                 0xa
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                             0x200
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                               0x9
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                0x100
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                  0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                             0x80
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                              0x7
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                              0x40
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                               0x6
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                 0x20
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                  0x5
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                     0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                      0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                            0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                            0x3
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                    0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                    0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                                0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                                0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                                0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                                0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1

#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00036010)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00036010)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK                                                 0x3bff
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_BMSK                          0x2000
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_SHFT                             0xd
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_BMSK                          0x1000
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_SHFT                             0xc
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_BMSK                          0x800
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_SHFT                            0xb
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_BMSK                            0x200
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_SHFT                              0x9
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_BMSK                     0x100
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_SHFT                       0x8
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_BMSK                     0x80
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_SHFT                      0x7
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_BMSK                         0x40
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_SHFT                          0x6
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_BMSK                           0x20
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_SHFT                            0x5
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_BMSK                             0x10
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_SHFT                              0x4
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_BMSK                              0x8
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_SHFT                              0x3
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_BMSK                              0x4
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_SHFT                              0x2
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_BMSK                             0x2
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_SHFT                             0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_BMSK                           0x1
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_SHFT                           0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_RPM_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1

#define HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00045000)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045000)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK                                                               0xf
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_BMSK                                                         0x8
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_SHFT                                                         0x3
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                      0x4
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                      0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                              0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                               0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_BMSK                                                         0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_SHFT                                                         0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_BMSK                                                         0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_SHFT                                                         0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00045004)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045004)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK                                                   0x3f7ff
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                  0x20000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                     0x11
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                          0x10000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                             0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                              0x8000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                                 0xf
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                   0x4000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                      0xe
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                   0x2000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                      0xd
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                    0x1000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                       0xc
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                   0x400
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                     0xa
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                 0x200
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                   0x9
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                    0x100
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                      0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                 0x80
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                  0x7
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                  0x40
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                   0x6
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                     0x20
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                      0x5
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                         0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                          0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                                0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                                0x3
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                        0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                        0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                    0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                    0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                    0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                    0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                             0x1

#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004500c)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004500c)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK                                               0x3bff
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_BMSK                              0x2000
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_SHFT                                 0xd
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_BMSK                              0x1000
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_SHFT                                 0xc
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_BMSK                              0x800
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_SHFT                                0xb
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_BMSK                                0x200
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_SHFT                                  0x9
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_BMSK                         0x100
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_SHFT                           0x8
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_BMSK                         0x80
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_SHFT                          0x7
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_BMSK                             0x40
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_SHFT                              0x6
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_BMSK                               0x20
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_SHFT                                0x5
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_BMSK                                 0x10
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_SHFT                                  0x4
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_BMSK                                  0x8
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_SHFT                                  0x3
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_BMSK                                  0x4
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_SHFT                                  0x2
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_BMSK                                 0x2
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_SHFT                                 0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_BMSK                               0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_SHFT                               0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_ENABLE_FVAL                        0x1

#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00045008)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045008)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK                                                    0x3f7ff
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                             0x20000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                0x11
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                     0x10000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                        0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                         0x8000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                            0xf
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                              0x4000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                                 0xe
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                              0x2000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                                 0xd
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                               0x1000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                  0xc
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                              0x400
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                0xa
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                            0x200
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                              0x9
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                               0x100
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                 0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                            0x80
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                             0x7
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                             0x40
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                              0x6
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                0x20
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                 0x5
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                    0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                     0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                           0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                           0x3
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                   0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                   0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                               0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                               0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                               0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                               0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1

#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00045010)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00045010)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK                                                0x3bff
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_BMSK                         0x2000
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_SHFT                            0xd
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_BMSK                         0x1000
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_SHFT                            0xc
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_BMSK                         0x800
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_SHFT                           0xb
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_BMSK                           0x200
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_SHFT                             0x9
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_BMSK                    0x100
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_SHFT                      0x8
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_BMSK                    0x80
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_SHFT                     0x7
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL             0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL              0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_BMSK                        0x40
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_SHFT                         0x6
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_BMSK                          0x20
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_SHFT                           0x5
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_BMSK                            0x10
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_SHFT                             0x4
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_BMSK                             0x8
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_SHFT                             0x3
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_BMSK                             0x4
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_SHFT                             0x2
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_BMSK                            0x2
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_SHFT                            0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_BMSK                          0x1
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_SHFT                          0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1

#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00013010)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013010)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK                                                            0xf
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_BMSK                                                      0x8
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_SHFT                                                      0x3
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                              0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                               0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                   0x4
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                   0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                           0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                            0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_BMSK                                                      0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_SHFT                                                      0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                              0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                               0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_BMSK                                                      0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_SHFT                                                      0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                              0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                               0x1

#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00013014)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013014)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK                                                0x3f7ff
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                               0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                  0x11
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                       0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                          0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                           0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                              0xf
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                   0xe
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                   0xd
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                 0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                    0xc
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                0x400
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                  0xa
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                              0x200
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                0x9
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                 0x100
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                   0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                              0x80
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                               0x7
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                               0x40
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                0x6
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                  0x20
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                   0x5
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                      0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                       0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                             0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                             0x3
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                     0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                     0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                 0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                 0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                 0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                 0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                          0x1

#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00013020)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_OFFS                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013020)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK                                            0x3bff
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_BMSK                           0x2000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_SHFT                              0xd
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_BMSK                           0x1000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_SHFT                              0xc
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_BMSK                           0x800
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_SHFT                             0xb
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_BMSK                             0x200
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_SHFT                               0x9
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_BMSK                      0x100
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_SHFT                        0x8
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_BMSK                      0x80
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_SHFT                       0x7
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_BMSK                          0x40
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_SHFT                           0x6
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_BMSK                            0x20
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_SHFT                             0x5
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_BMSK                              0x10
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_SHFT                               0x4
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_BMSK                               0x8
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_SHFT                               0x3
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_BMSK                               0x4
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_SHFT                               0x2
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_BMSK                              0x2
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_SHFT                              0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_BMSK                            0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_SHFT                            0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_ENABLE_FVAL                     0x1

#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00013018)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013018)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK                                                 0x3f7ff
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                          0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                             0x11
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                  0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                     0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                      0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                         0xf
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                           0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                              0xe
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                           0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                              0xd
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                            0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                               0xc
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                           0x400
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                             0xa
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                         0x200
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                           0x9
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                            0x100
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                              0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                         0x80
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                          0x7
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                          0x40
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                           0x6
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                             0x20
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                              0x5
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                 0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                  0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                        0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                        0x3
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                            0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                            0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1

#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00013024)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_OFFS                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00013024)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK                                             0x3bff
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_BMSK                      0x2000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_SHFT                         0xd
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_BMSK                      0x1000
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_SHFT                         0xc
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_BMSK                      0x800
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_SHFT                        0xb
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_BMSK                        0x200
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_SHFT                          0x9
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_BMSK                 0x100
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_SHFT                   0x8
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_DISABLE_FVAL           0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_ENABLE_FVAL            0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_BMSK                 0x80
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_SHFT                  0x7
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL          0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL           0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_BMSK                     0x40
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_SHFT                      0x6
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_BMSK                       0x20
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_SHFT                        0x5
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_BMSK                         0x10
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_SHFT                          0x4
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_BMSK                          0x8
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_SHFT                          0x3
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_BMSK                          0x4
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_SHFT                          0x2
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_BMSK                         0x2
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_SHFT                         0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_BMSK                       0x1
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_SHFT                       0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_TZ_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                0x1

#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00061000)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061000)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_RMSK                                                           0xf
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_BMSK                                                     0x8
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_SHFT                                                     0x3
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                             0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                              0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                  0x4
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                  0x2
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                          0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                           0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_BMSK                                                     0x2
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_SHFT                                                     0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                             0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                              0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_BMSK                                                     0x1
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_SHFT                                                     0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                             0x0
#define HWIO_GCC_APCS_HYP_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                              0x1

#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00061004)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_OFFS                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061004)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_RMSK                                               0x3f7ff
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                              0x20000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                 0x11
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                      0x10000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                         0x10
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                          0x8000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                             0xf
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                               0x4000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                  0xe
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                               0x2000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                  0xd
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                0x1000
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                   0xc
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                               0x400
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                 0xa
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                             0x200
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                               0x9
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                0x100
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                  0x8
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                             0x80
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                              0x7
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                              0x40
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                               0x6
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                 0x20
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                  0x5
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                     0x10
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                      0x4
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                            0x8
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                            0x3
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                    0x4
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                    0x2
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                0x2
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                0x1
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_HYP_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                         0x1

#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0006100c)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_OFFS                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0006100c)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK                                           0x3bff
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_BMSK                          0x2000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_SHFT                             0xd
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GTCU_AHB_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_BMSK                          0x1000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_SHFT                             0xc
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_SMMU_CFG_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_BMSK                          0x800
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_SHFT                            0xb
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PCNOC_TBU_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_BMSK                            0x200
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_SHFT                              0x9
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_VFE_TBU_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_BMSK                     0x100
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_SHFT                       0x8
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_BMSK                     0x80
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_SHFT                      0x7
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_BMSK                         0x40
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_SHFT                          0x6
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MSS_TBU_AXI_CLK_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_BMSK                           0x20
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_SHFT                            0x5
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_VENUS_TBU_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_BMSK                             0x10
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_SHFT                              0x4
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_MDP_TBU_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_BMSK                              0x8
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_SHFT                              0x3
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TBU_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_BMSK                              0x4
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_SHFT                              0x2
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_GFX_TCU_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_BMSK                             0x2
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_SHFT                             0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_APSS_TCU_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_BMSK                           0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_SHFT                           0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_BRANCH_ENA_VOTE_PRONTO_TBU_CLK_ENA_ENABLE_FVAL                    0x1

#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00061008)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061008)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_RMSK                                                0x3f7ff
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                         0x20000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                            0x11
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                 0x10000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                    0x10
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL             0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL              0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                     0x8000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                        0xf
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                          0x4000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                             0xe
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                          0x2000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                             0xd
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                           0x1000
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                              0xc
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                          0x400
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                            0xa
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                        0x200
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                          0x9
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                           0x100
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                             0x8
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                        0x80
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                         0x7
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                         0x40
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                          0x6
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                            0x20
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                             0x5
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                0x10
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                 0x4
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                       0x8
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                       0x3
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                               0x4
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                               0x2
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                           0x2
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                           0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                           0x1
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                           0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_HYP_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1

#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00061010)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_OFFS                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00061010)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK                                            0x3bff
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_BMSK                     0x2000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_SHFT                        0xd
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GTCU_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_BMSK                     0x1000
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_SHFT                        0xc
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_SMMU_CFG_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_BMSK                     0x800
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_SHFT                       0xb
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PCNOC_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_BMSK                       0x200
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_SHFT                         0x9
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_VFE_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_BMSK                0x100
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_SHFT                  0x8
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_DISABLE_FVAL          0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_Q6_AXI_CLK_SLEEP_ENA_ENABLE_FVAL           0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_BMSK                0x80
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_SHFT                 0x7
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL         0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_GSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL          0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_BMSK                    0x40
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_SHFT                     0x6
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_DISABLE_FVAL             0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MSS_TBU_AXI_CLK_SLEEP_ENA_ENABLE_FVAL              0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_BMSK                      0x20
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_SHFT                       0x5
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_VENUS_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_BMSK                        0x10
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_SHFT                         0x4
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_MDP_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_BMSK                         0x8
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_SHFT                         0x3
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TBU_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_BMSK                         0x4
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_SHFT                         0x2
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_GFX_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_BMSK                        0x2
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_SHFT                        0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_APSS_TCU_CLK_SLEEP_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_BMSK                      0x1
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_SHFT                      0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_HYP_SMMU_CLOCK_SLEEP_ENA_VOTE_PRONTO_TBU_CLK_SLEEP_ENA_ENABLE_FVAL               0x1

#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b000)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b000)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_RMSK                                                             0xf
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_BMSK                                                       0x8
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_SHFT                                                       0x3
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                               0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                    0x4
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                    0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                            0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                             0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_BMSK                                                       0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_SHFT                                                       0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                               0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_BMSK                                                       0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_SHFT                                                       0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                               0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                0x1

#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b004)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b004)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RMSK                                                 0x3f7ff
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                   0x11
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                        0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                           0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                            0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                               0xf
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                 0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                    0xe
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                 0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                    0xd
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                  0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                     0xc
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                 0x400
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                   0xa
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                               0x200
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                 0x9
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                  0x100
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                    0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                               0x80
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                0x7
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                0x40
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                 0x6
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                   0x20
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                    0x5
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                       0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                        0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                              0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                              0x3
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                      0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                      0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                  0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                  0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                  0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                  0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                           0x1

#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b008)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001b008)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RMSK                                                  0x3f7ff
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                           0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                              0x11
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                   0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                      0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                       0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                          0xf
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                            0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                               0xe
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                            0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                               0xd
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                             0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                0xc
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                            0x400
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                              0xa
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                          0x200
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                            0x9
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                             0x100
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                               0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                          0x80
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                           0x7
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                           0x40
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                            0x6
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                              0x20
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                               0x5
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                  0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                   0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                         0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                         0x3
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                 0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                 0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                             0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                             0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1

#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00070000)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00070000)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_RMSK                                                               0xf
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR, HWIO_GCC_WCSS_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_WCSS_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL2_BMSK                                                         0x8
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL2_SHFT                                                         0x3
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                      0x4
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                      0x2
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                              0x0
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                               0x1
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL1_BMSK                                                         0x2
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL1_SHFT                                                         0x1
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL0_BMSK                                                         0x1
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL0_SHFT                                                         0x0
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00070004)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_OFFS                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00070004)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_RMSK                                                   0x3f7ff
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                  0x20000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                     0x11
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                          0x10000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                             0x10
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                              0x8000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                                 0xf
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                   0x4000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                      0xe
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                   0x2000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                      0xd
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                    0x1000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                       0xc
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                   0x400
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                     0xa
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                 0x200
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                   0x9
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                    0x100
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                      0x8
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                 0x80
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                  0x7
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                  0x40
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                   0x6
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                     0x20
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                      0x5
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                         0x10
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                          0x4
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                                0x8
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                                0x3
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                        0x4
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                        0x2
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                    0x2
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                    0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                    0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                    0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                             0x1

#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00070008)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00070008)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_RMSK                                                    0x3f7ff
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                             0x20000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                0x11
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_BMSK                     0x10000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_SHFT                        0x10
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_BMSK                         0x8000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_SHFT                            0xf
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BIMC_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_BMSK                              0x4000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_SHFT                                 0xe
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_BMSK                              0x2000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_SHFT                                 0xd
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_APSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                               0x1000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                  0xc
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                              0x400
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                0xa
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                            0x200
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                              0x9
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                               0x100
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                 0x8
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                            0x80
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                             0x7
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                             0x40
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                              0x6
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                0x20
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                 0x5
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                    0x10
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                     0x4
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_BMSK                           0x8
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_SHFT                           0x3
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SPMI_PCNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_BMSK                                   0x4
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_SHFT                                   0x2
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_BMSK                               0x2
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_SHFT                               0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_BMSK                               0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_SHFT                               0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CRYPTO_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1

#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000000)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000000)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK                                                              0xf
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_BMSK                                                        0x8
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_SHFT                                                        0x3
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_BIMC_PLL_BMSK                                                     0x4
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_BIMC_PLL_SHFT                                                     0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_BIMC_PLL_DISABLE_FVAL                                             0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_BIMC_PLL_ENABLE_FVAL                                              0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_BMSK                                                        0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_SHFT                                                        0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_BMSK                                                        0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_SHFT                                                        0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000004)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000004)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK                                                  0x3f7ff
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                 0x20000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                    0x11
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_BMSK                         0x10000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_SHFT                            0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_APSS_AHB_CLK_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_BMSK                             0x8000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_SHFT                                0xf
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_APSS_AXI_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_BMSK                                  0x4000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_SHFT                                     0xe
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_BMSK                                  0x2000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_SHFT                                     0xd
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_APSS_AXI_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                   0x1000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                      0xc
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                  0x400
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                    0xa
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                0x200
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                  0x9
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                   0x100
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                     0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                0x80
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                 0x7
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                 0x40
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                  0x6
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                    0x20
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                     0x5
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                        0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                         0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_BMSK                               0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_SHFT                               0x3
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_PCNOC_AHB_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_BMSK                                       0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_SHFT                                       0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_BMSK                                   0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_SHFT                                   0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AXI_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_BMSK                                   0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_SHFT                                   0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CRYPTO_AHB_CLK_ENA_ENABLE_FVAL                            0x1

#define HWIO_GCC_MSS_RESTART_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e000)
#define HWIO_GCC_MSS_RESTART_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0003e000)
#define HWIO_GCC_MSS_RESTART_RMSK                                                                      0x1
#define HWIO_GCC_MSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_MSS_RESTART_ADDR, HWIO_GCC_MSS_RESTART_RMSK)
#define HWIO_GCC_MSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_RESTART_ADDR, m)
#define HWIO_GCC_MSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_MSS_RESTART_ADDR,v)
#define HWIO_GCC_MSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_RESTART_ADDR,m,v,HWIO_GCC_MSS_RESTART_IN)
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_BMSK                                                          0x1
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_SHFT                                                          0x0
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_VENUS_RESTART_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00010004)
#define HWIO_GCC_VENUS_RESTART_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00010004)
#define HWIO_GCC_VENUS_RESTART_RMSK                                                                    0x1
#define HWIO_GCC_VENUS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_VENUS_RESTART_ADDR, HWIO_GCC_VENUS_RESTART_RMSK)
#define HWIO_GCC_VENUS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS_RESTART_ADDR, m)
#define HWIO_GCC_VENUS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_VENUS_RESTART_ADDR,v)
#define HWIO_GCC_VENUS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS_RESTART_ADDR,m,v,HWIO_GCC_VENUS_RESTART_IN)
#define HWIO_GCC_VENUS_RESTART_VENUS_RESTART_BMSK                                                      0x1
#define HWIO_GCC_VENUS_RESTART_VENUS_RESTART_SHFT                                                      0x0
#define HWIO_GCC_VENUS_RESTART_VENUS_RESTART_DISABLE_FVAL                                              0x0
#define HWIO_GCC_VENUS_RESTART_VENUS_RESTART_ENABLE_FVAL                                               0x1

#define HWIO_GCC_WCSS_RESTART_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00011000)
#define HWIO_GCC_WCSS_RESTART_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00011000)
#define HWIO_GCC_WCSS_RESTART_RMSK                                                                     0x1
#define HWIO_GCC_WCSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_WCSS_RESTART_ADDR, HWIO_GCC_WCSS_RESTART_RMSK)
#define HWIO_GCC_WCSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_RESTART_ADDR, m)
#define HWIO_GCC_WCSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_RESTART_ADDR,v)
#define HWIO_GCC_WCSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_RESTART_ADDR,m,v,HWIO_GCC_WCSS_RESTART_IN)
#define HWIO_GCC_WCSS_RESTART_WCSS_RESTART_BMSK                                                        0x1
#define HWIO_GCC_WCSS_RESTART_WCSS_RESTART_SHFT                                                        0x0
#define HWIO_GCC_WCSS_RESTART_WCSS_RESTART_DISABLE_FVAL                                                0x0
#define HWIO_GCC_WCSS_RESTART_WCSS_RESTART_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_RESET_DEBUG_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00014000)
#define HWIO_GCC_RESET_DEBUG_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00014000)
#define HWIO_GCC_RESET_DEBUG_RMSK                                                                 0xffffff
#define HWIO_GCC_RESET_DEBUG_IN          \
        in_dword_masked(HWIO_GCC_RESET_DEBUG_ADDR, HWIO_GCC_RESET_DEBUG_RMSK)
#define HWIO_GCC_RESET_DEBUG_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_DEBUG_ADDR, m)
#define HWIO_GCC_RESET_DEBUG_OUT(v)      \
        out_dword(HWIO_GCC_RESET_DEBUG_ADDR,v)
#define HWIO_GCC_RESET_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_DEBUG_ADDR,m,v,HWIO_GCC_RESET_DEBUG_IN)
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_BMSK                                                   0x800000
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_SHFT                                                       0x17
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_DISABLE_FVAL                                                0x0
#define HWIO_GCC_RESET_DEBUG_MSFT_DBG_RQST_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_BMSK                                                     0x400000
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_SHFT                                                         0x16
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_RESET_DEBUG_BLOCK_RESIN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_BMSK                                         0x200000
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_SHFT                                             0x15
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_DISABLE_FVAL                                      0x0
#define HWIO_GCC_RESET_DEBUG_RESET_ACCESS_FIRST_PASS_ENABLE_FVAL                                       0x1
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_BMSK                                          0x100000
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_SHFT                                              0x14
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_DISABLE_FVAL                                       0x0
#define HWIO_GCC_RESET_DEBUG_RESET_DEBUG_FIRST_PASS_ENABLE_FVAL                                        0x1
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_BMSK                                        0x80000
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_SHFT                                           0x13
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_DISABLE_FVAL                                    0x0
#define HWIO_GCC_RESET_DEBUG_MSM_TSENSE_RESET_DEBUG_EN_ENABLE_FVAL                                     0x1
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_BMSK                                     0x40000
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_SHFT                                        0x12
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RESET_DEBUG_PMIC_ABNORMAL_RESET_DEBUG_EN_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_BMSK                                             0x20000
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_SHFT                                                0x11
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_RESET_DEBUG_SECURE_WDOG_DEBUG_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_BMSK                                                     0x10000
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_SHFT                                                        0x10
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_RESET_DEBUG_PROC_HALT_EN_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_BMSK                                                      0x8000
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_SHFT                                                         0xf
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_RESET_DEBUG_SRST_V1_MODE_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_RESET_DEBUG_PRE_ARES_DEBUG_TIMER_VAL_BMSK                                          0x7fff
#define HWIO_GCC_RESET_DEBUG_PRE_ARES_DEBUG_TIMER_VAL_SHFT                                             0x0

#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00015000)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015000)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_RMSK                                                         0xffff
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_IN          \
        in_dword_masked(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR, HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_RMSK)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR, m)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR,v)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_ADDR,m,v,HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_IN)
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_FLUSH_ETR_DEBUG_TIMER_VAL_BMSK                               0xffff
#define HWIO_GCC_FLUSH_ETR_DEBUG_TIMER_FLUSH_ETR_DEBUG_TIMER_VAL_SHFT                                  0x0

#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00015004)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015004)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RMSK                                                  0xffffffff
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_IN          \
        in_dword_masked(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR, HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RMSK)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR, m)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR,v)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_ADDR,m,v,HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_IN)
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RESERVE_BITS31_16_BMSK                                0xffff0000
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_RESERVE_BITS31_16_SHFT                                      0x10
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_STOP_CAPTURE_DEBUG_TIMER_VAL_BMSK                         0xffff
#define HWIO_GCC_STOP_CAPTURE_DEBUG_TIMER_STOP_CAPTURE_DEBUG_TIMER_VAL_SHFT                            0x0

#define HWIO_GCC_RESET_STATUS_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00015008)
#define HWIO_GCC_RESET_STATUS_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00015008)
#define HWIO_GCC_RESET_STATUS_RMSK                                                                    0x3f
#define HWIO_GCC_RESET_STATUS_IN          \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, HWIO_GCC_RESET_STATUS_RMSK)
#define HWIO_GCC_RESET_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, m)
#define HWIO_GCC_RESET_STATUS_OUT(v)      \
        out_dword(HWIO_GCC_RESET_STATUS_ADDR,v)
#define HWIO_GCC_RESET_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_STATUS_ADDR,m,v,HWIO_GCC_RESET_STATUS_IN)
#define HWIO_GCC_RESET_STATUS_SECURE_WDOG_EXPIRE_STATUS_BMSK                                          0x20
#define HWIO_GCC_RESET_STATUS_SECURE_WDOG_EXPIRE_STATUS_SHFT                                           0x5
#define HWIO_GCC_RESET_STATUS_PMIC_ABNORMAL_RESIN_STATUS_BMSK                                         0x10
#define HWIO_GCC_RESET_STATUS_PMIC_ABNORMAL_RESIN_STATUS_SHFT                                          0x4
#define HWIO_GCC_RESET_STATUS_TSENSE_RESET_STATUS_BMSK                                                 0x8
#define HWIO_GCC_RESET_STATUS_TSENSE_RESET_STATUS_SHFT                                                 0x3
#define HWIO_GCC_RESET_STATUS_SRST_STATUS_BMSK                                                         0x4
#define HWIO_GCC_RESET_STATUS_SRST_STATUS_SHFT                                                         0x2
#define HWIO_GCC_RESET_STATUS_DEBUG_RESET_STATUS_BMSK                                                  0x3
#define HWIO_GCC_RESET_STATUS_DEBUG_RESET_STATUS_SHFT                                                  0x0

#define HWIO_GCC_SW_SRST_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001500c)
#define HWIO_GCC_SW_SRST_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001500c)
#define HWIO_GCC_SW_SRST_RMSK                                                                          0x1
#define HWIO_GCC_SW_SRST_IN          \
        in_dword_masked(HWIO_GCC_SW_SRST_ADDR, HWIO_GCC_SW_SRST_RMSK)
#define HWIO_GCC_SW_SRST_INM(m)      \
        in_dword_masked(HWIO_GCC_SW_SRST_ADDR, m)
#define HWIO_GCC_SW_SRST_OUT(v)      \
        out_dword(HWIO_GCC_SW_SRST_ADDR,v)
#define HWIO_GCC_SW_SRST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SW_SRST_ADDR,m,v,HWIO_GCC_SW_SRST_IN)
#define HWIO_GCC_SW_SRST_SW_SRST_BMSK                                                                  0x1
#define HWIO_GCC_SW_SRST_SW_SRST_SHFT                                                                  0x0
#define HWIO_GCC_SW_SRST_SW_SRST_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_SW_SRST_SW_SRST_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_PROC_HALT_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001301c)
#define HWIO_GCC_PROC_HALT_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001301c)
#define HWIO_GCC_PROC_HALT_RMSK                                                                        0x1
#define HWIO_GCC_PROC_HALT_IN          \
        in_dword_masked(HWIO_GCC_PROC_HALT_ADDR, HWIO_GCC_PROC_HALT_RMSK)
#define HWIO_GCC_PROC_HALT_INM(m)      \
        in_dword_masked(HWIO_GCC_PROC_HALT_ADDR, m)
#define HWIO_GCC_PROC_HALT_OUT(v)      \
        out_dword(HWIO_GCC_PROC_HALT_ADDR,v)
#define HWIO_GCC_PROC_HALT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PROC_HALT_ADDR,m,v,HWIO_GCC_PROC_HALT_IN)
#define HWIO_GCC_PROC_HALT_PROC_HALT_BMSK                                                              0x1
#define HWIO_GCC_PROC_HALT_PROC_HALT_SHFT                                                              0x0
#define HWIO_GCC_PROC_HALT_PROC_HALT_NOT_HALT_FVAL                                                     0x0
#define HWIO_GCC_PROC_HALT_PROC_HALT_HALT_FVAL                                                         0x1

#define HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00074000)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074000)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK                                                         0xffc1f1ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_IN          \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, m)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,v)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,m,v,HWIO_GCC_GCC_DEBUG_CLK_CTL_IN)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_BMSK                                          0xe0000000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_SHFT                                                0x1d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_GPLL0_RESETN_TEST_FVAL                               0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_BIMC_PLL_RESETN_TEST_FVAL                            0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_GPLL2_RESETN_TEST_FVAL                               0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RESETN_MUX_SEL_MSS_PLL2_RESETN_TEST_FVAL                            0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_BMSK                                        0x1c000000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_SHFT                                              0x1a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_GPLL0_BYPASSNL_TEST_FVAL                           0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_BIMC_PLL_BYPASSNL_TEST_FVAL                        0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_GPLL2_BYPASSNL_TEST_FVAL                           0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_BYPASSNL_MUX_SEL_MSS_PLL2_BYPASSNL_TEST_FVAL                        0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_SEL_BMSK                                        0x3800000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_SEL_SHFT                                             0x17
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_SEL_GPLL0_STATUS_FVAL                                 0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_SEL_GPLL1_STATUS_FVAL                                 0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_SEL_GPLL2_STATUS_FVAL                                 0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_SEL_BIMC_PLL_STATUS_FVAL                              0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_EN_BMSK                                          0x400000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_EN_SHFT                                              0x16
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_EN_BUS_DISABLE_FVAL                                   0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_GCC_DEBUG_BUS_EN_BUS_ENABLE_FVAL                                    0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_BMSK                                                 0x10000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_SHFT                                                    0x10
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_ENABLE_FVAL                                              0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_BMSK                                                    0xf000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_SHFT                                                       0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV1_FVAL                                                  0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV2_FVAL                                                  0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV3_FVAL                                                  0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV4_FVAL                                                  0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV5_FVAL                                                  0x4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV6_FVAL                                                  0x5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV7_FVAL                                                  0x6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV8_FVAL                                                  0x7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV9_FVAL                                                  0x8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV10_FVAL                                                 0x9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV11_FVAL                                                 0xa
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV12_FVAL                                                 0xb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV13_FVAL                                                 0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV14_FVAL                                                 0xd
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV15_FVAL                                                 0xe
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV16_FVAL                                                 0xf
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BMSK                                                      0x1ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_SHFT                                                        0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_AXI_CLK_FVAL                                    0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_QDSS_STM_AXI_CLK_FVAL                           0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_APSS_AHB_CLK_FVAL                               0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SNOC_PCNOC_AHB_CLK_FVAL                                 0x4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_AT_CLK_FVAL                                     0x6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_AHB_CLK_FVAL                                      0x8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_RPM_AHB_CLK_FVAL                                  0xa
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_TIC_CLK_FVAL                                      0xb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_AT_CLK_FVAL                                       0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GP1_CLK_FVAL                                           0x10
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GP2_CLK_FVAL                                           0x11
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GP3_CLK_FVAL                                           0x12
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_NOC_CONF_XPU_AHB_CLK_FVAL                              0x18
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IMEM_AXI_CLK_FVAL                                      0x20
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IMEM_CFG_AHB_CLK_FVAL                                  0x21
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_GFX_CLK_FVAL                                      0x2d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_CFG_AHB_CLK_FVAL                                   0x30
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_Q6_BIMC_AXI_CLK_FVAL                               0x31
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_MSS_GCC_DBG_CLK_FVAL                                       0x32
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_CFG_XPU_CLK_FVAL                                   0x38
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_DAP_AHB_CLK_FVAL                                  0x40
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_CFG_AHB_CLK_FVAL                                  0x41
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_AT_CLK_FVAL                                       0x42
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_ETR_USB_CLK_FVAL                                  0x43
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_STM_CLK_FVAL                                      0x44
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TRACECLKIN_CLK_FVAL                               0x45
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV2_CLK_FVAL                               0x46
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV3_CLK_FVAL                               0x48
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_DAP_CLK_FVAL                                      0x49
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV4_CLK_FVAL                               0x4a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV8_CLK_FVAL                               0x4b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV16_CLK_FVAL                              0x4c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_APSS_TCU_CLK_FVAL                                      0x50
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDP_TBU_CLK_FVAL                                       0x51
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GFX_TBU_CLK_FVAL                                       0x52
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GFX_TCU_CLK_FVAL                                       0x53
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VENUS_TBU_CLK_FVAL                                     0x54
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_TBU_AXI_CLK_FVAL                                   0x55
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_TBU_GSS_AXI_CLK_FVAL                               0x56
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_TBU_Q6_AXI_CLK_FVAL                                0x57
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_GTCU_AHB_CLK_FVAL                                      0x58
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SMMU_XPU_CLK_FVAL                                      0x59
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VFE_TBU_CLK_FVAL                                       0x5a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SMMU_CFG_CLK_FVAL                                      0x5b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_TBU_CLK_FVAL                                     0x5d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PRONTO_TBU_CLK_FVAL                                    0x5e
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SMMU_CATS_CLK_FVAL                                     0x5f
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HS_SYSTEM_CLK_FVAL                                 0x60
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HS_AHB_CLK_FVAL                                    0x61
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HS_INACTIVITY_TIMERS_CLK_FVAL                      0x62
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB2A_PHY_SLEEP_CLK_FVAL                               0x63
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HS_PHY_CFG_AHB_CLK_FVAL                            0x64
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC1_APPS_CLK_FVAL                                    0x68
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC1_AHB_CLK_FVAL                                     0x69
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC2_APPS_CLK_FVAL                                    0x70
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC2_AHB_CLK_FVAL                                     0x71
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_AHB_CLK_FVAL                                     0x88
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_SLEEP_CLK_FVAL                                   0x89
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP1_SPI_APPS_CLK_FVAL                           0x8a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP1_I2C_APPS_CLK_FVAL                           0x8b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART1_APPS_CLK_FVAL                              0x8c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART1_SIM_CLK_FVAL                               0x8d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP2_SPI_APPS_CLK_FVAL                           0x8e
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP2_I2C_APPS_CLK_FVAL                           0x90
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART2_APPS_CLK_FVAL                              0x91
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART2_SIM_CLK_FVAL                               0x92
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP3_SPI_APPS_CLK_FVAL                           0x93
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP3_I2C_APPS_CLK_FVAL                           0x94
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP4_SPI_APPS_CLK_FVAL                           0x98
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP4_I2C_APPS_CLK_FVAL                           0x99
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP5_SPI_APPS_CLK_FVAL                           0x9c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP5_I2C_APPS_CLK_FVAL                           0x9d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP6_SPI_APPS_CLK_FVAL                           0xa1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP6_I2C_APPS_CLK_FVAL                           0xa2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_AHB_CLK_FVAL                                     0xa8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_TOP_AHB_CLK_FVAL                                 0xa9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_GP0_CLK_FVAL                                     0xab
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_GP1_CLK_FVAL                                     0xac
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_MCLK0_CLK_FVAL                                   0xad
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_MCLK1_CLK_FVAL                                   0xae
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_MDP_VBIF_CLK_FVAL                                 0xb1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_MDP_DSI_CLK_FVAL                                  0xb2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_MDP_AHB_CLK_FVAL                                  0xb3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_VFE0_CLK_FVAL                                    0xb8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI_VFE0_SRES_CLK_FVAL                           0xb9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_VFE_VBIF_AHB_CLK_FVAL                            0xba
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_VFE_AHB_CLK_FVAL                                 0xbb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_VFE_AXI_CLK_FVAL                                 0xbc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VFE_QDSS_AT_CLK_FVAL                                   0xbd
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VFE_QDSS_TSCTR_DIV8_CLK_FVAL                           0xbe
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI_VFE0_CLK_FVAL                                0xbf
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI0_CLK_FVAL                                    0xc0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI0_AHB_CLK_FVAL                                0xc1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI0PHY_CLK_FVAL                                 0xc2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI0RDI_CLK_FVAL                                 0xc3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI0PIX_CLK_FVAL                                 0xc4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI1_CLK_FVAL                                    0xc5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI1_AHB_CLK_FVAL                                0xc6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI1PHY_CLK_FVAL                                 0xc7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PRNG_XPU_CFG_AHB_CLK_FVAL                              0xc8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_MPU_CFG_AHB_CLK_FVAL                             0xc9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PDM_AHB_CLK_FVAL                                       0xd0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PDM_XO4_CLK_FVAL                                       0xd1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PDM2_CLK_FVAL                                          0xd2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PRNG_AHB_CLK_FVAL                                      0xd8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI1RDI_CLK_FVAL                                 0xe0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_CSI1PIX_CLK_FVAL                                 0xe1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_ISPIF_AHB_CLK_FVAL                               0xe2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CAMSS_VFE0_VBIF_CLK_FVAL                               0xe3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_EXT_MCLK2_CLK_FVAL                            0xec
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_PCM_DATA_OE_CLK_FVAL                          0xed
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_MMCC_VENUS0_CORE0_VCODEC_CLK_FVAL                          0xee
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BIMC_FSM_AHB_CLK_FVAL                                      0xef
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TCSR_AHB_CLK_FVAL                                      0xf0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BOOT_ROM_AHB_CLK_FVAL                                  0xf8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSG_RAM_AHB_CLK_FVAL                                  0x100
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TLMM_AHB_CLK_FVAL                                     0x108
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TLMM_CLK_FVAL                                         0x109
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MPM_AHB_CLK_FVAL                                      0x110
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_PROC_FCLK_FVAL                                    0x118
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_PROC_HCLK_FVAL                                    0x119
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_BUS_AHB_CLK_FVAL                                  0x11a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_SLEEP_CLK_FVAL                                    0x11b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_TIMER_CLK_FVAL                                    0x11c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_ACC_CLK_FVAL                                 0x120
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_AHB_CLK_FVAL                                 0x121
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_CLK_FVAL                                     0x122
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_SENSE_CLK_FVAL                               0x123
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_BOOT_ROM_PATCH_CLK_FVAL                      0x124
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPMI_SER_CLK_FVAL                                     0x128
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPMI_PCNOC_AHB_CLK_FVAL                               0x129
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPMI_AHB_CLK_FVAL                                     0x12a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_CFG_AHB_CLK_FVAL                                 0x130
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_MSTR_AHB_CLK_FVAL                                0x131
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_FF_CLK_FVAL                                      0x132
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_BIMC_CY_CLK_FVAL                                 0x133
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_SNOC_CY_CLK_FVAL                                 0x134
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_PCNOC_CY_CLK_FVAL                                0x135
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_RPM_CY_CLK_FVAL                                  0x136
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CRYPTO_CLK_FVAL                                       0x138
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CRYPTO_AXI_CLK_FVAL                                   0x139
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CRYPTO_AHB_CLK_FVAL                                   0x13a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MMSS_SPDM_CSI0_CLK_FVAL                               0x140
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MMSS_SPDM_PCLK0_CLK_FVAL                              0x141
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MMSS_SPDM_AHB_CLK_FVAL                                0x142
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MMSS_SPDM_GFX3D_CLK_FVAL                              0x143
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MMSS_SPDM_VFE0_CLK_FVAL                               0x144
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MMSS_SPDM_VCODEC0_CLK_FVAL                            0x145
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MMSS_SPDM_MDP_CLK_FVAL                                0x146
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_AHB_CLK_FVAL                                          0x148
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_XO_CLK_FVAL                                           0x149
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_XO_DIV4_CLK_FVAL                                      0x14a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IM_SLEEP_CLK_FVAL                                     0x14b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_XO_CLK_FVAL                                      0x150
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_CFG_AHB_CLK_FVAL                                 0x151
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_SLEEP_CLK_FVAL                                   0x152
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_SYSNOC_AXI_CLK_FVAL                              0x153
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_CLK_FVAL                                         0x154
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_APSS_AXI_CLK_FVAL                                0x155
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_AT_CLK_FVAL                                      0x156
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DDR_DIM_CFG_CLK_FVAL                                  0x158
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_TCU_CLK_FVAL                                     0x159
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_DDR_CFG_CLK_FVAL                                0x15a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DDR_DIM_SLEEP_CLK_FVAL                                0x15b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_GPU_CLK_FVAL                                     0x15c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_PCNOC_MPORT_CLK_FVAL                         0x162
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_PCNOC_SWAY_CLK_FVAL                          0x163
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_APSS_AHB_CLK_FVAL                                     0x168
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_APSS_AXI_CLK_FVAL                                     0x169
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_APSS_GCC_DBG_CLK_FVAL                                     0x16a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SNOC_BUS_TIMEOUT0_AHB_CLK_FVAL                        0x170
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT0_AHB_CLK_FVAL                       0x178
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT1_AHB_CLK_FVAL                       0x179
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT2_AHB_CLK_FVAL                       0x17a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT3_AHB_CLK_FVAL                       0x17b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT4_AHB_CLK_FVAL                       0x17c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT5_AHB_CLK_FVAL                       0x180
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT6_AHB_CLK_FVAL                       0x181
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT7_AHB_CLK_FVAL                       0x182
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT8_AHB_CLK_FVAL                       0x183
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PCNOC_BUS_TIMEOUT9_AHB_CLK_FVAL                       0x184
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DEHR_CLK_FVAL                                         0x188
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RBCPR_CLK_FVAL                                        0x190
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RBCPR_AHB_CLK_FVAL                                    0x191
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_WCSS_GCC_DBG_CLK_FVAL                                     0x198
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_USB2_PHY_GCC_ATEST_ULPI_0_CLK_FVAL                        0x1a0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_USB2_PHY_GCC_ATEST_ULPI_1_CLK_FVAL                        0x1a8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CLK_FVAL                  0x1b0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CLK_FVAL              0x1b1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_LPAIF_PRI_I2S_CLK_FVAL                       0x1b2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_LPAIF_SEC_I2S_CLK_FVAL                       0x1b3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_LPAIF_AUX_I2S_CLK_FVAL                       0x1b4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_AVSYNC_XO_CLK_FVAL                           0x1b5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_STC_XO_CLK_FVAL                              0x1b6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CODEC_DIGCODEC_CLK_FVAL                               0x1b7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL0_DTEST_FVAL                                          0x1c0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL0_LOCK_DET_FVAL                                       0x1c1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL1_DTEST_FVAL                                          0x1c2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL1_LOCK_DET_FVAL                                       0x1c3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BIMC_PLL_DTEST_FVAL                                       0x1c4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BIMC_PLL_LOCK_DET_FVAL                                    0x1c5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL2_DTEST_FVAL                                          0x1c6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL2_LOCK_DET_FVAL                                       0x1c7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_MPM_GCC_TEMP_SENSOR_RINGOSC_CLK_FVAL                      0x1c8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_APSS_GCC_RINGOSC_CLK_FVAL                                 0x1d0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DCD_XO_CLK_FVAL                                       0x1e0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_APSS_TCU_ASYNC_CLK_FVAL                               0x1e9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_OXILI_GFX3D_CLK_FVAL                                  0x1ea
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_OXILI_AHB_CLK_FVAL                                    0x1eb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_OXILI_QDSS_AT_CLK_FVAL                                0x1ec
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_OXILI_QDSS_TSCTR_DIV8_CLK_FVAL                        0x1ed
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CLK_FVAL              0x1ee
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VENUS0_QDSS_APB_CLK_FVAL                              0x1ef
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VENUS0_VCODEC0_CLK_FVAL                               0x1f1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VENUS0_AXI_CLK_FVAL                                   0x1f2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VENUS0_AHB_CLK_FVAL                                   0x1f3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VENUS0_QDSS_AT_CLK_FVAL                               0x1f4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_VENUS0_QDSS_TSCTR_DIV8_CLK_FVAL                       0x1f5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_AHB_CLK_FVAL                                     0x1f6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_AXI_CLK_FVAL                                     0x1f7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_PCLK0_CLK_FVAL                                   0x1f8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_MDP_CLK_FVAL                                     0x1f9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_VSYNC_CLK_FVAL                                   0x1fb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_BYTE0_CLK_FVAL                                   0x1fc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_ESC0_CLK_FVAL                                    0x1fd
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_QDSS_AT_CLK_FVAL                                 0x1fe
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MDSS_QDSS_TSCTR_DIV8_CLK_FVAL                         0x1ff

#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00074004)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074004)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK                                                       0x1fffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,v)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,m,v,HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_BMSK                                                0x100000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_SHFT                                                    0x14
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_ENABLE_FVAL                                              0x1
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_BMSK                                       0xfffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_SHFT                                           0x0

#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00074008)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074008)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK                                                   0x3ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_BMSK                                  0x2000000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_SHFT                                       0x19
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_BMSK                                       0x1ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_SHFT                                             0x0

#define HWIO_GCC_PLLTEST_PAD_CFG_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007400c)
#define HWIO_GCC_PLLTEST_PAD_CFG_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007400c)
#define HWIO_GCC_PLLTEST_PAD_CFG_RMSK                                                             0xffbfbf
#define HWIO_GCC_PLLTEST_PAD_CFG_IN          \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, HWIO_GCC_PLLTEST_PAD_CFG_RMSK)
#define HWIO_GCC_PLLTEST_PAD_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, m)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT(v)      \
        out_dword(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,v)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,m,v,HWIO_GCC_PLLTEST_PAD_CFG_IN)
#define HWIO_GCC_PLLTEST_PAD_CFG_PLLTEST_DIV_BYPASS_BMSK                                          0x800000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLLTEST_DIV_BYPASS_SHFT                                              0x17
#define HWIO_GCC_PLLTEST_PAD_CFG_PLLTEST_DIV_BYPASS_BYPASS_FVAL                                        0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_PLLTEST_DIV_BYPASS_NO_BYPASS_FVAL                                     0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_BMSK                                            0x700000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_SHFT                                                0x14
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_GPLL0_LOCK_DET_FVAL                                  0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_GPLL1_LOCK_DET_FVAL                                  0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_GPLL2_LOCK_DET_FVAL                                  0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_BIMC_PLL_LOCK_DET_FVAL                               0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_MSS_PLL1_LOCK_DET_FVAL                               0x4
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_MSS_PLL2_LOCK_DET_FVAL                               0x5
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_PRONTO_PLL_LOCK_DET_FVAL                             0x6
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_LOCK_DET_SEL_APSS_PLL_LOCK_DET_FVAL                               0x7
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_BMSK                                                  0xc0000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_SHFT                                                     0x12
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_NONE_FVAL                                                 0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_PULLDOWN_FVAL                                             0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_KEEP_FVAL                                                 0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_PULLUP_FVAL                                               0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_BMSK                                                  0x30000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_SHFT                                                     0x10
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_NONE_FVAL                                                 0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_PULLDOWN_FVAL                                             0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_KEEP_FVAL                                                 0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_PULLUP_FVAL                                               0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_DIVIDER_EN_BMSK                                                    0x8000
#define HWIO_GCC_PLLTEST_PAD_CFG_DIVIDER_EN_SHFT                                                       0xf
#define HWIO_GCC_PLLTEST_PAD_CFG_DIVIDER_EN_DISABLE_FVAL                                               0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_DIVIDER_EN_ENABLE_FVAL                                                0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_BMSK                                                         0x2000
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_SHFT                                                            0xd
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_BMSK                                                       0x1000
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_SHFT                                                          0xc
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_BMSK                                                      0x800
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_SHFT                                                        0xb
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_DISABLE_FVAL                                                0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_BMSK                                                      0x400
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_SHFT                                                        0xa
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_DISABLE_FVAL                                                0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_BMSK                                                     0x380
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_SHFT                                                       0x7
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_2MA_FVAL                                             0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_4MA_FVAL                                             0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_6MA_FVAL                                             0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_8MA_FVAL                                             0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_10MA_FVAL                                            0x4
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_12MA_FVAL                                            0x5
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_14MA_FVAL                                            0x6
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_16MA_FVAL                                            0x7
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_BMSK                                                         0x3f
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_SHFT                                                          0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GCC_DEBUG_CLK_FVAL                                            0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GPLL0_LV_TEST_FVAL                                            0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GPLL1_LV_TEST_FVAL                                            0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GPLL2_LV_TEST_FVAL                                            0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_BIMC_PLL_LV_TEST_FVAL                                         0x4
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_WCSS_GCC_PLL_TEST_CLK_FVAL                                    0xb
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_MSS_GCC_PLL0_TEST_CLK_FVAL                                    0xc
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_MSS_GCC_PLL1_TEST_CLK_FVAL                                    0xd
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_MSS_GCC_PLL2_TEST_CLK_FVAL                                    0xe
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_APSS_GCC_PLL_TEST_CLK_FVAL                                    0xf
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_LDO001_GCC_CLKOUT_FVAL                                       0x1e
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_SDCC1_GCC_CDC_OSC_TEST_CLK_FVAL                              0x20
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_SDCC1_GCC_T4_DLY_TEST_CLK_FVAL                               0x21

#define HWIO_GCC_JITTER_PROBE_CFG_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00074010)
#define HWIO_GCC_JITTER_PROBE_CFG_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074010)
#define HWIO_GCC_JITTER_PROBE_CFG_RMSK                                                               0x1ff
#define HWIO_GCC_JITTER_PROBE_CFG_IN          \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_CFG_ADDR, HWIO_GCC_JITTER_PROBE_CFG_RMSK)
#define HWIO_GCC_JITTER_PROBE_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_CFG_ADDR, m)
#define HWIO_GCC_JITTER_PROBE_CFG_OUT(v)      \
        out_dword(HWIO_GCC_JITTER_PROBE_CFG_ADDR,v)
#define HWIO_GCC_JITTER_PROBE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_JITTER_PROBE_CFG_ADDR,m,v,HWIO_GCC_JITTER_PROBE_CFG_IN)
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_BMSK                                               0x100
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_SHFT                                                 0x8
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_JITTER_PROBE_CFG_INIT_COUNTER_BMSK                                                   0xff
#define HWIO_GCC_JITTER_PROBE_CFG_INIT_COUNTER_SHFT                                                    0x0

#define HWIO_GCC_JITTER_PROBE_VAL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00074014)
#define HWIO_GCC_JITTER_PROBE_VAL_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00074014)
#define HWIO_GCC_JITTER_PROBE_VAL_RMSK                                                                0xff
#define HWIO_GCC_JITTER_PROBE_VAL_IN          \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_VAL_ADDR, HWIO_GCC_JITTER_PROBE_VAL_RMSK)
#define HWIO_GCC_JITTER_PROBE_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_VAL_ADDR, m)
#define HWIO_GCC_JITTER_PROBE_VAL_COUNT_VALUE_BMSK                                                    0xff
#define HWIO_GCC_JITTER_PROBE_VAL_COUNT_VALUE_SHFT                                                     0x0

#define HWIO_GCC_GP1_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00008000)
#define HWIO_GCC_GP1_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008000)
#define HWIO_GCC_GP1_CBCR_RMSK                                                                  0x80000001
#define HWIO_GCC_GP1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, HWIO_GCC_GP1_CBCR_RMSK)
#define HWIO_GCC_GP1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, m)
#define HWIO_GCC_GP1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CBCR_ADDR,v)
#define HWIO_GCC_GP1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CBCR_ADDR,m,v,HWIO_GCC_GP1_CBCR_IN)
#define HWIO_GCC_GP1_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_GP1_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_SHFT                                                              0x0
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_GP1_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00008004)
#define HWIO_GCC_GP1_CMD_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008004)
#define HWIO_GCC_GP1_CMD_RCGR_RMSK                                                              0x800000f3
#define HWIO_GCC_GP1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, HWIO_GCC_GP1_CMD_RCGR_RMSK)
#define HWIO_GCC_GP1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP1_CMD_RCGR_IN)
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_BMSK                                                            0x80
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_SHFT                                                             0x7
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_BMSK                                                            0x40
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_SHFT                                                             0x6
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_BMSK                                                            0x20
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_SHFT                                                             0x5
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                     0x10
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                      0x4
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_SHFT                                                             0x1
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_BMSK                                                              0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_SHFT                                                              0x0
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_GP1_CFG_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00008008)
#define HWIO_GCC_GP1_CFG_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008008)
#define HWIO_GCC_GP1_CFG_RCGR_RMSK                                                                  0x371f
#define HWIO_GCC_GP1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, HWIO_GCC_GP1_CFG_RCGR_RMSK)
#define HWIO_GCC_GP1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP1_CFG_RCGR_IN)
#define HWIO_GCC_GP1_CFG_RCGR_MODE_BMSK                                                             0x3000
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SHFT                                                                0xc
#define HWIO_GCC_GP1_CFG_RCGR_MODE_BYPASS_FVAL                                                         0x0
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SWALLOW_FVAL                                                        0x1
#define HWIO_GCC_GP1_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                      0x2
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                    0x3
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_BMSK                                                           0x700
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SHFT                                                             0x8
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                        0x0
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                        0x1
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                        0x2
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                        0x3
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                        0x4
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                        0x5
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                        0x6
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                        0x7
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_BMSK                                                            0x1f
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_SHFT                                                             0x0
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                      0x0
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                        0x1
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                      0x2
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                        0x3
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                      0x4
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                        0x5
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                      0x6
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                        0x7
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                      0x8
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                        0x9
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                      0xa
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                        0xb
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                      0xc
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                        0xd
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                      0xe
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                        0xf
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                     0x10
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                       0x11
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                     0x12
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                      0x13
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                    0x14
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                      0x15
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                    0x16
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                      0x17
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                    0x18
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                      0x19
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                    0x1a
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                      0x1b
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                    0x1c
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                      0x1d
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                    0x1e
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                      0x1f

#define HWIO_GCC_GP1_M_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000800c)
#define HWIO_GCC_GP1_M_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000800c)
#define HWIO_GCC_GP1_M_RMSK                                                                           0xff
#define HWIO_GCC_GP1_M_IN          \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, HWIO_GCC_GP1_M_RMSK)
#define HWIO_GCC_GP1_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, m)
#define HWIO_GCC_GP1_M_OUT(v)      \
        out_dword(HWIO_GCC_GP1_M_ADDR,v)
#define HWIO_GCC_GP1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_M_ADDR,m,v,HWIO_GCC_GP1_M_IN)
#define HWIO_GCC_GP1_M_M_BMSK                                                                         0xff
#define HWIO_GCC_GP1_M_M_SHFT                                                                          0x0

#define HWIO_GCC_GP1_N_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00008010)
#define HWIO_GCC_GP1_N_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008010)
#define HWIO_GCC_GP1_N_RMSK                                                                           0xff
#define HWIO_GCC_GP1_N_IN          \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, HWIO_GCC_GP1_N_RMSK)
#define HWIO_GCC_GP1_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, m)
#define HWIO_GCC_GP1_N_OUT(v)      \
        out_dword(HWIO_GCC_GP1_N_ADDR,v)
#define HWIO_GCC_GP1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_N_ADDR,m,v,HWIO_GCC_GP1_N_IN)
#define HWIO_GCC_GP1_N_NOT_N_MINUS_M_BMSK                                                             0xff
#define HWIO_GCC_GP1_N_NOT_N_MINUS_M_SHFT                                                              0x0

#define HWIO_GCC_GP1_D_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00008014)
#define HWIO_GCC_GP1_D_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00008014)
#define HWIO_GCC_GP1_D_RMSK                                                                           0xff
#define HWIO_GCC_GP1_D_IN          \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, HWIO_GCC_GP1_D_RMSK)
#define HWIO_GCC_GP1_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, m)
#define HWIO_GCC_GP1_D_OUT(v)      \
        out_dword(HWIO_GCC_GP1_D_ADDR,v)
#define HWIO_GCC_GP1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_D_ADDR,m,v,HWIO_GCC_GP1_D_IN)
#define HWIO_GCC_GP1_D_NOT_2D_BMSK                                                                    0xff
#define HWIO_GCC_GP1_D_NOT_2D_SHFT                                                                     0x0

#define HWIO_GCC_GP2_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00009000)
#define HWIO_GCC_GP2_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009000)
#define HWIO_GCC_GP2_CBCR_RMSK                                                                  0x80000001
#define HWIO_GCC_GP2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, HWIO_GCC_GP2_CBCR_RMSK)
#define HWIO_GCC_GP2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, m)
#define HWIO_GCC_GP2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CBCR_ADDR,v)
#define HWIO_GCC_GP2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CBCR_ADDR,m,v,HWIO_GCC_GP2_CBCR_IN)
#define HWIO_GCC_GP2_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_GP2_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_SHFT                                                              0x0
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_GP2_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00009004)
#define HWIO_GCC_GP2_CMD_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009004)
#define HWIO_GCC_GP2_CMD_RCGR_RMSK                                                              0x800000f3
#define HWIO_GCC_GP2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, HWIO_GCC_GP2_CMD_RCGR_RMSK)
#define HWIO_GCC_GP2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP2_CMD_RCGR_IN)
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_BMSK                                                            0x80
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_SHFT                                                             0x7
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_BMSK                                                            0x40
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_SHFT                                                             0x6
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_BMSK                                                            0x20
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_SHFT                                                             0x5
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                     0x10
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                      0x4
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_SHFT                                                             0x1
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_BMSK                                                              0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_SHFT                                                              0x0
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_GP2_CFG_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00009008)
#define HWIO_GCC_GP2_CFG_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009008)
#define HWIO_GCC_GP2_CFG_RCGR_RMSK                                                                  0x371f
#define HWIO_GCC_GP2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, HWIO_GCC_GP2_CFG_RCGR_RMSK)
#define HWIO_GCC_GP2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP2_CFG_RCGR_IN)
#define HWIO_GCC_GP2_CFG_RCGR_MODE_BMSK                                                             0x3000
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SHFT                                                                0xc
#define HWIO_GCC_GP2_CFG_RCGR_MODE_BYPASS_FVAL                                                         0x0
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SWALLOW_FVAL                                                        0x1
#define HWIO_GCC_GP2_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                      0x2
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                    0x3
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_BMSK                                                           0x700
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SHFT                                                             0x8
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                        0x0
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                        0x1
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                        0x2
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                        0x3
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                        0x4
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                        0x5
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                        0x6
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                        0x7
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_BMSK                                                            0x1f
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_SHFT                                                             0x0
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                      0x0
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                        0x1
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                      0x2
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                        0x3
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                      0x4
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                        0x5
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                      0x6
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                        0x7
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                      0x8
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                        0x9
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                      0xa
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                        0xb
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                      0xc
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                        0xd
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                      0xe
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                        0xf
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                     0x10
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                       0x11
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                     0x12
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                      0x13
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                    0x14
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                      0x15
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                    0x16
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                      0x17
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                    0x18
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                      0x19
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                    0x1a
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                      0x1b
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                    0x1c
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                      0x1d
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                    0x1e
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                      0x1f

#define HWIO_GCC_GP2_M_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000900c)
#define HWIO_GCC_GP2_M_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000900c)
#define HWIO_GCC_GP2_M_RMSK                                                                           0xff
#define HWIO_GCC_GP2_M_IN          \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, HWIO_GCC_GP2_M_RMSK)
#define HWIO_GCC_GP2_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, m)
#define HWIO_GCC_GP2_M_OUT(v)      \
        out_dword(HWIO_GCC_GP2_M_ADDR,v)
#define HWIO_GCC_GP2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_M_ADDR,m,v,HWIO_GCC_GP2_M_IN)
#define HWIO_GCC_GP2_M_M_BMSK                                                                         0xff
#define HWIO_GCC_GP2_M_M_SHFT                                                                          0x0

#define HWIO_GCC_GP2_N_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00009010)
#define HWIO_GCC_GP2_N_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009010)
#define HWIO_GCC_GP2_N_RMSK                                                                           0xff
#define HWIO_GCC_GP2_N_IN          \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, HWIO_GCC_GP2_N_RMSK)
#define HWIO_GCC_GP2_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, m)
#define HWIO_GCC_GP2_N_OUT(v)      \
        out_dword(HWIO_GCC_GP2_N_ADDR,v)
#define HWIO_GCC_GP2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_N_ADDR,m,v,HWIO_GCC_GP2_N_IN)
#define HWIO_GCC_GP2_N_NOT_N_MINUS_M_BMSK                                                             0xff
#define HWIO_GCC_GP2_N_NOT_N_MINUS_M_SHFT                                                              0x0

#define HWIO_GCC_GP2_D_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00009014)
#define HWIO_GCC_GP2_D_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00009014)
#define HWIO_GCC_GP2_D_RMSK                                                                           0xff
#define HWIO_GCC_GP2_D_IN          \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, HWIO_GCC_GP2_D_RMSK)
#define HWIO_GCC_GP2_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, m)
#define HWIO_GCC_GP2_D_OUT(v)      \
        out_dword(HWIO_GCC_GP2_D_ADDR,v)
#define HWIO_GCC_GP2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_D_ADDR,m,v,HWIO_GCC_GP2_D_IN)
#define HWIO_GCC_GP2_D_NOT_2D_BMSK                                                                    0xff
#define HWIO_GCC_GP2_D_NOT_2D_SHFT                                                                     0x0

#define HWIO_GCC_GP3_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a000)
#define HWIO_GCC_GP3_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a000)
#define HWIO_GCC_GP3_CBCR_RMSK                                                                  0x80000001
#define HWIO_GCC_GP3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, HWIO_GCC_GP3_CBCR_RMSK)
#define HWIO_GCC_GP3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, m)
#define HWIO_GCC_GP3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CBCR_ADDR,v)
#define HWIO_GCC_GP3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CBCR_ADDR,m,v,HWIO_GCC_GP3_CBCR_IN)
#define HWIO_GCC_GP3_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_GP3_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_SHFT                                                              0x0
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_GP3_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a004)
#define HWIO_GCC_GP3_CMD_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a004)
#define HWIO_GCC_GP3_CMD_RCGR_RMSK                                                              0x800000f3
#define HWIO_GCC_GP3_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, HWIO_GCC_GP3_CMD_RCGR_RMSK)
#define HWIO_GCC_GP3_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP3_CMD_RCGR_IN)
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_BMSK                                                            0x80
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_SHFT                                                             0x7
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_BMSK                                                            0x40
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_SHFT                                                             0x6
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_BMSK                                                            0x20
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_SHFT                                                             0x5
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                     0x10
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                      0x4
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_SHFT                                                             0x1
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_BMSK                                                              0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_SHFT                                                              0x0
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_GP3_CFG_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a008)
#define HWIO_GCC_GP3_CFG_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a008)
#define HWIO_GCC_GP3_CFG_RCGR_RMSK                                                                  0x371f
#define HWIO_GCC_GP3_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, HWIO_GCC_GP3_CFG_RCGR_RMSK)
#define HWIO_GCC_GP3_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP3_CFG_RCGR_IN)
#define HWIO_GCC_GP3_CFG_RCGR_MODE_BMSK                                                             0x3000
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SHFT                                                                0xc
#define HWIO_GCC_GP3_CFG_RCGR_MODE_BYPASS_FVAL                                                         0x0
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SWALLOW_FVAL                                                        0x1
#define HWIO_GCC_GP3_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                      0x2
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                    0x3
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_BMSK                                                           0x700
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SHFT                                                             0x8
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                        0x0
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                        0x1
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                        0x2
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                        0x3
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                        0x4
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                        0x5
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                        0x6
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                        0x7
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_BMSK                                                            0x1f
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_SHFT                                                             0x0
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                      0x0
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                        0x1
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                      0x2
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                        0x3
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                      0x4
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                        0x5
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                      0x6
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                        0x7
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                      0x8
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                        0x9
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                      0xa
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                        0xb
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                      0xc
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                        0xd
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                      0xe
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                        0xf
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                     0x10
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                       0x11
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                     0x12
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                      0x13
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                    0x14
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                      0x15
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                    0x16
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                      0x17
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                    0x18
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                      0x19
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                    0x1a
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                      0x1b
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                    0x1c
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                      0x1d
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                    0x1e
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                      0x1f

#define HWIO_GCC_GP3_M_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a00c)
#define HWIO_GCC_GP3_M_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a00c)
#define HWIO_GCC_GP3_M_RMSK                                                                           0xff
#define HWIO_GCC_GP3_M_IN          \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, HWIO_GCC_GP3_M_RMSK)
#define HWIO_GCC_GP3_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, m)
#define HWIO_GCC_GP3_M_OUT(v)      \
        out_dword(HWIO_GCC_GP3_M_ADDR,v)
#define HWIO_GCC_GP3_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_M_ADDR,m,v,HWIO_GCC_GP3_M_IN)
#define HWIO_GCC_GP3_M_M_BMSK                                                                         0xff
#define HWIO_GCC_GP3_M_M_SHFT                                                                          0x0

#define HWIO_GCC_GP3_N_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a010)
#define HWIO_GCC_GP3_N_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a010)
#define HWIO_GCC_GP3_N_RMSK                                                                           0xff
#define HWIO_GCC_GP3_N_IN          \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, HWIO_GCC_GP3_N_RMSK)
#define HWIO_GCC_GP3_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, m)
#define HWIO_GCC_GP3_N_OUT(v)      \
        out_dword(HWIO_GCC_GP3_N_ADDR,v)
#define HWIO_GCC_GP3_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_N_ADDR,m,v,HWIO_GCC_GP3_N_IN)
#define HWIO_GCC_GP3_N_NOT_N_MINUS_M_BMSK                                                             0xff
#define HWIO_GCC_GP3_N_NOT_N_MINUS_M_SHFT                                                              0x0

#define HWIO_GCC_GP3_D_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a014)
#define HWIO_GCC_GP3_D_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000a014)
#define HWIO_GCC_GP3_D_RMSK                                                                           0xff
#define HWIO_GCC_GP3_D_IN          \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, HWIO_GCC_GP3_D_RMSK)
#define HWIO_GCC_GP3_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, m)
#define HWIO_GCC_GP3_D_OUT(v)      \
        out_dword(HWIO_GCC_GP3_D_ADDR,v)
#define HWIO_GCC_GP3_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_D_ADDR,m,v,HWIO_GCC_GP3_D_IN)
#define HWIO_GCC_GP3_D_NOT_2D_BMSK                                                                    0xff
#define HWIO_GCC_GP3_D_NOT_2D_SHFT                                                                     0x0

#define HWIO_GCC_APSS_MISC_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00060000)
#define HWIO_GCC_APSS_MISC_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00060000)
#define HWIO_GCC_APSS_MISC_RMSK                                                                        0xf
#define HWIO_GCC_APSS_MISC_IN          \
        in_dword_masked(HWIO_GCC_APSS_MISC_ADDR, HWIO_GCC_APSS_MISC_RMSK)
#define HWIO_GCC_APSS_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_MISC_ADDR, m)
#define HWIO_GCC_APSS_MISC_OUT(v)      \
        out_dword(HWIO_GCC_APSS_MISC_ADDR,v)
#define HWIO_GCC_APSS_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_MISC_ADDR,m,v,HWIO_GCC_APSS_MISC_IN)
#define HWIO_GCC_APSS_MISC_AUX3_CLK_ENABLE_BMSK                                                        0x8
#define HWIO_GCC_APSS_MISC_AUX3_CLK_ENABLE_SHFT                                                        0x3
#define HWIO_GCC_APSS_MISC_AUX3_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_APSS_MISC_AUX3_CLK_ENABLE_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_APSS_MISC_AUX2_CLK_ENABLE_BMSK                                                        0x4
#define HWIO_GCC_APSS_MISC_AUX2_CLK_ENABLE_SHFT                                                        0x2
#define HWIO_GCC_APSS_MISC_AUX2_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_APSS_MISC_AUX2_CLK_ENABLE_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_APSS_MISC_AUX1_CLK_ENABLE_BMSK                                                        0x2
#define HWIO_GCC_APSS_MISC_AUX1_CLK_ENABLE_SHFT                                                        0x1
#define HWIO_GCC_APSS_MISC_AUX1_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_APSS_MISC_AUX1_CLK_ENABLE_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_BMSK                                                      0x1
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_SHFT                                                      0x0
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_RELEASE_FVAL                                              0x0
#define HWIO_GCC_APSS_MISC_RPM_RESET_REMOVAL_RESET_FVAL                                                0x1

#define HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0007f000)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007f000)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_RMSK                                                               0x1
#define HWIO_GCC_TIC_MODE_APSS_BOOT_IN          \
        in_dword_masked(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR, HWIO_GCC_TIC_MODE_APSS_BOOT_RMSK)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_INM(m)      \
        in_dword_masked(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR, m)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_OUT(v)      \
        out_dword(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR,v)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TIC_MODE_APSS_BOOT_ADDR,m,v,HWIO_GCC_TIC_MODE_APSS_BOOT_IN)
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_BMSK                                         0x1
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_SHFT                                         0x0
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_TIC_MODE_APSS_BOOT_APSS_BOOT_IN_TIC_MODE_ENABLE_FVAL                                  0x1

#define HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00040000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00040000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK                                                               0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_IN          \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, m)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,v)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,m,v,HWIO_GCC_USB_BOOT_CLOCK_CTL_IN)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00035000)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00035000)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_RMSK                                                               0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN          \
        in_dword_masked(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR, HWIO_GCC_RAW_SLEEP_CLK_CTRL_RMSK)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR, m)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,v)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,m,v,HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_BMSK                                                0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_SHFT                                                0x0
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_ENABLE_FVAL                                         0x0
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_DISABLE_FVAL                                        0x1

#define HWIO_GCC_GCC_SPARE0_REG_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000008)
#define HWIO_GCC_GCC_SPARE0_REG_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000008)
#define HWIO_GCC_GCC_SPARE0_REG_RMSK                                                            0xffffffff
#define HWIO_GCC_GCC_SPARE0_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE0_REG_ADDR, HWIO_GCC_GCC_SPARE0_REG_RMSK)
#define HWIO_GCC_GCC_SPARE0_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE0_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE0_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE0_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE0_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE0_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE0_REG_IN)
#define HWIO_GCC_GCC_SPARE0_REG_SPARE_BITS_BMSK                                                 0xffffffff
#define HWIO_GCC_GCC_SPARE0_REG_SPARE_BITS_SHFT                                                        0x0

#define HWIO_GCC_GCC_SPARE1_REG_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000000c)
#define HWIO_GCC_GCC_SPARE1_REG_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000000c)
#define HWIO_GCC_GCC_SPARE1_REG_RMSK                                                            0xffffffff
#define HWIO_GCC_GCC_SPARE1_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE1_REG_ADDR, HWIO_GCC_GCC_SPARE1_REG_RMSK)
#define HWIO_GCC_GCC_SPARE1_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE1_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE1_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE1_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE1_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE1_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE1_REG_IN)
#define HWIO_GCC_GCC_SPARE1_REG_SPARE_BITS_BMSK                                                 0xffffffff
#define HWIO_GCC_GCC_SPARE1_REG_SPARE_BITS_SHFT                                                        0x0

#define HWIO_GCC_GCC_SPARE2_REG_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e000)
#define HWIO_GCC_GCC_SPARE2_REG_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e000)
#define HWIO_GCC_GCC_SPARE2_REG_RMSK                                                            0xffffffff
#define HWIO_GCC_GCC_SPARE2_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE2_REG_ADDR, HWIO_GCC_GCC_SPARE2_REG_RMSK)
#define HWIO_GCC_GCC_SPARE2_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE2_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE2_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE2_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE2_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE2_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE2_REG_IN)
#define HWIO_GCC_GCC_SPARE2_REG_SPARE_BITS_BMSK                                                 0xffffffff
#define HWIO_GCC_GCC_SPARE2_REG_SPARE_BITS_SHFT                                                        0x0

#define HWIO_GCC_GCC_SPARE3_REG_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e004)
#define HWIO_GCC_GCC_SPARE3_REG_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0007e004)
#define HWIO_GCC_GCC_SPARE3_REG_RMSK                                                            0xffffffff
#define HWIO_GCC_GCC_SPARE3_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE3_REG_ADDR, HWIO_GCC_GCC_SPARE3_REG_RMSK)
#define HWIO_GCC_GCC_SPARE3_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE3_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE3_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE3_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE3_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE3_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE3_REG_IN)
#define HWIO_GCC_GCC_SPARE3_REG_SPARE_BITS_BMSK                                                 0xffffffff
#define HWIO_GCC_GCC_SPARE3_REG_SPARE_BITS_SHFT                                                        0x0

#define HWIO_GCC_DCD_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a000)
#define HWIO_GCC_DCD_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a000)
#define HWIO_GCC_DCD_BCR_RMSK                                                                          0x1
#define HWIO_GCC_DCD_BCR_IN          \
        in_dword_masked(HWIO_GCC_DCD_BCR_ADDR, HWIO_GCC_DCD_BCR_RMSK)
#define HWIO_GCC_DCD_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCD_BCR_ADDR, m)
#define HWIO_GCC_DCD_BCR_OUT(v)      \
        out_dword(HWIO_GCC_DCD_BCR_ADDR,v)
#define HWIO_GCC_DCD_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCD_BCR_ADDR,m,v,HWIO_GCC_DCD_BCR_IN)
#define HWIO_GCC_DCD_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_DCD_BCR_BLK_ARES_SHFT                                                                 0x0
#define HWIO_GCC_DCD_BCR_BLK_ARES_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_DCD_BCR_BLK_ARES_ENABLE_FVAL                                                          0x1

#define HWIO_GCC_DCD_XO_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a004)
#define HWIO_GCC_DCD_XO_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a004)
#define HWIO_GCC_DCD_XO_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DCD_XO_CBCR_ADDR, HWIO_GCC_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_DCD_XO_CBCR_IN)
#define HWIO_GCC_DCD_XO_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_DCD_XO_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_DCD_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_DCD_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SNOC_DCD_CONFIG_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a008)
#define HWIO_GCC_SNOC_DCD_CONFIG_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a008)
#define HWIO_GCC_SNOC_DCD_CONFIG_RMSK                                                           0x80007fff
#define HWIO_GCC_SNOC_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_SNOC_DCD_CONFIG_ADDR, HWIO_GCC_SNOC_DCD_CONFIG_RMSK)
#define HWIO_GCC_SNOC_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_SNOC_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_SNOC_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_DCD_CONFIG_ADDR,m,v,HWIO_GCC_SNOC_DCD_CONFIG_IN)
#define HWIO_GCC_SNOC_DCD_CONFIG_DCD_ENABLE_BMSK                                                0x80000000
#define HWIO_GCC_SNOC_DCD_CONFIG_DCD_ENABLE_SHFT                                                      0x1f
#define HWIO_GCC_SNOC_DCD_CONFIG_ALLOWED_DIV_BMSK                                                   0x7fff
#define HWIO_GCC_SNOC_DCD_CONFIG_ALLOWED_DIV_SHFT                                                      0x0

#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a00c)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a00c)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_RMSK                                                   0xffffffff
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_IN          \
        in_dword_masked(HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR, HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_RMSK)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR, m)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR,v)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_ADDR,m,v,HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_IN)
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_BMSK                                         0xfffff000
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_SHFT                                                0xc
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_BMSK                                               0xfff
#define HWIO_GCC_SNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_SHFT                                                 0x0

#define HWIO_GCC_PCNOC_DCD_CONFIG_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a010)
#define HWIO_GCC_PCNOC_DCD_CONFIG_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a010)
#define HWIO_GCC_PCNOC_DCD_CONFIG_RMSK                                                          0x80007fff
#define HWIO_GCC_PCNOC_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_DCD_CONFIG_ADDR, HWIO_GCC_PCNOC_DCD_CONFIG_RMSK)
#define HWIO_GCC_PCNOC_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_PCNOC_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_PCNOC_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_DCD_CONFIG_ADDR,m,v,HWIO_GCC_PCNOC_DCD_CONFIG_IN)
#define HWIO_GCC_PCNOC_DCD_CONFIG_DCD_ENABLE_BMSK                                               0x80000000
#define HWIO_GCC_PCNOC_DCD_CONFIG_DCD_ENABLE_SHFT                                                     0x1f
#define HWIO_GCC_PCNOC_DCD_CONFIG_ALLOWED_DIV_BMSK                                                  0x7fff
#define HWIO_GCC_PCNOC_DCD_CONFIG_ALLOWED_DIV_SHFT                                                     0x0

#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a014)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002a014)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_RMSK                                                  0xffffffff
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_IN          \
        in_dword_masked(HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_ADDR, HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_RMSK)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_INM(m)      \
        in_dword_masked(HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_ADDR, m)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_OUT(v)      \
        out_dword(HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_ADDR,v)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_ADDR,m,v,HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_IN)
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_BMSK                                        0xfffff000
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_FIRST_CNT_SHFT                                               0xc
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_BMSK                                              0xfff
#define HWIO_GCC_PCNOC_DCD_HYSTERESIS_CNT_NEXT_CNT_SHFT                                                0x0

#define HWIO_GCC_MM_SPDM_BCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f024)
#define HWIO_GCC_MM_SPDM_BCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f024)
#define HWIO_GCC_MM_SPDM_BCR_RMSK                                                                      0x1
#define HWIO_GCC_MM_SPDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MM_SPDM_BCR_ADDR, HWIO_GCC_MM_SPDM_BCR_RMSK)
#define HWIO_GCC_MM_SPDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_SPDM_BCR_ADDR, m)
#define HWIO_GCC_MM_SPDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MM_SPDM_BCR_ADDR,v)
#define HWIO_GCC_MM_SPDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_SPDM_BCR_ADDR,m,v,HWIO_GCC_MM_SPDM_BCR_IN)
#define HWIO_GCC_MM_SPDM_BCR_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_MM_SPDM_BCR_BLK_ARES_SHFT                                                             0x0

#define HWIO_GCC_SPDM_MDP_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f02c)
#define HWIO_GCC_SPDM_MDP_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f02c)
#define HWIO_GCC_SPDM_MDP_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_SPDM_MDP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_MDP_CBCR_ADDR, HWIO_GCC_SPDM_MDP_CBCR_RMSK)
#define HWIO_GCC_SPDM_MDP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_MDP_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_MDP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_MDP_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_MDP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_MDP_CBCR_ADDR,m,v,HWIO_GCC_SPDM_MDP_CBCR_IN)
#define HWIO_GCC_SPDM_MDP_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SPDM_MDP_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SPDM_MDP_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SPDM_MDP_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_SPDM_VCODEC0_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f034)
#define HWIO_GCC_SPDM_VCODEC0_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f034)
#define HWIO_GCC_SPDM_VCODEC0_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_SPDM_VCODEC0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_VCODEC0_CBCR_ADDR, HWIO_GCC_SPDM_VCODEC0_CBCR_RMSK)
#define HWIO_GCC_SPDM_VCODEC0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_VCODEC0_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_VCODEC0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_VCODEC0_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_VCODEC0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_VCODEC0_CBCR_ADDR,m,v,HWIO_GCC_SPDM_VCODEC0_CBCR_IN)
#define HWIO_GCC_SPDM_VCODEC0_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SPDM_VCODEC0_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SPDM_VCODEC0_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SPDM_VCODEC0_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_SPDM_VFE0_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f038)
#define HWIO_GCC_SPDM_VFE0_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f038)
#define HWIO_GCC_SPDM_VFE0_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_SPDM_VFE0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_VFE0_CBCR_ADDR, HWIO_GCC_SPDM_VFE0_CBCR_RMSK)
#define HWIO_GCC_SPDM_VFE0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_VFE0_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_VFE0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_VFE0_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_VFE0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_VFE0_CBCR_ADDR,m,v,HWIO_GCC_SPDM_VFE0_CBCR_IN)
#define HWIO_GCC_SPDM_VFE0_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SPDM_VFE0_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SPDM_VFE0_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SPDM_VFE0_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SPDM_GFX3D_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f03c)
#define HWIO_GCC_SPDM_GFX3D_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f03c)
#define HWIO_GCC_SPDM_GFX3D_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_SPDM_GFX3D_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_GFX3D_CBCR_ADDR, HWIO_GCC_SPDM_GFX3D_CBCR_RMSK)
#define HWIO_GCC_SPDM_GFX3D_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_GFX3D_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_GFX3D_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_GFX3D_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_GFX3D_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_GFX3D_CBCR_ADDR,m,v,HWIO_GCC_SPDM_GFX3D_CBCR_IN)
#define HWIO_GCC_SPDM_GFX3D_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_GFX3D_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_GFX3D_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_GFX3D_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SPDM_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f040)
#define HWIO_GCC_SPDM_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f040)
#define HWIO_GCC_SPDM_AHB_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_SPDM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_AHB_CBCR_ADDR, HWIO_GCC_SPDM_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SPDM_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SPDM_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SPDM_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_SPDM_PCLK0_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f044)
#define HWIO_GCC_SPDM_PCLK0_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f044)
#define HWIO_GCC_SPDM_PCLK0_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_SPDM_PCLK0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_PCLK0_CBCR_ADDR, HWIO_GCC_SPDM_PCLK0_CBCR_RMSK)
#define HWIO_GCC_SPDM_PCLK0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_PCLK0_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_PCLK0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_PCLK0_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_PCLK0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_PCLK0_CBCR_ADDR,m,v,HWIO_GCC_SPDM_PCLK0_CBCR_IN)
#define HWIO_GCC_SPDM_PCLK0_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_PCLK0_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_PCLK0_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_PCLK0_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SPDM_CSI0_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f048)
#define HWIO_GCC_SPDM_CSI0_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0002f048)
#define HWIO_GCC_SPDM_CSI0_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_SPDM_CSI0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_CSI0_CBCR_ADDR, HWIO_GCC_SPDM_CSI0_CBCR_RMSK)
#define HWIO_GCC_SPDM_CSI0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_CSI0_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_CSI0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_CSI0_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_CSI0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_CSI0_CBCR_ADDR,m,v,HWIO_GCC_SPDM_CSI0_CBCR_IN)
#define HWIO_GCC_SPDM_CSI0_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SPDM_CSI0_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SPDM_CSI0_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SPDM_CSI0_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_VCODEC0_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c000)
#define HWIO_GCC_VCODEC0_CMD_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c000)
#define HWIO_GCC_VCODEC0_CMD_RCGR_RMSK                                                          0x800000f3
#define HWIO_GCC_VCODEC0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VCODEC0_CMD_RCGR_ADDR, HWIO_GCC_VCODEC0_CMD_RCGR_RMSK)
#define HWIO_GCC_VCODEC0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VCODEC0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_VCODEC0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VCODEC0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_VCODEC0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VCODEC0_CMD_RCGR_ADDR,m,v,HWIO_GCC_VCODEC0_CMD_RCGR_IN)
#define HWIO_GCC_VCODEC0_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_VCODEC0_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_VCODEC0_CMD_RCGR_DIRTY_D_BMSK                                                        0x80
#define HWIO_GCC_VCODEC0_CMD_RCGR_DIRTY_D_SHFT                                                         0x7
#define HWIO_GCC_VCODEC0_CMD_RCGR_DIRTY_N_BMSK                                                        0x40
#define HWIO_GCC_VCODEC0_CMD_RCGR_DIRTY_N_SHFT                                                         0x6
#define HWIO_GCC_VCODEC0_CMD_RCGR_DIRTY_M_BMSK                                                        0x20
#define HWIO_GCC_VCODEC0_CMD_RCGR_DIRTY_M_SHFT                                                         0x5
#define HWIO_GCC_VCODEC0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_VCODEC0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_VCODEC0_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_VCODEC0_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_VCODEC0_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_VCODEC0_CMD_RCGR_UPDATE_SHFT                                                          0x0

#define HWIO_GCC_VCODEC0_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c004)
#define HWIO_GCC_VCODEC0_CFG_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c004)
#define HWIO_GCC_VCODEC0_CFG_RCGR_RMSK                                                              0x371f
#define HWIO_GCC_VCODEC0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VCODEC0_CFG_RCGR_ADDR, HWIO_GCC_VCODEC0_CFG_RCGR_RMSK)
#define HWIO_GCC_VCODEC0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VCODEC0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_VCODEC0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VCODEC0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_VCODEC0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VCODEC0_CFG_RCGR_ADDR,m,v,HWIO_GCC_VCODEC0_CFG_RCGR_IN)
#define HWIO_GCC_VCODEC0_CFG_RCGR_MODE_BMSK                                                         0x3000
#define HWIO_GCC_VCODEC0_CFG_RCGR_MODE_SHFT                                                            0xc
#define HWIO_GCC_VCODEC0_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_VCODEC0_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_VCODEC0_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_VCODEC0_CFG_RCGR_SRC_DIV_SHFT                                                         0x0

#define HWIO_GCC_VCODEC0_M_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c008)
#define HWIO_GCC_VCODEC0_M_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c008)
#define HWIO_GCC_VCODEC0_M_RMSK                                                                       0xff
#define HWIO_GCC_VCODEC0_M_IN          \
        in_dword_masked(HWIO_GCC_VCODEC0_M_ADDR, HWIO_GCC_VCODEC0_M_RMSK)
#define HWIO_GCC_VCODEC0_M_INM(m)      \
        in_dword_masked(HWIO_GCC_VCODEC0_M_ADDR, m)
#define HWIO_GCC_VCODEC0_M_OUT(v)      \
        out_dword(HWIO_GCC_VCODEC0_M_ADDR,v)
#define HWIO_GCC_VCODEC0_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VCODEC0_M_ADDR,m,v,HWIO_GCC_VCODEC0_M_IN)
#define HWIO_GCC_VCODEC0_M_M_BMSK                                                                     0xff
#define HWIO_GCC_VCODEC0_M_M_SHFT                                                                      0x0

#define HWIO_GCC_VCODEC0_N_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c00c)
#define HWIO_GCC_VCODEC0_N_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c00c)
#define HWIO_GCC_VCODEC0_N_RMSK                                                                       0xff
#define HWIO_GCC_VCODEC0_N_IN          \
        in_dword_masked(HWIO_GCC_VCODEC0_N_ADDR, HWIO_GCC_VCODEC0_N_RMSK)
#define HWIO_GCC_VCODEC0_N_INM(m)      \
        in_dword_masked(HWIO_GCC_VCODEC0_N_ADDR, m)
#define HWIO_GCC_VCODEC0_N_OUT(v)      \
        out_dword(HWIO_GCC_VCODEC0_N_ADDR,v)
#define HWIO_GCC_VCODEC0_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VCODEC0_N_ADDR,m,v,HWIO_GCC_VCODEC0_N_IN)
#define HWIO_GCC_VCODEC0_N_NOT_N_MINUS_M_BMSK                                                         0xff
#define HWIO_GCC_VCODEC0_N_NOT_N_MINUS_M_SHFT                                                          0x0

#define HWIO_GCC_VCODEC0_D_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c010)
#define HWIO_GCC_VCODEC0_D_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c010)
#define HWIO_GCC_VCODEC0_D_RMSK                                                                       0xff
#define HWIO_GCC_VCODEC0_D_IN          \
        in_dword_masked(HWIO_GCC_VCODEC0_D_ADDR, HWIO_GCC_VCODEC0_D_RMSK)
#define HWIO_GCC_VCODEC0_D_INM(m)      \
        in_dword_masked(HWIO_GCC_VCODEC0_D_ADDR, m)
#define HWIO_GCC_VCODEC0_D_OUT(v)      \
        out_dword(HWIO_GCC_VCODEC0_D_ADDR,v)
#define HWIO_GCC_VCODEC0_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VCODEC0_D_ADDR,m,v,HWIO_GCC_VCODEC0_D_IN)
#define HWIO_GCC_VCODEC0_D_NOT_2D_BMSK                                                                0xff
#define HWIO_GCC_VCODEC0_D_NOT_2D_SHFT                                                                 0x0

#define HWIO_GCC_VENUS0_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c014)
#define HWIO_GCC_VENUS0_BCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c014)
#define HWIO_GCC_VENUS0_BCR_RMSK                                                                       0x1
#define HWIO_GCC_VENUS0_BCR_IN          \
        in_dword_masked(HWIO_GCC_VENUS0_BCR_ADDR, HWIO_GCC_VENUS0_BCR_RMSK)
#define HWIO_GCC_VENUS0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS0_BCR_ADDR, m)
#define HWIO_GCC_VENUS0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_VENUS0_BCR_ADDR,v)
#define HWIO_GCC_VENUS0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS0_BCR_ADDR,m,v,HWIO_GCC_VENUS0_BCR_IN)
#define HWIO_GCC_VENUS0_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_VENUS0_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_VENUS0_GDSCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c018)
#define HWIO_GCC_VENUS0_GDSCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c018)
#define HWIO_GCC_VENUS0_GDSCR_RMSK                                                              0xf8fff7ff
#define HWIO_GCC_VENUS0_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_VENUS0_GDSCR_ADDR, HWIO_GCC_VENUS0_GDSCR_RMSK)
#define HWIO_GCC_VENUS0_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS0_GDSCR_ADDR, m)
#define HWIO_GCC_VENUS0_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_VENUS0_GDSCR_ADDR,v)
#define HWIO_GCC_VENUS0_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS0_GDSCR_ADDR,m,v,HWIO_GCC_VENUS0_GDSCR_IN)
#define HWIO_GCC_VENUS0_GDSCR_PWR_ON_BMSK                                                       0x80000000
#define HWIO_GCC_VENUS0_GDSCR_PWR_ON_SHFT                                                             0x1f
#define HWIO_GCC_VENUS0_GDSCR_GDSC_STATE_BMSK                                                   0x78000000
#define HWIO_GCC_VENUS0_GDSCR_GDSC_STATE_SHFT                                                         0x1b
#define HWIO_GCC_VENUS0_GDSCR_EN_REST_WAIT_BMSK                                                   0xf00000
#define HWIO_GCC_VENUS0_GDSCR_EN_REST_WAIT_SHFT                                                       0x14
#define HWIO_GCC_VENUS0_GDSCR_EN_FEW_WAIT_BMSK                                                     0xf0000
#define HWIO_GCC_VENUS0_GDSCR_EN_FEW_WAIT_SHFT                                                        0x10
#define HWIO_GCC_VENUS0_GDSCR_CLK_DIS_WAIT_BMSK                                                     0xf000
#define HWIO_GCC_VENUS0_GDSCR_CLK_DIS_WAIT_SHFT                                                        0xc
#define HWIO_GCC_VENUS0_GDSCR_RESTORE_BMSK                                                           0x400
#define HWIO_GCC_VENUS0_GDSCR_RESTORE_SHFT                                                             0xa
#define HWIO_GCC_VENUS0_GDSCR_SAVE_BMSK                                                              0x200
#define HWIO_GCC_VENUS0_GDSCR_SAVE_SHFT                                                                0x9
#define HWIO_GCC_VENUS0_GDSCR_RETAIN_BMSK                                                            0x100
#define HWIO_GCC_VENUS0_GDSCR_RETAIN_SHFT                                                              0x8
#define HWIO_GCC_VENUS0_GDSCR_EN_REST_BMSK                                                            0x80
#define HWIO_GCC_VENUS0_GDSCR_EN_REST_SHFT                                                             0x7
#define HWIO_GCC_VENUS0_GDSCR_EN_FEW_BMSK                                                             0x40
#define HWIO_GCC_VENUS0_GDSCR_EN_FEW_SHFT                                                              0x6
#define HWIO_GCC_VENUS0_GDSCR_CLAMP_IO_BMSK                                                           0x20
#define HWIO_GCC_VENUS0_GDSCR_CLAMP_IO_SHFT                                                            0x5
#define HWIO_GCC_VENUS0_GDSCR_CLK_DISABLE_BMSK                                                        0x10
#define HWIO_GCC_VENUS0_GDSCR_CLK_DISABLE_SHFT                                                         0x4
#define HWIO_GCC_VENUS0_GDSCR_PD_ARES_BMSK                                                             0x8
#define HWIO_GCC_VENUS0_GDSCR_PD_ARES_SHFT                                                             0x3
#define HWIO_GCC_VENUS0_GDSCR_SW_OVERRIDE_BMSK                                                         0x4
#define HWIO_GCC_VENUS0_GDSCR_SW_OVERRIDE_SHFT                                                         0x2
#define HWIO_GCC_VENUS0_GDSCR_HW_CONTROL_BMSK                                                          0x2
#define HWIO_GCC_VENUS0_GDSCR_HW_CONTROL_SHFT                                                          0x1
#define HWIO_GCC_VENUS0_GDSCR_SW_COLLAPSE_BMSK                                                         0x1
#define HWIO_GCC_VENUS0_GDSCR_SW_COLLAPSE_SHFT                                                         0x0

#define HWIO_GCC_VENUS0_CORE0_GDSCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c028)
#define HWIO_GCC_VENUS0_CORE0_GDSCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c028)
#define HWIO_GCC_VENUS0_CORE0_GDSCR_RMSK                                                        0xf8fff7ff
#define HWIO_GCC_VENUS0_CORE0_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_VENUS0_CORE0_GDSCR_ADDR, HWIO_GCC_VENUS0_CORE0_GDSCR_RMSK)
#define HWIO_GCC_VENUS0_CORE0_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS0_CORE0_GDSCR_ADDR, m)
#define HWIO_GCC_VENUS0_CORE0_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_VENUS0_CORE0_GDSCR_ADDR,v)
#define HWIO_GCC_VENUS0_CORE0_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS0_CORE0_GDSCR_ADDR,m,v,HWIO_GCC_VENUS0_CORE0_GDSCR_IN)
#define HWIO_GCC_VENUS0_CORE0_GDSCR_PWR_ON_BMSK                                                 0x80000000
#define HWIO_GCC_VENUS0_CORE0_GDSCR_PWR_ON_SHFT                                                       0x1f
#define HWIO_GCC_VENUS0_CORE0_GDSCR_GDSC_STATE_BMSK                                             0x78000000
#define HWIO_GCC_VENUS0_CORE0_GDSCR_GDSC_STATE_SHFT                                                   0x1b
#define HWIO_GCC_VENUS0_CORE0_GDSCR_EN_REST_WAIT_BMSK                                             0xf00000
#define HWIO_GCC_VENUS0_CORE0_GDSCR_EN_REST_WAIT_SHFT                                                 0x14
#define HWIO_GCC_VENUS0_CORE0_GDSCR_EN_FEW_WAIT_BMSK                                               0xf0000
#define HWIO_GCC_VENUS0_CORE0_GDSCR_EN_FEW_WAIT_SHFT                                                  0x10
#define HWIO_GCC_VENUS0_CORE0_GDSCR_CLK_DIS_WAIT_BMSK                                               0xf000
#define HWIO_GCC_VENUS0_CORE0_GDSCR_CLK_DIS_WAIT_SHFT                                                  0xc
#define HWIO_GCC_VENUS0_CORE0_GDSCR_RESTORE_BMSK                                                     0x400
#define HWIO_GCC_VENUS0_CORE0_GDSCR_RESTORE_SHFT                                                       0xa
#define HWIO_GCC_VENUS0_CORE0_GDSCR_SAVE_BMSK                                                        0x200
#define HWIO_GCC_VENUS0_CORE0_GDSCR_SAVE_SHFT                                                          0x9
#define HWIO_GCC_VENUS0_CORE0_GDSCR_RETAIN_BMSK                                                      0x100
#define HWIO_GCC_VENUS0_CORE0_GDSCR_RETAIN_SHFT                                                        0x8
#define HWIO_GCC_VENUS0_CORE0_GDSCR_EN_REST_BMSK                                                      0x80
#define HWIO_GCC_VENUS0_CORE0_GDSCR_EN_REST_SHFT                                                       0x7
#define HWIO_GCC_VENUS0_CORE0_GDSCR_EN_FEW_BMSK                                                       0x40
#define HWIO_GCC_VENUS0_CORE0_GDSCR_EN_FEW_SHFT                                                        0x6
#define HWIO_GCC_VENUS0_CORE0_GDSCR_CLAMP_IO_BMSK                                                     0x20
#define HWIO_GCC_VENUS0_CORE0_GDSCR_CLAMP_IO_SHFT                                                      0x5
#define HWIO_GCC_VENUS0_CORE0_GDSCR_CLK_DISABLE_BMSK                                                  0x10
#define HWIO_GCC_VENUS0_CORE0_GDSCR_CLK_DISABLE_SHFT                                                   0x4
#define HWIO_GCC_VENUS0_CORE0_GDSCR_PD_ARES_BMSK                                                       0x8
#define HWIO_GCC_VENUS0_CORE0_GDSCR_PD_ARES_SHFT                                                       0x3
#define HWIO_GCC_VENUS0_CORE0_GDSCR_SW_OVERRIDE_BMSK                                                   0x4
#define HWIO_GCC_VENUS0_CORE0_GDSCR_SW_OVERRIDE_SHFT                                                   0x2
#define HWIO_GCC_VENUS0_CORE0_GDSCR_HW_CONTROL_BMSK                                                    0x2
#define HWIO_GCC_VENUS0_CORE0_GDSCR_HW_CONTROL_SHFT                                                    0x1
#define HWIO_GCC_VENUS0_CORE0_GDSCR_SW_COLLAPSE_BMSK                                                   0x1
#define HWIO_GCC_VENUS0_CORE0_GDSCR_SW_COLLAPSE_SHFT                                                   0x0

#define HWIO_GCC_VENUS0_VCODEC0_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c01c)
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c01c)
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_RMSK                                                       0x80007ff1
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VENUS0_VCODEC0_CBCR_ADDR, HWIO_GCC_VENUS0_VCODEC0_CBCR_RMSK)
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS0_VCODEC0_CBCR_ADDR, m)
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VENUS0_VCODEC0_CBCR_ADDR,v)
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS0_VCODEC0_CBCR_ADDR,m,v,HWIO_GCC_VENUS0_VCODEC0_CBCR_IN)
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_SLEEP_SHFT                                                        0x4
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_VENUS0_VCODEC0_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c02c)
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c02c)
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_RMSK                                                 0x80007ff1
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_ADDR, HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_RMSK)
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_ADDR, m)
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_ADDR,v)
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_ADDR,m,v,HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_IN)
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_FORCE_MEM_CORE_ON_BMSK                                   0x4000
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_FORCE_MEM_CORE_ON_SHFT                                      0xe
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                 0x2000
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                    0xd
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                0x1000
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                   0xc
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_WAKEUP_BMSK                                               0xf00
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_WAKEUP_SHFT                                                 0x8
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_SLEEP_BMSK                                                 0xf0
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_SLEEP_SHFT                                                  0x4
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_VENUS0_CORE0_VCODEC0_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_VENUS0_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c020)
#define HWIO_GCC_VENUS0_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c020)
#define HWIO_GCC_VENUS0_AHB_CBCR_RMSK                                                           0xf0008001
#define HWIO_GCC_VENUS0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VENUS0_AHB_CBCR_ADDR, HWIO_GCC_VENUS0_AHB_CBCR_RMSK)
#define HWIO_GCC_VENUS0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_VENUS0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VENUS0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_VENUS0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS0_AHB_CBCR_ADDR,m,v,HWIO_GCC_VENUS0_AHB_CBCR_IN)
#define HWIO_GCC_VENUS0_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_VENUS0_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_VENUS0_AHB_CBCR_NOC_HANDSHAKE_FSM_STATE_BMSK                                   0x70000000
#define HWIO_GCC_VENUS0_AHB_CBCR_NOC_HANDSHAKE_FSM_STATE_SHFT                                         0x1c
#define HWIO_GCC_VENUS0_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_VENUS0_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_VENUS0_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_VENUS0_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_VENUS0_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c024)
#define HWIO_GCC_VENUS0_AXI_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004c024)
#define HWIO_GCC_VENUS0_AXI_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_VENUS0_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VENUS0_AXI_CBCR_ADDR, HWIO_GCC_VENUS0_AXI_CBCR_RMSK)
#define HWIO_GCC_VENUS0_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS0_AXI_CBCR_ADDR, m)
#define HWIO_GCC_VENUS0_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VENUS0_AXI_CBCR_ADDR,v)
#define HWIO_GCC_VENUS0_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS0_AXI_CBCR_ADDR,m,v,HWIO_GCC_VENUS0_AXI_CBCR_IN)
#define HWIO_GCC_VENUS0_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_VENUS0_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_VENUS0_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_VENUS0_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_VENUS0_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_VENUS0_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_VENUS0_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_VENUS0_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_VENUS0_AXI_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_VENUS0_AXI_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_VENUS0_AXI_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_VENUS0_AXI_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_VENUS0_AXI_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_VENUS0_AXI_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_PCLK0_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d000)
#define HWIO_GCC_PCLK0_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d000)
#define HWIO_GCC_PCLK0_CMD_RCGR_RMSK                                                            0x800000f3
#define HWIO_GCC_PCLK0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCLK0_CMD_RCGR_ADDR, HWIO_GCC_PCLK0_CMD_RCGR_RMSK)
#define HWIO_GCC_PCLK0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCLK0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PCLK0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCLK0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PCLK0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCLK0_CMD_RCGR_ADDR,m,v,HWIO_GCC_PCLK0_CMD_RCGR_IN)
#define HWIO_GCC_PCLK0_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_PCLK0_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_PCLK0_CMD_RCGR_DIRTY_D_BMSK                                                          0x80
#define HWIO_GCC_PCLK0_CMD_RCGR_DIRTY_D_SHFT                                                           0x7
#define HWIO_GCC_PCLK0_CMD_RCGR_DIRTY_N_BMSK                                                          0x40
#define HWIO_GCC_PCLK0_CMD_RCGR_DIRTY_N_SHFT                                                           0x6
#define HWIO_GCC_PCLK0_CMD_RCGR_DIRTY_M_BMSK                                                          0x20
#define HWIO_GCC_PCLK0_CMD_RCGR_DIRTY_M_SHFT                                                           0x5
#define HWIO_GCC_PCLK0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_PCLK0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_PCLK0_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_PCLK0_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_PCLK0_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_PCLK0_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_PCLK0_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d004)
#define HWIO_GCC_PCLK0_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d004)
#define HWIO_GCC_PCLK0_CFG_RCGR_RMSK                                                                0x371f
#define HWIO_GCC_PCLK0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PCLK0_CFG_RCGR_ADDR, HWIO_GCC_PCLK0_CFG_RCGR_RMSK)
#define HWIO_GCC_PCLK0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PCLK0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PCLK0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PCLK0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PCLK0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCLK0_CFG_RCGR_ADDR,m,v,HWIO_GCC_PCLK0_CFG_RCGR_IN)
#define HWIO_GCC_PCLK0_CFG_RCGR_MODE_BMSK                                                           0x3000
#define HWIO_GCC_PCLK0_CFG_RCGR_MODE_SHFT                                                              0xc
#define HWIO_GCC_PCLK0_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_PCLK0_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_PCLK0_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_PCLK0_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_PCLK0_M_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d008)
#define HWIO_GCC_PCLK0_M_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d008)
#define HWIO_GCC_PCLK0_M_RMSK                                                                         0xff
#define HWIO_GCC_PCLK0_M_IN          \
        in_dword_masked(HWIO_GCC_PCLK0_M_ADDR, HWIO_GCC_PCLK0_M_RMSK)
#define HWIO_GCC_PCLK0_M_INM(m)      \
        in_dword_masked(HWIO_GCC_PCLK0_M_ADDR, m)
#define HWIO_GCC_PCLK0_M_OUT(v)      \
        out_dword(HWIO_GCC_PCLK0_M_ADDR,v)
#define HWIO_GCC_PCLK0_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCLK0_M_ADDR,m,v,HWIO_GCC_PCLK0_M_IN)
#define HWIO_GCC_PCLK0_M_M_BMSK                                                                       0xff
#define HWIO_GCC_PCLK0_M_M_SHFT                                                                        0x0

#define HWIO_GCC_PCLK0_N_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d00c)
#define HWIO_GCC_PCLK0_N_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d00c)
#define HWIO_GCC_PCLK0_N_RMSK                                                                         0xff
#define HWIO_GCC_PCLK0_N_IN          \
        in_dword_masked(HWIO_GCC_PCLK0_N_ADDR, HWIO_GCC_PCLK0_N_RMSK)
#define HWIO_GCC_PCLK0_N_INM(m)      \
        in_dword_masked(HWIO_GCC_PCLK0_N_ADDR, m)
#define HWIO_GCC_PCLK0_N_OUT(v)      \
        out_dword(HWIO_GCC_PCLK0_N_ADDR,v)
#define HWIO_GCC_PCLK0_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCLK0_N_ADDR,m,v,HWIO_GCC_PCLK0_N_IN)
#define HWIO_GCC_PCLK0_N_NOT_N_MINUS_M_BMSK                                                           0xff
#define HWIO_GCC_PCLK0_N_NOT_N_MINUS_M_SHFT                                                            0x0

#define HWIO_GCC_PCLK0_D_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d010)
#define HWIO_GCC_PCLK0_D_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d010)
#define HWIO_GCC_PCLK0_D_RMSK                                                                         0xff
#define HWIO_GCC_PCLK0_D_IN          \
        in_dword_masked(HWIO_GCC_PCLK0_D_ADDR, HWIO_GCC_PCLK0_D_RMSK)
#define HWIO_GCC_PCLK0_D_INM(m)      \
        in_dword_masked(HWIO_GCC_PCLK0_D_ADDR, m)
#define HWIO_GCC_PCLK0_D_OUT(v)      \
        out_dword(HWIO_GCC_PCLK0_D_ADDR,v)
#define HWIO_GCC_PCLK0_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PCLK0_D_ADDR,m,v,HWIO_GCC_PCLK0_D_IN)
#define HWIO_GCC_PCLK0_D_NOT_2D_BMSK                                                                  0xff
#define HWIO_GCC_PCLK0_D_NOT_2D_SHFT                                                                   0x0

#define HWIO_GCC_MDP_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d014)
#define HWIO_GCC_MDP_CMD_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d014)
#define HWIO_GCC_MDP_CMD_RCGR_RMSK                                                              0x80000013
#define HWIO_GCC_MDP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MDP_CMD_RCGR_ADDR, HWIO_GCC_MDP_CMD_RCGR_RMSK)
#define HWIO_GCC_MDP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDP_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MDP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MDP_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MDP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDP_CMD_RCGR_ADDR,m,v,HWIO_GCC_MDP_CMD_RCGR_IN)
#define HWIO_GCC_MDP_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_MDP_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_MDP_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                     0x10
#define HWIO_GCC_MDP_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                      0x4
#define HWIO_GCC_MDP_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_MDP_CMD_RCGR_ROOT_EN_SHFT                                                             0x1
#define HWIO_GCC_MDP_CMD_RCGR_UPDATE_BMSK                                                              0x1
#define HWIO_GCC_MDP_CMD_RCGR_UPDATE_SHFT                                                              0x0

#define HWIO_GCC_MDP_CFG_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d018)
#define HWIO_GCC_MDP_CFG_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d018)
#define HWIO_GCC_MDP_CFG_RCGR_RMSK                                                                   0x71f
#define HWIO_GCC_MDP_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MDP_CFG_RCGR_ADDR, HWIO_GCC_MDP_CFG_RCGR_RMSK)
#define HWIO_GCC_MDP_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDP_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MDP_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MDP_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MDP_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDP_CFG_RCGR_ADDR,m,v,HWIO_GCC_MDP_CFG_RCGR_IN)
#define HWIO_GCC_MDP_CFG_RCGR_SRC_SEL_BMSK                                                           0x700
#define HWIO_GCC_MDP_CFG_RCGR_SRC_SEL_SHFT                                                             0x8
#define HWIO_GCC_MDP_CFG_RCGR_SRC_DIV_BMSK                                                            0x1f
#define HWIO_GCC_MDP_CFG_RCGR_SRC_DIV_SHFT                                                             0x0

#define HWIO_GCC_VSYNC_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d02c)
#define HWIO_GCC_VSYNC_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d02c)
#define HWIO_GCC_VSYNC_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_VSYNC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VSYNC_CMD_RCGR_ADDR, HWIO_GCC_VSYNC_CMD_RCGR_RMSK)
#define HWIO_GCC_VSYNC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VSYNC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_VSYNC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VSYNC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_VSYNC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VSYNC_CMD_RCGR_ADDR,m,v,HWIO_GCC_VSYNC_CMD_RCGR_IN)
#define HWIO_GCC_VSYNC_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_VSYNC_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_VSYNC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_VSYNC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_VSYNC_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_VSYNC_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_VSYNC_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_VSYNC_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_VSYNC_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d030)
#define HWIO_GCC_VSYNC_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d030)
#define HWIO_GCC_VSYNC_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_VSYNC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VSYNC_CFG_RCGR_ADDR, HWIO_GCC_VSYNC_CFG_RCGR_RMSK)
#define HWIO_GCC_VSYNC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VSYNC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_VSYNC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VSYNC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_VSYNC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VSYNC_CFG_RCGR_ADDR,m,v,HWIO_GCC_VSYNC_CFG_RCGR_IN)
#define HWIO_GCC_VSYNC_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_VSYNC_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_VSYNC_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_VSYNC_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_BYTE0_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d044)
#define HWIO_GCC_BYTE0_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d044)
#define HWIO_GCC_BYTE0_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_BYTE0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BYTE0_CMD_RCGR_ADDR, HWIO_GCC_BYTE0_CMD_RCGR_RMSK)
#define HWIO_GCC_BYTE0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BYTE0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BYTE0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BYTE0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BYTE0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BYTE0_CMD_RCGR_ADDR,m,v,HWIO_GCC_BYTE0_CMD_RCGR_IN)
#define HWIO_GCC_BYTE0_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BYTE0_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BYTE0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_BYTE0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_BYTE0_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_BYTE0_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_BYTE0_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_BYTE0_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_BYTE0_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d048)
#define HWIO_GCC_BYTE0_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d048)
#define HWIO_GCC_BYTE0_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_BYTE0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BYTE0_CFG_RCGR_ADDR, HWIO_GCC_BYTE0_CFG_RCGR_RMSK)
#define HWIO_GCC_BYTE0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BYTE0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BYTE0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BYTE0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BYTE0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BYTE0_CFG_RCGR_ADDR,m,v,HWIO_GCC_BYTE0_CFG_RCGR_IN)
#define HWIO_GCC_BYTE0_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_BYTE0_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_BYTE0_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_BYTE0_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_ESC0_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d05c)
#define HWIO_GCC_ESC0_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d05c)
#define HWIO_GCC_ESC0_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_ESC0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ESC0_CMD_RCGR_ADDR, HWIO_GCC_ESC0_CMD_RCGR_RMSK)
#define HWIO_GCC_ESC0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ESC0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ESC0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ESC0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ESC0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ESC0_CMD_RCGR_ADDR,m,v,HWIO_GCC_ESC0_CMD_RCGR_IN)
#define HWIO_GCC_ESC0_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_ESC0_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_ESC0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_ESC0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_ESC0_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_ESC0_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_ESC0_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_ESC0_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_ESC0_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d060)
#define HWIO_GCC_ESC0_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d060)
#define HWIO_GCC_ESC0_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_ESC0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ESC0_CFG_RCGR_ADDR, HWIO_GCC_ESC0_CFG_RCGR_RMSK)
#define HWIO_GCC_ESC0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ESC0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ESC0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ESC0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ESC0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ESC0_CFG_RCGR_ADDR,m,v,HWIO_GCC_ESC0_CFG_RCGR_IN)
#define HWIO_GCC_ESC0_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_ESC0_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_ESC0_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_ESC0_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_MDSS_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d074)
#define HWIO_GCC_MDSS_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d074)
#define HWIO_GCC_MDSS_BCR_RMSK                                                                         0x1
#define HWIO_GCC_MDSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_BCR_ADDR, HWIO_GCC_MDSS_BCR_RMSK)
#define HWIO_GCC_MDSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_BCR_ADDR, m)
#define HWIO_GCC_MDSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_BCR_ADDR,v)
#define HWIO_GCC_MDSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_BCR_ADDR,m,v,HWIO_GCC_MDSS_BCR_IN)
#define HWIO_GCC_MDSS_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_MDSS_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_MDSS_GDSCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d078)
#define HWIO_GCC_MDSS_GDSCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d078)
#define HWIO_GCC_MDSS_GDSCR_RMSK                                                                0xf8fff7ff
#define HWIO_GCC_MDSS_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_GDSCR_ADDR, HWIO_GCC_MDSS_GDSCR_RMSK)
#define HWIO_GCC_MDSS_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_GDSCR_ADDR, m)
#define HWIO_GCC_MDSS_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_GDSCR_ADDR,v)
#define HWIO_GCC_MDSS_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_GDSCR_ADDR,m,v,HWIO_GCC_MDSS_GDSCR_IN)
#define HWIO_GCC_MDSS_GDSCR_PWR_ON_BMSK                                                         0x80000000
#define HWIO_GCC_MDSS_GDSCR_PWR_ON_SHFT                                                               0x1f
#define HWIO_GCC_MDSS_GDSCR_GDSC_STATE_BMSK                                                     0x78000000
#define HWIO_GCC_MDSS_GDSCR_GDSC_STATE_SHFT                                                           0x1b
#define HWIO_GCC_MDSS_GDSCR_EN_REST_WAIT_BMSK                                                     0xf00000
#define HWIO_GCC_MDSS_GDSCR_EN_REST_WAIT_SHFT                                                         0x14
#define HWIO_GCC_MDSS_GDSCR_EN_FEW_WAIT_BMSK                                                       0xf0000
#define HWIO_GCC_MDSS_GDSCR_EN_FEW_WAIT_SHFT                                                          0x10
#define HWIO_GCC_MDSS_GDSCR_CLK_DIS_WAIT_BMSK                                                       0xf000
#define HWIO_GCC_MDSS_GDSCR_CLK_DIS_WAIT_SHFT                                                          0xc
#define HWIO_GCC_MDSS_GDSCR_RESTORE_BMSK                                                             0x400
#define HWIO_GCC_MDSS_GDSCR_RESTORE_SHFT                                                               0xa
#define HWIO_GCC_MDSS_GDSCR_SAVE_BMSK                                                                0x200
#define HWIO_GCC_MDSS_GDSCR_SAVE_SHFT                                                                  0x9
#define HWIO_GCC_MDSS_GDSCR_RETAIN_BMSK                                                              0x100
#define HWIO_GCC_MDSS_GDSCR_RETAIN_SHFT                                                                0x8
#define HWIO_GCC_MDSS_GDSCR_EN_REST_BMSK                                                              0x80
#define HWIO_GCC_MDSS_GDSCR_EN_REST_SHFT                                                               0x7
#define HWIO_GCC_MDSS_GDSCR_EN_FEW_BMSK                                                               0x40
#define HWIO_GCC_MDSS_GDSCR_EN_FEW_SHFT                                                                0x6
#define HWIO_GCC_MDSS_GDSCR_CLAMP_IO_BMSK                                                             0x20
#define HWIO_GCC_MDSS_GDSCR_CLAMP_IO_SHFT                                                              0x5
#define HWIO_GCC_MDSS_GDSCR_CLK_DISABLE_BMSK                                                          0x10
#define HWIO_GCC_MDSS_GDSCR_CLK_DISABLE_SHFT                                                           0x4
#define HWIO_GCC_MDSS_GDSCR_PD_ARES_BMSK                                                               0x8
#define HWIO_GCC_MDSS_GDSCR_PD_ARES_SHFT                                                               0x3
#define HWIO_GCC_MDSS_GDSCR_SW_OVERRIDE_BMSK                                                           0x4
#define HWIO_GCC_MDSS_GDSCR_SW_OVERRIDE_SHFT                                                           0x2
#define HWIO_GCC_MDSS_GDSCR_HW_CONTROL_BMSK                                                            0x2
#define HWIO_GCC_MDSS_GDSCR_HW_CONTROL_SHFT                                                            0x1
#define HWIO_GCC_MDSS_GDSCR_SW_COLLAPSE_BMSK                                                           0x1
#define HWIO_GCC_MDSS_GDSCR_SW_COLLAPSE_SHFT                                                           0x0

#define HWIO_GCC_MDSS_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d07c)
#define HWIO_GCC_MDSS_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d07c)
#define HWIO_GCC_MDSS_AHB_CBCR_RMSK                                                             0xf0008001
#define HWIO_GCC_MDSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_AHB_CBCR_ADDR, HWIO_GCC_MDSS_AHB_CBCR_RMSK)
#define HWIO_GCC_MDSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MDSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MDSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_MDSS_AHB_CBCR_IN)
#define HWIO_GCC_MDSS_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_MDSS_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_MDSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATE_BMSK                                     0x70000000
#define HWIO_GCC_MDSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATE_SHFT                                           0x1c
#define HWIO_GCC_MDSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_MDSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_MDSS_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_MDSS_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_MDSS_AXI_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d080)
#define HWIO_GCC_MDSS_AXI_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d080)
#define HWIO_GCC_MDSS_AXI_CBCR_RMSK                                                             0x80007ff1
#define HWIO_GCC_MDSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_AXI_CBCR_ADDR, HWIO_GCC_MDSS_AXI_CBCR_RMSK)
#define HWIO_GCC_MDSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MDSS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MDSS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_AXI_CBCR_ADDR,m,v,HWIO_GCC_MDSS_AXI_CBCR_IN)
#define HWIO_GCC_MDSS_AXI_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_MDSS_AXI_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_MDSS_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_MDSS_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_MDSS_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_MDSS_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_MDSS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_MDSS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_MDSS_AXI_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_MDSS_AXI_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_MDSS_AXI_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_MDSS_AXI_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_MDSS_AXI_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_MDSS_AXI_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_MDSS_PCLK0_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d084)
#define HWIO_GCC_MDSS_PCLK0_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d084)
#define HWIO_GCC_MDSS_PCLK0_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_MDSS_PCLK0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_PCLK0_CBCR_ADDR, HWIO_GCC_MDSS_PCLK0_CBCR_RMSK)
#define HWIO_GCC_MDSS_PCLK0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_PCLK0_CBCR_ADDR, m)
#define HWIO_GCC_MDSS_PCLK0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_PCLK0_CBCR_ADDR,v)
#define HWIO_GCC_MDSS_PCLK0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_PCLK0_CBCR_ADDR,m,v,HWIO_GCC_MDSS_PCLK0_CBCR_IN)
#define HWIO_GCC_MDSS_PCLK0_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MDSS_PCLK0_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MDSS_PCLK0_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MDSS_PCLK0_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_MDSS_MDP_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d088)
#define HWIO_GCC_MDSS_MDP_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d088)
#define HWIO_GCC_MDSS_MDP_CBCR_RMSK                                                             0x80007ff1
#define HWIO_GCC_MDSS_MDP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_MDP_CBCR_ADDR, HWIO_GCC_MDSS_MDP_CBCR_RMSK)
#define HWIO_GCC_MDSS_MDP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_MDP_CBCR_ADDR, m)
#define HWIO_GCC_MDSS_MDP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_MDP_CBCR_ADDR,v)
#define HWIO_GCC_MDSS_MDP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_MDP_CBCR_ADDR,m,v,HWIO_GCC_MDSS_MDP_CBCR_IN)
#define HWIO_GCC_MDSS_MDP_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_MDSS_MDP_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_MDSS_MDP_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_MDSS_MDP_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_MDSS_MDP_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_MDSS_MDP_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_MDSS_MDP_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_MDSS_MDP_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_MDSS_MDP_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_MDSS_MDP_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_MDSS_MDP_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_MDSS_MDP_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_MDSS_MDP_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_MDSS_MDP_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_MDSS_VSYNC_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d090)
#define HWIO_GCC_MDSS_VSYNC_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d090)
#define HWIO_GCC_MDSS_VSYNC_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_MDSS_VSYNC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_VSYNC_CBCR_ADDR, HWIO_GCC_MDSS_VSYNC_CBCR_RMSK)
#define HWIO_GCC_MDSS_VSYNC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_VSYNC_CBCR_ADDR, m)
#define HWIO_GCC_MDSS_VSYNC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_VSYNC_CBCR_ADDR,v)
#define HWIO_GCC_MDSS_VSYNC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_VSYNC_CBCR_ADDR,m,v,HWIO_GCC_MDSS_VSYNC_CBCR_IN)
#define HWIO_GCC_MDSS_VSYNC_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MDSS_VSYNC_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MDSS_VSYNC_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MDSS_VSYNC_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_MDSS_BYTE0_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d094)
#define HWIO_GCC_MDSS_BYTE0_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d094)
#define HWIO_GCC_MDSS_BYTE0_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_MDSS_BYTE0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_BYTE0_CBCR_ADDR, HWIO_GCC_MDSS_BYTE0_CBCR_RMSK)
#define HWIO_GCC_MDSS_BYTE0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_BYTE0_CBCR_ADDR, m)
#define HWIO_GCC_MDSS_BYTE0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_BYTE0_CBCR_ADDR,v)
#define HWIO_GCC_MDSS_BYTE0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_BYTE0_CBCR_ADDR,m,v,HWIO_GCC_MDSS_BYTE0_CBCR_IN)
#define HWIO_GCC_MDSS_BYTE0_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MDSS_BYTE0_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MDSS_BYTE0_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MDSS_BYTE0_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_MDSS_ESC0_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d098)
#define HWIO_GCC_MDSS_ESC0_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004d098)
#define HWIO_GCC_MDSS_ESC0_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_MDSS_ESC0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MDSS_ESC0_CBCR_ADDR, HWIO_GCC_MDSS_ESC0_CBCR_RMSK)
#define HWIO_GCC_MDSS_ESC0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MDSS_ESC0_CBCR_ADDR, m)
#define HWIO_GCC_MDSS_ESC0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MDSS_ESC0_CBCR_ADDR,v)
#define HWIO_GCC_MDSS_ESC0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MDSS_ESC0_CBCR_ADDR,m,v,HWIO_GCC_MDSS_ESC0_CBCR_IN)
#define HWIO_GCC_MDSS_ESC0_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MDSS_ESC0_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MDSS_ESC0_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_MDSS_ESC0_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e000)
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e000)
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_RMSK                                                     0x80000013
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ADDR, HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_RMSK)
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ADDR,m,v,HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_IN)
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ROOT_OFF_BMSK                                            0x80000000
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ROOT_OFF_SHFT                                                  0x1f
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                            0x10
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                             0x4
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ROOT_EN_BMSK                                                    0x2
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_ROOT_EN_SHFT                                                    0x1
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_UPDATE_BMSK                                                     0x1
#define HWIO_GCC_CSI0PHYTIMER_CMD_RCGR_UPDATE_SHFT                                                     0x0

#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e004)
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e004)
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_RMSK                                                          0x71f
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_ADDR, HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_RMSK)
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_ADDR,m,v,HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_IN)
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_SRC_SEL_BMSK                                                  0x700
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_SRC_SEL_SHFT                                                    0x8
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_SRC_DIV_BMSK                                                   0x1f
#define HWIO_GCC_CSI0PHYTIMER_CFG_RCGR_SRC_DIV_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_PHY0_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e018)
#define HWIO_GCC_CAMSS_PHY0_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e018)
#define HWIO_GCC_CAMSS_PHY0_BCR_RMSK                                                                   0x1
#define HWIO_GCC_CAMSS_PHY0_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_PHY0_BCR_ADDR, HWIO_GCC_CAMSS_PHY0_BCR_RMSK)
#define HWIO_GCC_CAMSS_PHY0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_PHY0_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_PHY0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_PHY0_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_PHY0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_PHY0_BCR_ADDR,m,v,HWIO_GCC_CAMSS_PHY0_BCR_IN)
#define HWIO_GCC_CAMSS_PHY0_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_CAMSS_PHY0_BCR_BLK_ARES_SHFT                                                          0x0

#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e01c)
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_OFFS                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e01c)
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_RMSK                                              0x80000001
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_ADDR, HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_RMSK)
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_IN)
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_CAMSS_PHY0_CSI0PHYTIMER_CBCR_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_CSI0_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e020)
#define HWIO_GCC_CSI0_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e020)
#define HWIO_GCC_CSI0_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_CSI0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CSI0_CMD_RCGR_ADDR, HWIO_GCC_CSI0_CMD_RCGR_RMSK)
#define HWIO_GCC_CSI0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CSI0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CSI0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CSI0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CSI0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CSI0_CMD_RCGR_ADDR,m,v,HWIO_GCC_CSI0_CMD_RCGR_IN)
#define HWIO_GCC_CSI0_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CSI0_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CSI0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_CSI0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_CSI0_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_CSI0_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_CSI0_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_CSI0_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_CSI0_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e024)
#define HWIO_GCC_CSI0_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e024)
#define HWIO_GCC_CSI0_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_CSI0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CSI0_CFG_RCGR_ADDR, HWIO_GCC_CSI0_CFG_RCGR_RMSK)
#define HWIO_GCC_CSI0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CSI0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CSI0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CSI0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CSI0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CSI0_CFG_RCGR_ADDR,m,v,HWIO_GCC_CSI0_CFG_RCGR_IN)
#define HWIO_GCC_CSI0_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_CSI0_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_CSI0_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_CSI0_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_CAMSS_CSI0_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e038)
#define HWIO_GCC_CAMSS_CSI0_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e038)
#define HWIO_GCC_CAMSS_CSI0_BCR_RMSK                                                                   0x1
#define HWIO_GCC_CAMSS_CSI0_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0_BCR_ADDR, HWIO_GCC_CAMSS_CSI0_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0_BCR_IN)
#define HWIO_GCC_CAMSS_CSI0_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_CAMSS_CSI0_BCR_BLK_ARES_SHFT                                                          0x0

#define HWIO_GCC_CAMSS_CSI0_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e03c)
#define HWIO_GCC_CAMSS_CSI0_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e03c)
#define HWIO_GCC_CAMSS_CSI0_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_CAMSS_CSI0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0_CBCR_ADDR, HWIO_GCC_CAMSS_CSI0_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI0_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_CAMSS_CSI0_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_CAMSS_CSI0_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_CSI0_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e040)
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e040)
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0_AHB_CBCR_ADDR, HWIO_GCC_CAMSS_CSI0_AHB_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0_AHB_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CAMSS_CSI0_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CAMSS_CSI0PHY_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e044)
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e044)
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_RMSK                                                                0x1
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0PHY_BCR_ADDR, HWIO_GCC_CAMSS_CSI0PHY_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0PHY_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0PHY_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0PHY_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0PHY_BCR_IN)
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_CSI0PHY_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e048)
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e048)
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0PHY_CBCR_ADDR, HWIO_GCC_CAMSS_CSI0PHY_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0PHY_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0PHY_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0PHY_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0PHY_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_CSI0PHY_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_CSI0RDI_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e04c)
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e04c)
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_RMSK                                                                0x1
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0RDI_BCR_ADDR, HWIO_GCC_CAMSS_CSI0RDI_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0RDI_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0RDI_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0RDI_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0RDI_BCR_IN)
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_CSI0RDI_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e050)
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e050)
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0RDI_CBCR_ADDR, HWIO_GCC_CAMSS_CSI0RDI_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0RDI_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0RDI_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0RDI_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0RDI_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_CSI0RDI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_CSI0PIX_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e054)
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e054)
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_RMSK                                                                0x1
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0PIX_BCR_ADDR, HWIO_GCC_CAMSS_CSI0PIX_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0PIX_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0PIX_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0PIX_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0PIX_BCR_IN)
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_CSI0PIX_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e058)
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004e058)
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0PIX_CBCR_ADDR, HWIO_GCC_CAMSS_CSI0PIX_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI0PIX_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI0PIX_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI0PIX_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI0PIX_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_CSI0PIX_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CSI1_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f020)
#define HWIO_GCC_CSI1_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f020)
#define HWIO_GCC_CSI1_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_CSI1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CSI1_CMD_RCGR_ADDR, HWIO_GCC_CSI1_CMD_RCGR_RMSK)
#define HWIO_GCC_CSI1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CSI1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CSI1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CSI1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CSI1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CSI1_CMD_RCGR_ADDR,m,v,HWIO_GCC_CSI1_CMD_RCGR_IN)
#define HWIO_GCC_CSI1_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CSI1_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CSI1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_CSI1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_CSI1_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_CSI1_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_CSI1_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_CSI1_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_CSI1_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f024)
#define HWIO_GCC_CSI1_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f024)
#define HWIO_GCC_CSI1_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_CSI1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CSI1_CFG_RCGR_ADDR, HWIO_GCC_CSI1_CFG_RCGR_RMSK)
#define HWIO_GCC_CSI1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CSI1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CSI1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CSI1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CSI1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CSI1_CFG_RCGR_ADDR,m,v,HWIO_GCC_CSI1_CFG_RCGR_IN)
#define HWIO_GCC_CSI1_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_CSI1_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_CSI1_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_CSI1_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_CAMSS_CSI1_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f038)
#define HWIO_GCC_CAMSS_CSI1_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f038)
#define HWIO_GCC_CAMSS_CSI1_BCR_RMSK                                                                   0x1
#define HWIO_GCC_CAMSS_CSI1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1_BCR_ADDR, HWIO_GCC_CAMSS_CSI1_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1_BCR_IN)
#define HWIO_GCC_CAMSS_CSI1_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_CAMSS_CSI1_BCR_BLK_ARES_SHFT                                                          0x0

#define HWIO_GCC_CAMSS_CSI1_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f03c)
#define HWIO_GCC_CAMSS_CSI1_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f03c)
#define HWIO_GCC_CAMSS_CSI1_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_CAMSS_CSI1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1_CBCR_ADDR, HWIO_GCC_CAMSS_CSI1_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI1_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_CAMSS_CSI1_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_CAMSS_CSI1_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_CSI1_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f040)
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f040)
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1_AHB_CBCR_ADDR, HWIO_GCC_CAMSS_CSI1_AHB_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1_AHB_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CAMSS_CSI1_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CAMSS_CSI1PHY_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f044)
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f044)
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_RMSK                                                                0x1
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1PHY_BCR_ADDR, HWIO_GCC_CAMSS_CSI1PHY_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1PHY_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1PHY_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1PHY_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1PHY_BCR_IN)
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_CSI1PHY_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f048)
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f048)
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1PHY_CBCR_ADDR, HWIO_GCC_CAMSS_CSI1PHY_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1PHY_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1PHY_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1PHY_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1PHY_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_CSI1PHY_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_CSI1RDI_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f04c)
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f04c)
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_RMSK                                                                0x1
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1RDI_BCR_ADDR, HWIO_GCC_CAMSS_CSI1RDI_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1RDI_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1RDI_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1RDI_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1RDI_BCR_IN)
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_CSI1RDI_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f050)
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f050)
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1RDI_CBCR_ADDR, HWIO_GCC_CAMSS_CSI1RDI_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1RDI_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1RDI_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1RDI_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1RDI_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_CSI1RDI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_CSI1PIX_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f054)
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f054)
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_RMSK                                                                0x1
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1PIX_BCR_ADDR, HWIO_GCC_CAMSS_CSI1PIX_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1PIX_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1PIX_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1PIX_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1PIX_BCR_IN)
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_CSI1PIX_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f058)
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0004f058)
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1PIX_CBCR_ADDR, HWIO_GCC_CAMSS_CSI1PIX_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI1PIX_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI1PIX_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI1PIX_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI1PIX_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_CSI1PIX_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_ISPIF_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00050000)
#define HWIO_GCC_CAMSS_ISPIF_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00050000)
#define HWIO_GCC_CAMSS_ISPIF_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CAMSS_ISPIF_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_ISPIF_BCR_ADDR, HWIO_GCC_CAMSS_ISPIF_BCR_RMSK)
#define HWIO_GCC_CAMSS_ISPIF_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_ISPIF_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_ISPIF_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_ISPIF_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_ISPIF_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_ISPIF_BCR_ADDR,m,v,HWIO_GCC_CAMSS_ISPIF_BCR_IN)
#define HWIO_GCC_CAMSS_ISPIF_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CAMSS_ISPIF_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00050004)
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00050004)
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_ADDR, HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_RMSK)
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_IN)
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CAMSS_ISPIF_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_MCLK0_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00052000)
#define HWIO_GCC_MCLK0_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052000)
#define HWIO_GCC_MCLK0_CMD_RCGR_RMSK                                                            0x800000f3
#define HWIO_GCC_MCLK0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MCLK0_CMD_RCGR_ADDR, HWIO_GCC_MCLK0_CMD_RCGR_RMSK)
#define HWIO_GCC_MCLK0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MCLK0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MCLK0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MCLK0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK0_CMD_RCGR_ADDR,m,v,HWIO_GCC_MCLK0_CMD_RCGR_IN)
#define HWIO_GCC_MCLK0_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MCLK0_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MCLK0_CMD_RCGR_DIRTY_D_BMSK                                                          0x80
#define HWIO_GCC_MCLK0_CMD_RCGR_DIRTY_D_SHFT                                                           0x7
#define HWIO_GCC_MCLK0_CMD_RCGR_DIRTY_N_BMSK                                                          0x40
#define HWIO_GCC_MCLK0_CMD_RCGR_DIRTY_N_SHFT                                                           0x6
#define HWIO_GCC_MCLK0_CMD_RCGR_DIRTY_M_BMSK                                                          0x20
#define HWIO_GCC_MCLK0_CMD_RCGR_DIRTY_M_SHFT                                                           0x5
#define HWIO_GCC_MCLK0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_MCLK0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_MCLK0_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_MCLK0_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_MCLK0_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_MCLK0_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_MCLK0_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00052004)
#define HWIO_GCC_MCLK0_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052004)
#define HWIO_GCC_MCLK0_CFG_RCGR_RMSK                                                                0x371f
#define HWIO_GCC_MCLK0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MCLK0_CFG_RCGR_ADDR, HWIO_GCC_MCLK0_CFG_RCGR_RMSK)
#define HWIO_GCC_MCLK0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MCLK0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MCLK0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MCLK0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK0_CFG_RCGR_ADDR,m,v,HWIO_GCC_MCLK0_CFG_RCGR_IN)
#define HWIO_GCC_MCLK0_CFG_RCGR_MODE_BMSK                                                           0x3000
#define HWIO_GCC_MCLK0_CFG_RCGR_MODE_SHFT                                                              0xc
#define HWIO_GCC_MCLK0_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_MCLK0_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_MCLK0_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_MCLK0_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_MCLK0_M_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00052008)
#define HWIO_GCC_MCLK0_M_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052008)
#define HWIO_GCC_MCLK0_M_RMSK                                                                         0xff
#define HWIO_GCC_MCLK0_M_IN          \
        in_dword_masked(HWIO_GCC_MCLK0_M_ADDR, HWIO_GCC_MCLK0_M_RMSK)
#define HWIO_GCC_MCLK0_M_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK0_M_ADDR, m)
#define HWIO_GCC_MCLK0_M_OUT(v)      \
        out_dword(HWIO_GCC_MCLK0_M_ADDR,v)
#define HWIO_GCC_MCLK0_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK0_M_ADDR,m,v,HWIO_GCC_MCLK0_M_IN)
#define HWIO_GCC_MCLK0_M_M_BMSK                                                                       0xff
#define HWIO_GCC_MCLK0_M_M_SHFT                                                                        0x0

#define HWIO_GCC_MCLK0_N_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0005200c)
#define HWIO_GCC_MCLK0_N_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005200c)
#define HWIO_GCC_MCLK0_N_RMSK                                                                         0xff
#define HWIO_GCC_MCLK0_N_IN          \
        in_dword_masked(HWIO_GCC_MCLK0_N_ADDR, HWIO_GCC_MCLK0_N_RMSK)
#define HWIO_GCC_MCLK0_N_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK0_N_ADDR, m)
#define HWIO_GCC_MCLK0_N_OUT(v)      \
        out_dword(HWIO_GCC_MCLK0_N_ADDR,v)
#define HWIO_GCC_MCLK0_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK0_N_ADDR,m,v,HWIO_GCC_MCLK0_N_IN)
#define HWIO_GCC_MCLK0_N_NOT_N_MINUS_M_BMSK                                                           0xff
#define HWIO_GCC_MCLK0_N_NOT_N_MINUS_M_SHFT                                                            0x0

#define HWIO_GCC_MCLK0_D_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00052010)
#define HWIO_GCC_MCLK0_D_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052010)
#define HWIO_GCC_MCLK0_D_RMSK                                                                         0xff
#define HWIO_GCC_MCLK0_D_IN          \
        in_dword_masked(HWIO_GCC_MCLK0_D_ADDR, HWIO_GCC_MCLK0_D_RMSK)
#define HWIO_GCC_MCLK0_D_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK0_D_ADDR, m)
#define HWIO_GCC_MCLK0_D_OUT(v)      \
        out_dword(HWIO_GCC_MCLK0_D_ADDR,v)
#define HWIO_GCC_MCLK0_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK0_D_ADDR,m,v,HWIO_GCC_MCLK0_D_IN)
#define HWIO_GCC_MCLK0_D_NOT_2D_BMSK                                                                  0xff
#define HWIO_GCC_MCLK0_D_NOT_2D_SHFT                                                                   0x0

#define HWIO_GCC_CAMSS_MCLK0_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00052014)
#define HWIO_GCC_CAMSS_MCLK0_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052014)
#define HWIO_GCC_CAMSS_MCLK0_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CAMSS_MCLK0_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_MCLK0_BCR_ADDR, HWIO_GCC_CAMSS_MCLK0_BCR_RMSK)
#define HWIO_GCC_CAMSS_MCLK0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_MCLK0_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_MCLK0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_MCLK0_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_MCLK0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_MCLK0_BCR_ADDR,m,v,HWIO_GCC_CAMSS_MCLK0_BCR_IN)
#define HWIO_GCC_CAMSS_MCLK0_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CAMSS_MCLK0_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CAMSS_MCLK0_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00052018)
#define HWIO_GCC_CAMSS_MCLK0_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00052018)
#define HWIO_GCC_CAMSS_MCLK0_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_CAMSS_MCLK0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_MCLK0_CBCR_ADDR, HWIO_GCC_CAMSS_MCLK0_CBCR_RMSK)
#define HWIO_GCC_CAMSS_MCLK0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_MCLK0_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_MCLK0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_MCLK0_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_MCLK0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_MCLK0_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_MCLK0_CBCR_IN)
#define HWIO_GCC_CAMSS_MCLK0_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_CAMSS_MCLK0_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_CAMSS_MCLK0_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_CAMSS_MCLK0_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_MCLK1_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00053000)
#define HWIO_GCC_MCLK1_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053000)
#define HWIO_GCC_MCLK1_CMD_RCGR_RMSK                                                            0x800000f3
#define HWIO_GCC_MCLK1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MCLK1_CMD_RCGR_ADDR, HWIO_GCC_MCLK1_CMD_RCGR_RMSK)
#define HWIO_GCC_MCLK1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MCLK1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MCLK1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MCLK1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK1_CMD_RCGR_ADDR,m,v,HWIO_GCC_MCLK1_CMD_RCGR_IN)
#define HWIO_GCC_MCLK1_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MCLK1_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MCLK1_CMD_RCGR_DIRTY_D_BMSK                                                          0x80
#define HWIO_GCC_MCLK1_CMD_RCGR_DIRTY_D_SHFT                                                           0x7
#define HWIO_GCC_MCLK1_CMD_RCGR_DIRTY_N_BMSK                                                          0x40
#define HWIO_GCC_MCLK1_CMD_RCGR_DIRTY_N_SHFT                                                           0x6
#define HWIO_GCC_MCLK1_CMD_RCGR_DIRTY_M_BMSK                                                          0x20
#define HWIO_GCC_MCLK1_CMD_RCGR_DIRTY_M_SHFT                                                           0x5
#define HWIO_GCC_MCLK1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_MCLK1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_MCLK1_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_MCLK1_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_MCLK1_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_MCLK1_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_MCLK1_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00053004)
#define HWIO_GCC_MCLK1_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053004)
#define HWIO_GCC_MCLK1_CFG_RCGR_RMSK                                                                0x371f
#define HWIO_GCC_MCLK1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MCLK1_CFG_RCGR_ADDR, HWIO_GCC_MCLK1_CFG_RCGR_RMSK)
#define HWIO_GCC_MCLK1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MCLK1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MCLK1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MCLK1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK1_CFG_RCGR_ADDR,m,v,HWIO_GCC_MCLK1_CFG_RCGR_IN)
#define HWIO_GCC_MCLK1_CFG_RCGR_MODE_BMSK                                                           0x3000
#define HWIO_GCC_MCLK1_CFG_RCGR_MODE_SHFT                                                              0xc
#define HWIO_GCC_MCLK1_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_MCLK1_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_MCLK1_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_MCLK1_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_MCLK1_M_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00053008)
#define HWIO_GCC_MCLK1_M_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053008)
#define HWIO_GCC_MCLK1_M_RMSK                                                                         0xff
#define HWIO_GCC_MCLK1_M_IN          \
        in_dword_masked(HWIO_GCC_MCLK1_M_ADDR, HWIO_GCC_MCLK1_M_RMSK)
#define HWIO_GCC_MCLK1_M_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK1_M_ADDR, m)
#define HWIO_GCC_MCLK1_M_OUT(v)      \
        out_dword(HWIO_GCC_MCLK1_M_ADDR,v)
#define HWIO_GCC_MCLK1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK1_M_ADDR,m,v,HWIO_GCC_MCLK1_M_IN)
#define HWIO_GCC_MCLK1_M_M_BMSK                                                                       0xff
#define HWIO_GCC_MCLK1_M_M_SHFT                                                                        0x0

#define HWIO_GCC_MCLK1_N_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0005300c)
#define HWIO_GCC_MCLK1_N_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005300c)
#define HWIO_GCC_MCLK1_N_RMSK                                                                         0xff
#define HWIO_GCC_MCLK1_N_IN          \
        in_dword_masked(HWIO_GCC_MCLK1_N_ADDR, HWIO_GCC_MCLK1_N_RMSK)
#define HWIO_GCC_MCLK1_N_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK1_N_ADDR, m)
#define HWIO_GCC_MCLK1_N_OUT(v)      \
        out_dword(HWIO_GCC_MCLK1_N_ADDR,v)
#define HWIO_GCC_MCLK1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK1_N_ADDR,m,v,HWIO_GCC_MCLK1_N_IN)
#define HWIO_GCC_MCLK1_N_NOT_N_MINUS_M_BMSK                                                           0xff
#define HWIO_GCC_MCLK1_N_NOT_N_MINUS_M_SHFT                                                            0x0

#define HWIO_GCC_MCLK1_D_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00053010)
#define HWIO_GCC_MCLK1_D_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053010)
#define HWIO_GCC_MCLK1_D_RMSK                                                                         0xff
#define HWIO_GCC_MCLK1_D_IN          \
        in_dword_masked(HWIO_GCC_MCLK1_D_ADDR, HWIO_GCC_MCLK1_D_RMSK)
#define HWIO_GCC_MCLK1_D_INM(m)      \
        in_dword_masked(HWIO_GCC_MCLK1_D_ADDR, m)
#define HWIO_GCC_MCLK1_D_OUT(v)      \
        out_dword(HWIO_GCC_MCLK1_D_ADDR,v)
#define HWIO_GCC_MCLK1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCLK1_D_ADDR,m,v,HWIO_GCC_MCLK1_D_IN)
#define HWIO_GCC_MCLK1_D_NOT_2D_BMSK                                                                  0xff
#define HWIO_GCC_MCLK1_D_NOT_2D_SHFT                                                                   0x0

#define HWIO_GCC_CAMSS_MCLK1_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00053014)
#define HWIO_GCC_CAMSS_MCLK1_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053014)
#define HWIO_GCC_CAMSS_MCLK1_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CAMSS_MCLK1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_MCLK1_BCR_ADDR, HWIO_GCC_CAMSS_MCLK1_BCR_RMSK)
#define HWIO_GCC_CAMSS_MCLK1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_MCLK1_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_MCLK1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_MCLK1_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_MCLK1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_MCLK1_BCR_ADDR,m,v,HWIO_GCC_CAMSS_MCLK1_BCR_IN)
#define HWIO_GCC_CAMSS_MCLK1_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CAMSS_MCLK1_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_CAMSS_MCLK1_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00053018)
#define HWIO_GCC_CAMSS_MCLK1_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00053018)
#define HWIO_GCC_CAMSS_MCLK1_CBCR_RMSK                                                          0x80000001
#define HWIO_GCC_CAMSS_MCLK1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_MCLK1_CBCR_ADDR, HWIO_GCC_CAMSS_MCLK1_CBCR_RMSK)
#define HWIO_GCC_CAMSS_MCLK1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_MCLK1_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_MCLK1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_MCLK1_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_MCLK1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_MCLK1_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_MCLK1_CBCR_IN)
#define HWIO_GCC_CAMSS_MCLK1_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_CAMSS_MCLK1_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_CAMSS_MCLK1_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_CAMSS_MCLK1_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_MM_GP0_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00054000)
#define HWIO_GCC_MM_GP0_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054000)
#define HWIO_GCC_MM_GP0_CMD_RCGR_RMSK                                                           0x800000f3
#define HWIO_GCC_MM_GP0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MM_GP0_CMD_RCGR_ADDR, HWIO_GCC_MM_GP0_CMD_RCGR_RMSK)
#define HWIO_GCC_MM_GP0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MM_GP0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MM_GP0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP0_CMD_RCGR_ADDR,m,v,HWIO_GCC_MM_GP0_CMD_RCGR_IN)
#define HWIO_GCC_MM_GP0_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_MM_GP0_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_MM_GP0_CMD_RCGR_DIRTY_D_BMSK                                                         0x80
#define HWIO_GCC_MM_GP0_CMD_RCGR_DIRTY_D_SHFT                                                          0x7
#define HWIO_GCC_MM_GP0_CMD_RCGR_DIRTY_N_BMSK                                                         0x40
#define HWIO_GCC_MM_GP0_CMD_RCGR_DIRTY_N_SHFT                                                          0x6
#define HWIO_GCC_MM_GP0_CMD_RCGR_DIRTY_M_BMSK                                                         0x20
#define HWIO_GCC_MM_GP0_CMD_RCGR_DIRTY_M_SHFT                                                          0x5
#define HWIO_GCC_MM_GP0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_MM_GP0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_MM_GP0_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_MM_GP0_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_MM_GP0_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_MM_GP0_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_MM_GP0_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00054004)
#define HWIO_GCC_MM_GP0_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054004)
#define HWIO_GCC_MM_GP0_CFG_RCGR_RMSK                                                               0x371f
#define HWIO_GCC_MM_GP0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MM_GP0_CFG_RCGR_ADDR, HWIO_GCC_MM_GP0_CFG_RCGR_RMSK)
#define HWIO_GCC_MM_GP0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MM_GP0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MM_GP0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP0_CFG_RCGR_ADDR,m,v,HWIO_GCC_MM_GP0_CFG_RCGR_IN)
#define HWIO_GCC_MM_GP0_CFG_RCGR_MODE_BMSK                                                          0x3000
#define HWIO_GCC_MM_GP0_CFG_RCGR_MODE_SHFT                                                             0xc
#define HWIO_GCC_MM_GP0_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_MM_GP0_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_MM_GP0_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_MM_GP0_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_MM_GP0_M_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00054008)
#define HWIO_GCC_MM_GP0_M_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054008)
#define HWIO_GCC_MM_GP0_M_RMSK                                                                        0xff
#define HWIO_GCC_MM_GP0_M_IN          \
        in_dword_masked(HWIO_GCC_MM_GP0_M_ADDR, HWIO_GCC_MM_GP0_M_RMSK)
#define HWIO_GCC_MM_GP0_M_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP0_M_ADDR, m)
#define HWIO_GCC_MM_GP0_M_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP0_M_ADDR,v)
#define HWIO_GCC_MM_GP0_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP0_M_ADDR,m,v,HWIO_GCC_MM_GP0_M_IN)
#define HWIO_GCC_MM_GP0_M_M_BMSK                                                                      0xff
#define HWIO_GCC_MM_GP0_M_M_SHFT                                                                       0x0

#define HWIO_GCC_MM_GP0_N_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0005400c)
#define HWIO_GCC_MM_GP0_N_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005400c)
#define HWIO_GCC_MM_GP0_N_RMSK                                                                        0xff
#define HWIO_GCC_MM_GP0_N_IN          \
        in_dword_masked(HWIO_GCC_MM_GP0_N_ADDR, HWIO_GCC_MM_GP0_N_RMSK)
#define HWIO_GCC_MM_GP0_N_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP0_N_ADDR, m)
#define HWIO_GCC_MM_GP0_N_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP0_N_ADDR,v)
#define HWIO_GCC_MM_GP0_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP0_N_ADDR,m,v,HWIO_GCC_MM_GP0_N_IN)
#define HWIO_GCC_MM_GP0_N_NOT_N_MINUS_M_BMSK                                                          0xff
#define HWIO_GCC_MM_GP0_N_NOT_N_MINUS_M_SHFT                                                           0x0

#define HWIO_GCC_MM_GP0_D_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00054010)
#define HWIO_GCC_MM_GP0_D_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054010)
#define HWIO_GCC_MM_GP0_D_RMSK                                                                        0xff
#define HWIO_GCC_MM_GP0_D_IN          \
        in_dword_masked(HWIO_GCC_MM_GP0_D_ADDR, HWIO_GCC_MM_GP0_D_RMSK)
#define HWIO_GCC_MM_GP0_D_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP0_D_ADDR, m)
#define HWIO_GCC_MM_GP0_D_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP0_D_ADDR,v)
#define HWIO_GCC_MM_GP0_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP0_D_ADDR,m,v,HWIO_GCC_MM_GP0_D_IN)
#define HWIO_GCC_MM_GP0_D_NOT_2D_BMSK                                                                 0xff
#define HWIO_GCC_MM_GP0_D_NOT_2D_SHFT                                                                  0x0

#define HWIO_GCC_CAMSS_GP0_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00054014)
#define HWIO_GCC_CAMSS_GP0_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054014)
#define HWIO_GCC_CAMSS_GP0_BCR_RMSK                                                                    0x1
#define HWIO_GCC_CAMSS_GP0_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_GP0_BCR_ADDR, HWIO_GCC_CAMSS_GP0_BCR_RMSK)
#define HWIO_GCC_CAMSS_GP0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_GP0_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_GP0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_GP0_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_GP0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_GP0_BCR_ADDR,m,v,HWIO_GCC_CAMSS_GP0_BCR_IN)
#define HWIO_GCC_CAMSS_GP0_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_CAMSS_GP0_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_CAMSS_GP0_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00054018)
#define HWIO_GCC_CAMSS_GP0_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00054018)
#define HWIO_GCC_CAMSS_GP0_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_CAMSS_GP0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_GP0_CBCR_ADDR, HWIO_GCC_CAMSS_GP0_CBCR_RMSK)
#define HWIO_GCC_CAMSS_GP0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_GP0_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_GP0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_GP0_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_GP0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_GP0_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_GP0_CBCR_IN)
#define HWIO_GCC_CAMSS_GP0_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CAMSS_GP0_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CAMSS_GP0_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CAMSS_GP0_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_MM_GP1_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00055000)
#define HWIO_GCC_MM_GP1_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055000)
#define HWIO_GCC_MM_GP1_CMD_RCGR_RMSK                                                           0x800000f3
#define HWIO_GCC_MM_GP1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MM_GP1_CMD_RCGR_ADDR, HWIO_GCC_MM_GP1_CMD_RCGR_RMSK)
#define HWIO_GCC_MM_GP1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MM_GP1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MM_GP1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP1_CMD_RCGR_ADDR,m,v,HWIO_GCC_MM_GP1_CMD_RCGR_IN)
#define HWIO_GCC_MM_GP1_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_MM_GP1_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_MM_GP1_CMD_RCGR_DIRTY_D_BMSK                                                         0x80
#define HWIO_GCC_MM_GP1_CMD_RCGR_DIRTY_D_SHFT                                                          0x7
#define HWIO_GCC_MM_GP1_CMD_RCGR_DIRTY_N_BMSK                                                         0x40
#define HWIO_GCC_MM_GP1_CMD_RCGR_DIRTY_N_SHFT                                                          0x6
#define HWIO_GCC_MM_GP1_CMD_RCGR_DIRTY_M_BMSK                                                         0x20
#define HWIO_GCC_MM_GP1_CMD_RCGR_DIRTY_M_SHFT                                                          0x5
#define HWIO_GCC_MM_GP1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_MM_GP1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_MM_GP1_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_MM_GP1_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_MM_GP1_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_MM_GP1_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_MM_GP1_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00055004)
#define HWIO_GCC_MM_GP1_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055004)
#define HWIO_GCC_MM_GP1_CFG_RCGR_RMSK                                                               0x371f
#define HWIO_GCC_MM_GP1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MM_GP1_CFG_RCGR_ADDR, HWIO_GCC_MM_GP1_CFG_RCGR_RMSK)
#define HWIO_GCC_MM_GP1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MM_GP1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MM_GP1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP1_CFG_RCGR_ADDR,m,v,HWIO_GCC_MM_GP1_CFG_RCGR_IN)
#define HWIO_GCC_MM_GP1_CFG_RCGR_MODE_BMSK                                                          0x3000
#define HWIO_GCC_MM_GP1_CFG_RCGR_MODE_SHFT                                                             0xc
#define HWIO_GCC_MM_GP1_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_MM_GP1_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_MM_GP1_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_MM_GP1_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_MM_GP1_M_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00055008)
#define HWIO_GCC_MM_GP1_M_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055008)
#define HWIO_GCC_MM_GP1_M_RMSK                                                                        0xff
#define HWIO_GCC_MM_GP1_M_IN          \
        in_dword_masked(HWIO_GCC_MM_GP1_M_ADDR, HWIO_GCC_MM_GP1_M_RMSK)
#define HWIO_GCC_MM_GP1_M_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP1_M_ADDR, m)
#define HWIO_GCC_MM_GP1_M_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP1_M_ADDR,v)
#define HWIO_GCC_MM_GP1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP1_M_ADDR,m,v,HWIO_GCC_MM_GP1_M_IN)
#define HWIO_GCC_MM_GP1_M_M_BMSK                                                                      0xff
#define HWIO_GCC_MM_GP1_M_M_SHFT                                                                       0x0

#define HWIO_GCC_MM_GP1_N_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0005500c)
#define HWIO_GCC_MM_GP1_N_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005500c)
#define HWIO_GCC_MM_GP1_N_RMSK                                                                        0xff
#define HWIO_GCC_MM_GP1_N_IN          \
        in_dword_masked(HWIO_GCC_MM_GP1_N_ADDR, HWIO_GCC_MM_GP1_N_RMSK)
#define HWIO_GCC_MM_GP1_N_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP1_N_ADDR, m)
#define HWIO_GCC_MM_GP1_N_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP1_N_ADDR,v)
#define HWIO_GCC_MM_GP1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP1_N_ADDR,m,v,HWIO_GCC_MM_GP1_N_IN)
#define HWIO_GCC_MM_GP1_N_NOT_N_MINUS_M_BMSK                                                          0xff
#define HWIO_GCC_MM_GP1_N_NOT_N_MINUS_M_SHFT                                                           0x0

#define HWIO_GCC_MM_GP1_D_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00055010)
#define HWIO_GCC_MM_GP1_D_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055010)
#define HWIO_GCC_MM_GP1_D_RMSK                                                                        0xff
#define HWIO_GCC_MM_GP1_D_IN          \
        in_dword_masked(HWIO_GCC_MM_GP1_D_ADDR, HWIO_GCC_MM_GP1_D_RMSK)
#define HWIO_GCC_MM_GP1_D_INM(m)      \
        in_dword_masked(HWIO_GCC_MM_GP1_D_ADDR, m)
#define HWIO_GCC_MM_GP1_D_OUT(v)      \
        out_dword(HWIO_GCC_MM_GP1_D_ADDR,v)
#define HWIO_GCC_MM_GP1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MM_GP1_D_ADDR,m,v,HWIO_GCC_MM_GP1_D_IN)
#define HWIO_GCC_MM_GP1_D_NOT_2D_BMSK                                                                 0xff
#define HWIO_GCC_MM_GP1_D_NOT_2D_SHFT                                                                  0x0

#define HWIO_GCC_CAMSS_GP1_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00055014)
#define HWIO_GCC_CAMSS_GP1_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055014)
#define HWIO_GCC_CAMSS_GP1_BCR_RMSK                                                                    0x1
#define HWIO_GCC_CAMSS_GP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_GP1_BCR_ADDR, HWIO_GCC_CAMSS_GP1_BCR_RMSK)
#define HWIO_GCC_CAMSS_GP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_GP1_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_GP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_GP1_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_GP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_GP1_BCR_ADDR,m,v,HWIO_GCC_CAMSS_GP1_BCR_IN)
#define HWIO_GCC_CAMSS_GP1_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_CAMSS_GP1_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_CAMSS_GP1_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00055018)
#define HWIO_GCC_CAMSS_GP1_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00055018)
#define HWIO_GCC_CAMSS_GP1_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_CAMSS_GP1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_GP1_CBCR_ADDR, HWIO_GCC_CAMSS_GP1_CBCR_RMSK)
#define HWIO_GCC_CAMSS_GP1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_GP1_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_GP1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_GP1_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_GP1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_GP1_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_GP1_CBCR_IN)
#define HWIO_GCC_CAMSS_GP1_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CAMSS_GP1_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CAMSS_GP1_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CAMSS_GP1_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CAMSS_TOP_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00056000)
#define HWIO_GCC_CAMSS_TOP_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00056000)
#define HWIO_GCC_CAMSS_TOP_BCR_RMSK                                                                    0x1
#define HWIO_GCC_CAMSS_TOP_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_BCR_ADDR, HWIO_GCC_CAMSS_TOP_BCR_RMSK)
#define HWIO_GCC_CAMSS_TOP_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_TOP_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_TOP_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_TOP_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_TOP_BCR_ADDR,m,v,HWIO_GCC_CAMSS_TOP_BCR_IN)
#define HWIO_GCC_CAMSS_TOP_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_CAMSS_TOP_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a014)
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a014)
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_AHB_CBCR_ADDR, HWIO_GCC_CAMSS_TOP_AHB_CBCR_RMSK)
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_TOP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_TOP_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_TOP_AHB_CBCR_IN)
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_TOP_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_TOP_AHB_BCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a018)
#define HWIO_GCC_CAMSS_TOP_AHB_BCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a018)
#define HWIO_GCC_CAMSS_TOP_AHB_BCR_RMSK                                                                0x1
#define HWIO_GCC_CAMSS_TOP_AHB_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_AHB_BCR_ADDR, HWIO_GCC_CAMSS_TOP_AHB_BCR_RMSK)
#define HWIO_GCC_CAMSS_TOP_AHB_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_AHB_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_TOP_AHB_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_TOP_AHB_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_TOP_AHB_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_TOP_AHB_BCR_ADDR,m,v,HWIO_GCC_CAMSS_TOP_AHB_BCR_IN)
#define HWIO_GCC_CAMSS_TOP_AHB_BCR_BLK_ARES_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_TOP_AHB_BCR_BLK_ARES_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00056004)
#define HWIO_GCC_CAMSS_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00056004)
#define HWIO_GCC_CAMSS_AHB_CBCR_RMSK                                                            0xf0008001
#define HWIO_GCC_CAMSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_AHB_CBCR_ADDR, HWIO_GCC_CAMSS_AHB_CBCR_RMSK)
#define HWIO_GCC_CAMSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_AHB_CBCR_IN)
#define HWIO_GCC_CAMSS_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CAMSS_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CAMSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATE_BMSK                                    0x70000000
#define HWIO_GCC_CAMSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATE_SHFT                                          0x1c
#define HWIO_GCC_CAMSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_CAMSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_CAMSS_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CAMSS_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_VFE0_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00058000)
#define HWIO_GCC_VFE0_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058000)
#define HWIO_GCC_VFE0_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_VFE0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VFE0_CMD_RCGR_ADDR, HWIO_GCC_VFE0_CMD_RCGR_RMSK)
#define HWIO_GCC_VFE0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VFE0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_VFE0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VFE0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_VFE0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VFE0_CMD_RCGR_ADDR,m,v,HWIO_GCC_VFE0_CMD_RCGR_IN)
#define HWIO_GCC_VFE0_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_VFE0_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_VFE0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_VFE0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_VFE0_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_VFE0_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_VFE0_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_VFE0_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_VFE0_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00058004)
#define HWIO_GCC_VFE0_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058004)
#define HWIO_GCC_VFE0_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_VFE0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VFE0_CFG_RCGR_ADDR, HWIO_GCC_VFE0_CFG_RCGR_RMSK)
#define HWIO_GCC_VFE0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VFE0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_VFE0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VFE0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_VFE0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VFE0_CFG_RCGR_ADDR,m,v,HWIO_GCC_VFE0_CFG_RCGR_IN)
#define HWIO_GCC_VFE0_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_VFE0_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_VFE0_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_VFE0_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_CAMSS_VFE_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00058030)
#define HWIO_GCC_CAMSS_VFE_BCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058030)
#define HWIO_GCC_CAMSS_VFE_BCR_RMSK                                                                    0x1
#define HWIO_GCC_CAMSS_VFE_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_VFE_BCR_ADDR, HWIO_GCC_CAMSS_VFE_BCR_RMSK)
#define HWIO_GCC_CAMSS_VFE_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_VFE_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_VFE_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_VFE_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_VFE_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_VFE_BCR_ADDR,m,v,HWIO_GCC_CAMSS_VFE_BCR_IN)
#define HWIO_GCC_CAMSS_VFE_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_CAMSS_VFE_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_CAMSS_VFE_GDSCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00058034)
#define HWIO_GCC_CAMSS_VFE_GDSCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058034)
#define HWIO_GCC_CAMSS_VFE_GDSCR_RMSK                                                           0xf8fff7ff
#define HWIO_GCC_CAMSS_VFE_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_VFE_GDSCR_ADDR, HWIO_GCC_CAMSS_VFE_GDSCR_RMSK)
#define HWIO_GCC_CAMSS_VFE_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_VFE_GDSCR_ADDR, m)
#define HWIO_GCC_CAMSS_VFE_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_VFE_GDSCR_ADDR,v)
#define HWIO_GCC_CAMSS_VFE_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_VFE_GDSCR_ADDR,m,v,HWIO_GCC_CAMSS_VFE_GDSCR_IN)
#define HWIO_GCC_CAMSS_VFE_GDSCR_PWR_ON_BMSK                                                    0x80000000
#define HWIO_GCC_CAMSS_VFE_GDSCR_PWR_ON_SHFT                                                          0x1f
#define HWIO_GCC_CAMSS_VFE_GDSCR_GDSC_STATE_BMSK                                                0x78000000
#define HWIO_GCC_CAMSS_VFE_GDSCR_GDSC_STATE_SHFT                                                      0x1b
#define HWIO_GCC_CAMSS_VFE_GDSCR_EN_REST_WAIT_BMSK                                                0xf00000
#define HWIO_GCC_CAMSS_VFE_GDSCR_EN_REST_WAIT_SHFT                                                    0x14
#define HWIO_GCC_CAMSS_VFE_GDSCR_EN_FEW_WAIT_BMSK                                                  0xf0000
#define HWIO_GCC_CAMSS_VFE_GDSCR_EN_FEW_WAIT_SHFT                                                     0x10
#define HWIO_GCC_CAMSS_VFE_GDSCR_CLK_DIS_WAIT_BMSK                                                  0xf000
#define HWIO_GCC_CAMSS_VFE_GDSCR_CLK_DIS_WAIT_SHFT                                                     0xc
#define HWIO_GCC_CAMSS_VFE_GDSCR_RESTORE_BMSK                                                        0x400
#define HWIO_GCC_CAMSS_VFE_GDSCR_RESTORE_SHFT                                                          0xa
#define HWIO_GCC_CAMSS_VFE_GDSCR_SAVE_BMSK                                                           0x200
#define HWIO_GCC_CAMSS_VFE_GDSCR_SAVE_SHFT                                                             0x9
#define HWIO_GCC_CAMSS_VFE_GDSCR_RETAIN_BMSK                                                         0x100
#define HWIO_GCC_CAMSS_VFE_GDSCR_RETAIN_SHFT                                                           0x8
#define HWIO_GCC_CAMSS_VFE_GDSCR_EN_REST_BMSK                                                         0x80
#define HWIO_GCC_CAMSS_VFE_GDSCR_EN_REST_SHFT                                                          0x7
#define HWIO_GCC_CAMSS_VFE_GDSCR_EN_FEW_BMSK                                                          0x40
#define HWIO_GCC_CAMSS_VFE_GDSCR_EN_FEW_SHFT                                                           0x6
#define HWIO_GCC_CAMSS_VFE_GDSCR_CLAMP_IO_BMSK                                                        0x20
#define HWIO_GCC_CAMSS_VFE_GDSCR_CLAMP_IO_SHFT                                                         0x5
#define HWIO_GCC_CAMSS_VFE_GDSCR_CLK_DISABLE_BMSK                                                     0x10
#define HWIO_GCC_CAMSS_VFE_GDSCR_CLK_DISABLE_SHFT                                                      0x4
#define HWIO_GCC_CAMSS_VFE_GDSCR_PD_ARES_BMSK                                                          0x8
#define HWIO_GCC_CAMSS_VFE_GDSCR_PD_ARES_SHFT                                                          0x3
#define HWIO_GCC_CAMSS_VFE_GDSCR_SW_OVERRIDE_BMSK                                                      0x4
#define HWIO_GCC_CAMSS_VFE_GDSCR_SW_OVERRIDE_SHFT                                                      0x2
#define HWIO_GCC_CAMSS_VFE_GDSCR_HW_CONTROL_BMSK                                                       0x2
#define HWIO_GCC_CAMSS_VFE_GDSCR_HW_CONTROL_SHFT                                                       0x1
#define HWIO_GCC_CAMSS_VFE_GDSCR_SW_COLLAPSE_BMSK                                                      0x1
#define HWIO_GCC_CAMSS_VFE_GDSCR_SW_COLLAPSE_SHFT                                                      0x0

#define HWIO_GCC_CAMSS_VFE0_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00058038)
#define HWIO_GCC_CAMSS_VFE0_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058038)
#define HWIO_GCC_CAMSS_VFE0_CBCR_RMSK                                                           0x80007ff1
#define HWIO_GCC_CAMSS_VFE0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_VFE0_CBCR_ADDR, HWIO_GCC_CAMSS_VFE0_CBCR_RMSK)
#define HWIO_GCC_CAMSS_VFE0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_VFE0_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_VFE0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_VFE0_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_VFE0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_VFE0_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_VFE0_CBCR_IN)
#define HWIO_GCC_CAMSS_VFE0_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_CAMSS_VFE0_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_CAMSS_VFE0_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_CAMSS_VFE0_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_CAMSS_VFE0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_CAMSS_VFE0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_CAMSS_VFE0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_CAMSS_VFE0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_CAMSS_VFE0_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_CAMSS_VFE0_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_CAMSS_VFE0_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_CAMSS_VFE0_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_CAMSS_VFE0_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_CAMSS_VFE0_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00058044)
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058044)
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_VFE_AHB_CBCR_ADDR, HWIO_GCC_CAMSS_VFE_AHB_CBCR_RMSK)
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_VFE_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_VFE_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_VFE_AHB_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_VFE_AHB_CBCR_IN)
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_VFE_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00058048)
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058048)
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_RMSK                                                        0x80007ff1
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_VFE_AXI_CBCR_ADDR, HWIO_GCC_CAMSS_VFE_AXI_CBCR_RMSK)
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_VFE_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_VFE_AXI_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_VFE_AXI_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_VFE_AXI_CBCR_IN)
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_SLEEP_SHFT                                                         0x4
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_VFE_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0005804c)
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005804c)
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_RMSK                                                               0x1
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI_VFE0_BCR_ADDR, HWIO_GCC_CAMSS_CSI_VFE0_BCR_RMSK)
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI_VFE0_BCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI_VFE0_BCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI_VFE0_BCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI_VFE0_BCR_IN)
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_BLK_ARES_BMSK                                                      0x1
#define HWIO_GCC_CAMSS_CSI_VFE0_BCR_BLK_ARES_SHFT                                                      0x0

#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00058050)
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00058050)
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_RMSK                                                       0x80007ff1
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_CSI_VFE0_CBCR_ADDR, HWIO_GCC_CAMSS_CSI_VFE0_CBCR_RMSK)
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_CSI_VFE0_CBCR_ADDR, m)
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_CSI_VFE0_CBCR_ADDR,v)
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_CSI_VFE0_CBCR_ADDR,m,v,HWIO_GCC_CAMSS_CSI_VFE0_CBCR_IN)
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_SLEEP_SHFT                                                        0x4
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CAMSS_CSI_VFE0_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_GFX3D_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00059000)
#define HWIO_GCC_GFX3D_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059000)
#define HWIO_GCC_GFX3D_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_GFX3D_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GFX3D_CMD_RCGR_ADDR, HWIO_GCC_GFX3D_CMD_RCGR_RMSK)
#define HWIO_GCC_GFX3D_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GFX3D_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GFX3D_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GFX3D_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GFX3D_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GFX3D_CMD_RCGR_ADDR,m,v,HWIO_GCC_GFX3D_CMD_RCGR_IN)
#define HWIO_GCC_GFX3D_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_GFX3D_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_GFX3D_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_GFX3D_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_GFX3D_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_GFX3D_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_GFX3D_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_GFX3D_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_GFX3D_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00059004)
#define HWIO_GCC_GFX3D_CFG_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059004)
#define HWIO_GCC_GFX3D_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_GFX3D_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GFX3D_CFG_RCGR_ADDR, HWIO_GCC_GFX3D_CFG_RCGR_RMSK)
#define HWIO_GCC_GFX3D_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GFX3D_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GFX3D_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GFX3D_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GFX3D_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GFX3D_CFG_RCGR_ADDR,m,v,HWIO_GCC_GFX3D_CFG_RCGR_IN)
#define HWIO_GCC_GFX3D_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_GFX3D_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_GFX3D_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_GFX3D_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_OXILI_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00059018)
#define HWIO_GCC_OXILI_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059018)
#define HWIO_GCC_OXILI_BCR_RMSK                                                                        0x1
#define HWIO_GCC_OXILI_BCR_IN          \
        in_dword_masked(HWIO_GCC_OXILI_BCR_ADDR, HWIO_GCC_OXILI_BCR_RMSK)
#define HWIO_GCC_OXILI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OXILI_BCR_ADDR, m)
#define HWIO_GCC_OXILI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_OXILI_BCR_ADDR,v)
#define HWIO_GCC_OXILI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OXILI_BCR_ADDR,m,v,HWIO_GCC_OXILI_BCR_IN)
#define HWIO_GCC_OXILI_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_OXILI_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_OXILI_GDSCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0005901c)
#define HWIO_GCC_OXILI_GDSCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005901c)
#define HWIO_GCC_OXILI_GDSCR_RMSK                                                               0xf8fff7ff
#define HWIO_GCC_OXILI_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_OXILI_GDSCR_ADDR, HWIO_GCC_OXILI_GDSCR_RMSK)
#define HWIO_GCC_OXILI_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OXILI_GDSCR_ADDR, m)
#define HWIO_GCC_OXILI_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_OXILI_GDSCR_ADDR,v)
#define HWIO_GCC_OXILI_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OXILI_GDSCR_ADDR,m,v,HWIO_GCC_OXILI_GDSCR_IN)
#define HWIO_GCC_OXILI_GDSCR_PWR_ON_BMSK                                                        0x80000000
#define HWIO_GCC_OXILI_GDSCR_PWR_ON_SHFT                                                              0x1f
#define HWIO_GCC_OXILI_GDSCR_GDSC_STATE_BMSK                                                    0x78000000
#define HWIO_GCC_OXILI_GDSCR_GDSC_STATE_SHFT                                                          0x1b
#define HWIO_GCC_OXILI_GDSCR_EN_REST_WAIT_BMSK                                                    0xf00000
#define HWIO_GCC_OXILI_GDSCR_EN_REST_WAIT_SHFT                                                        0x14
#define HWIO_GCC_OXILI_GDSCR_EN_FEW_WAIT_BMSK                                                      0xf0000
#define HWIO_GCC_OXILI_GDSCR_EN_FEW_WAIT_SHFT                                                         0x10
#define HWIO_GCC_OXILI_GDSCR_CLK_DIS_WAIT_BMSK                                                      0xf000
#define HWIO_GCC_OXILI_GDSCR_CLK_DIS_WAIT_SHFT                                                         0xc
#define HWIO_GCC_OXILI_GDSCR_RESTORE_BMSK                                                            0x400
#define HWIO_GCC_OXILI_GDSCR_RESTORE_SHFT                                                              0xa
#define HWIO_GCC_OXILI_GDSCR_SAVE_BMSK                                                               0x200
#define HWIO_GCC_OXILI_GDSCR_SAVE_SHFT                                                                 0x9
#define HWIO_GCC_OXILI_GDSCR_RETAIN_BMSK                                                             0x100
#define HWIO_GCC_OXILI_GDSCR_RETAIN_SHFT                                                               0x8
#define HWIO_GCC_OXILI_GDSCR_EN_REST_BMSK                                                             0x80
#define HWIO_GCC_OXILI_GDSCR_EN_REST_SHFT                                                              0x7
#define HWIO_GCC_OXILI_GDSCR_EN_FEW_BMSK                                                              0x40
#define HWIO_GCC_OXILI_GDSCR_EN_FEW_SHFT                                                               0x6
#define HWIO_GCC_OXILI_GDSCR_CLAMP_IO_BMSK                                                            0x20
#define HWIO_GCC_OXILI_GDSCR_CLAMP_IO_SHFT                                                             0x5
#define HWIO_GCC_OXILI_GDSCR_CLK_DISABLE_BMSK                                                         0x10
#define HWIO_GCC_OXILI_GDSCR_CLK_DISABLE_SHFT                                                          0x4
#define HWIO_GCC_OXILI_GDSCR_PD_ARES_BMSK                                                              0x8
#define HWIO_GCC_OXILI_GDSCR_PD_ARES_SHFT                                                              0x3
#define HWIO_GCC_OXILI_GDSCR_SW_OVERRIDE_BMSK                                                          0x4
#define HWIO_GCC_OXILI_GDSCR_SW_OVERRIDE_SHFT                                                          0x2
#define HWIO_GCC_OXILI_GDSCR_HW_CONTROL_BMSK                                                           0x2
#define HWIO_GCC_OXILI_GDSCR_HW_CONTROL_SHFT                                                           0x1
#define HWIO_GCC_OXILI_GDSCR_SW_COLLAPSE_BMSK                                                          0x1
#define HWIO_GCC_OXILI_GDSCR_SW_COLLAPSE_SHFT                                                          0x0

#define HWIO_GCC_OXILI_GFX3D_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00059020)
#define HWIO_GCC_OXILI_GFX3D_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059020)
#define HWIO_GCC_OXILI_GFX3D_CBCR_RMSK                                                          0x80007ff1
#define HWIO_GCC_OXILI_GFX3D_CBCR_IN          \
        in_dword_masked(HWIO_GCC_OXILI_GFX3D_CBCR_ADDR, HWIO_GCC_OXILI_GFX3D_CBCR_RMSK)
#define HWIO_GCC_OXILI_GFX3D_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OXILI_GFX3D_CBCR_ADDR, m)
#define HWIO_GCC_OXILI_GFX3D_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_OXILI_GFX3D_CBCR_ADDR,v)
#define HWIO_GCC_OXILI_GFX3D_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OXILI_GFX3D_CBCR_ADDR,m,v,HWIO_GCC_OXILI_GFX3D_CBCR_IN)
#define HWIO_GCC_OXILI_GFX3D_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_OXILI_GFX3D_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_OXILI_GFX3D_CBCR_FORCE_MEM_CORE_ON_BMSK                                            0x4000
#define HWIO_GCC_OXILI_GFX3D_CBCR_FORCE_MEM_CORE_ON_SHFT                                               0xe
#define HWIO_GCC_OXILI_GFX3D_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                          0x2000
#define HWIO_GCC_OXILI_GFX3D_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                             0xd
#define HWIO_GCC_OXILI_GFX3D_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                         0x1000
#define HWIO_GCC_OXILI_GFX3D_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                            0xc
#define HWIO_GCC_OXILI_GFX3D_CBCR_WAKEUP_BMSK                                                        0xf00
#define HWIO_GCC_OXILI_GFX3D_CBCR_WAKEUP_SHFT                                                          0x8
#define HWIO_GCC_OXILI_GFX3D_CBCR_SLEEP_BMSK                                                          0xf0
#define HWIO_GCC_OXILI_GFX3D_CBCR_SLEEP_SHFT                                                           0x4
#define HWIO_GCC_OXILI_GFX3D_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_OXILI_GFX3D_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_OXILI_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00059028)
#define HWIO_GCC_OXILI_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00059028)
#define HWIO_GCC_OXILI_AHB_CBCR_RMSK                                                            0xf0008001
#define HWIO_GCC_OXILI_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_OXILI_AHB_CBCR_ADDR, HWIO_GCC_OXILI_AHB_CBCR_RMSK)
#define HWIO_GCC_OXILI_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OXILI_AHB_CBCR_ADDR, m)
#define HWIO_GCC_OXILI_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_OXILI_AHB_CBCR_ADDR,v)
#define HWIO_GCC_OXILI_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OXILI_AHB_CBCR_ADDR,m,v,HWIO_GCC_OXILI_AHB_CBCR_IN)
#define HWIO_GCC_OXILI_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_OXILI_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_OXILI_AHB_CBCR_NOC_HANDSHAKE_FSM_STATE_BMSK                                    0x70000000
#define HWIO_GCC_OXILI_AHB_CBCR_NOC_HANDSHAKE_FSM_STATE_SHFT                                          0x1c
#define HWIO_GCC_OXILI_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_OXILI_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_OXILI_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_OXILI_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a000)
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a000)
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_ADDR, HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_IN)
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_DIRTY_N_BMSK                                                  0x40
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_DIRTY_N_SHFT                                                   0x6
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_DIRTY_M_BMSK                                                  0x20
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_DIRTY_M_SHFT                                                   0x5
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_CAMSS_TOP_AHB_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a004)
#define HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a004)
#define HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_ADDR, HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_IN)
#define HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_CAMSS_TOP_AHB_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_CAMSS_TOP_AHB_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a008)
#define HWIO_GCC_CAMSS_TOP_AHB_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a008)
#define HWIO_GCC_CAMSS_TOP_AHB_M_RMSK                                                                 0xff
#define HWIO_GCC_CAMSS_TOP_AHB_M_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_AHB_M_ADDR, HWIO_GCC_CAMSS_TOP_AHB_M_RMSK)
#define HWIO_GCC_CAMSS_TOP_AHB_M_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_AHB_M_ADDR, m)
#define HWIO_GCC_CAMSS_TOP_AHB_M_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_TOP_AHB_M_ADDR,v)
#define HWIO_GCC_CAMSS_TOP_AHB_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_TOP_AHB_M_ADDR,m,v,HWIO_GCC_CAMSS_TOP_AHB_M_IN)
#define HWIO_GCC_CAMSS_TOP_AHB_M_M_BMSK                                                               0xff
#define HWIO_GCC_CAMSS_TOP_AHB_M_M_SHFT                                                                0x0

#define HWIO_GCC_CAMSS_TOP_AHB_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a00c)
#define HWIO_GCC_CAMSS_TOP_AHB_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a00c)
#define HWIO_GCC_CAMSS_TOP_AHB_N_RMSK                                                                 0xff
#define HWIO_GCC_CAMSS_TOP_AHB_N_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_AHB_N_ADDR, HWIO_GCC_CAMSS_TOP_AHB_N_RMSK)
#define HWIO_GCC_CAMSS_TOP_AHB_N_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_AHB_N_ADDR, m)
#define HWIO_GCC_CAMSS_TOP_AHB_N_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_TOP_AHB_N_ADDR,v)
#define HWIO_GCC_CAMSS_TOP_AHB_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_TOP_AHB_N_ADDR,m,v,HWIO_GCC_CAMSS_TOP_AHB_N_IN)
#define HWIO_GCC_CAMSS_TOP_AHB_N_NOT_N_MINUS_M_BMSK                                                   0xff
#define HWIO_GCC_CAMSS_TOP_AHB_N_NOT_N_MINUS_M_SHFT                                                    0x0

#define HWIO_GCC_CAMSS_TOP_AHB_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a010)
#define HWIO_GCC_CAMSS_TOP_AHB_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005a010)
#define HWIO_GCC_CAMSS_TOP_AHB_D_RMSK                                                                 0xff
#define HWIO_GCC_CAMSS_TOP_AHB_D_IN          \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_AHB_D_ADDR, HWIO_GCC_CAMSS_TOP_AHB_D_RMSK)
#define HWIO_GCC_CAMSS_TOP_AHB_D_INM(m)      \
        in_dword_masked(HWIO_GCC_CAMSS_TOP_AHB_D_ADDR, m)
#define HWIO_GCC_CAMSS_TOP_AHB_D_OUT(v)      \
        out_dword(HWIO_GCC_CAMSS_TOP_AHB_D_ADDR,v)
#define HWIO_GCC_CAMSS_TOP_AHB_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CAMSS_TOP_AHB_D_ADDR,m,v,HWIO_GCC_CAMSS_TOP_AHB_D_IN)
#define HWIO_GCC_CAMSS_TOP_AHB_D_NOT_2D_BMSK                                                          0xff
#define HWIO_GCC_CAMSS_TOP_AHB_D_NOT_2D_SHFT                                                           0x0

#define HWIO_GCC_GX_DOMAIN_MISC_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0005b00c)
#define HWIO_GCC_GX_DOMAIN_MISC_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0005b00c)
#define HWIO_GCC_GX_DOMAIN_MISC_RMSK                                                                0x1111
#define HWIO_GCC_GX_DOMAIN_MISC_IN          \
        in_dword_masked(HWIO_GCC_GX_DOMAIN_MISC_ADDR, HWIO_GCC_GX_DOMAIN_MISC_RMSK)
#define HWIO_GCC_GX_DOMAIN_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_GX_DOMAIN_MISC_ADDR, m)
#define HWIO_GCC_GX_DOMAIN_MISC_OUT(v)      \
        out_dword(HWIO_GCC_GX_DOMAIN_MISC_ADDR,v)
#define HWIO_GCC_GX_DOMAIN_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GX_DOMAIN_MISC_ADDR,m,v,HWIO_GCC_GX_DOMAIN_MISC_IN)
#define HWIO_GCC_GX_DOMAIN_MISC_UNUSED_GMEM_FIFO_HALT_BMSK                                          0x1000
#define HWIO_GCC_GX_DOMAIN_MISC_UNUSED_GMEM_FIFO_HALT_SHFT                                             0xc
#define HWIO_GCC_GX_DOMAIN_MISC_UNUSED_OXILI_FIFO_HALT_BMSK                                          0x100
#define HWIO_GCC_GX_DOMAIN_MISC_UNUSED_OXILI_FIFO_HALT_SHFT                                            0x8
#define HWIO_GCC_GX_DOMAIN_MISC_UNUSED_OXILI_GMEM_RESET_BMSK                                          0x10
#define HWIO_GCC_GX_DOMAIN_MISC_UNUSED_OXILI_GMEM_RESET_SHFT                                           0x4
#define HWIO_GCC_GX_DOMAIN_MISC_UNUSED_OXILI_GMEM_CLAMP_IO_BMSK                                        0x1
#define HWIO_GCC_GX_DOMAIN_MISC_UNUSED_OXILI_GMEM_CLAMP_IO_SHFT                                        0x0

#define HWIO_GCC_AUDIO_CORE_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c008)
#define HWIO_GCC_AUDIO_CORE_BCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c008)
#define HWIO_GCC_AUDIO_CORE_BCR_RMSK                                                            0x80000007
#define HWIO_GCC_AUDIO_CORE_BCR_IN          \
        in_dword_masked(HWIO_GCC_AUDIO_CORE_BCR_ADDR, HWIO_GCC_AUDIO_CORE_BCR_RMSK)
#define HWIO_GCC_AUDIO_CORE_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AUDIO_CORE_BCR_ADDR, m)
#define HWIO_GCC_AUDIO_CORE_BCR_OUT(v)      \
        out_dword(HWIO_GCC_AUDIO_CORE_BCR_ADDR,v)
#define HWIO_GCC_AUDIO_CORE_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AUDIO_CORE_BCR_ADDR,m,v,HWIO_GCC_AUDIO_CORE_BCR_IN)
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_STATUS_BMSK                                                 0x80000000
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_STATUS_SHFT                                                       0x1f
#define HWIO_GCC_AUDIO_CORE_BCR_FORCE_RESET_BMSK                                                       0x4
#define HWIO_GCC_AUDIO_CORE_BCR_FORCE_RESET_SHFT                                                       0x2
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_EN_BMSK                                                            0x2
#define HWIO_GCC_AUDIO_CORE_BCR_DFD_EN_SHFT                                                            0x1
#define HWIO_GCC_AUDIO_CORE_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_AUDIO_CORE_BCR_BLK_ARES_SHFT                                                          0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c054)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c054)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_RMSK                                           0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_OFF_BMSK                                  0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_OFF_SHFT                                        0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_D_BMSK                                         0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_D_SHFT                                          0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_N_BMSK                                         0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_N_SHFT                                          0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_M_BMSK                                         0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_M_SHFT                                          0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                  0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                   0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_EN_BMSK                                          0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_ROOT_EN_SHFT                                          0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_UPDATE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CMD_RCGR_UPDATE_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c058)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c058)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_RMSK                                               0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_MODE_BMSK                                          0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_MODE_SHFT                                             0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_SEL_BMSK                                        0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_SEL_SHFT                                          0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_DIV_BMSK                                         0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CFG_RCGR_SRC_DIV_SHFT                                          0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c05c)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c05c)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_M_BMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_M_M_SHFT                                                       0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c060)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c060)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_NOT_N_MINUS_M_BMSK                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_N_NOT_N_MINUS_M_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c064)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c064)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_NOT_2D_BMSK                                                 0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_D_NOT_2D_SHFT                                                  0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c068)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c068)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_RMSK                                               0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_HW_CTL_BMSK                                               0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_HW_CTL_SHFT                                               0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_PRI_I2S_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c06c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c06c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_RMSK                                           0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_OFF_BMSK                                  0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_OFF_SHFT                                        0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_D_BMSK                                         0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_D_SHFT                                          0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_N_BMSK                                         0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_N_SHFT                                          0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_M_BMSK                                         0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_M_SHFT                                          0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                  0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                   0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_EN_BMSK                                          0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_ROOT_EN_SHFT                                          0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_UPDATE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CMD_RCGR_UPDATE_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c070)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c070)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_RMSK                                               0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_MODE_BMSK                                          0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_MODE_SHFT                                             0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_SEL_BMSK                                        0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_SEL_SHFT                                          0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_DIV_BMSK                                         0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CFG_RCGR_SRC_DIV_SHFT                                          0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c074)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c074)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_M_BMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_M_M_SHFT                                                       0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c078)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c078)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_NOT_N_MINUS_M_BMSK                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_N_NOT_N_MINUS_M_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c07c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c07c)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_NOT_2D_BMSK                                                 0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_D_NOT_2D_SHFT                                                  0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c080)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c080)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_RMSK                                               0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_HW_CTL_BMSK                                               0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_HW_CTL_SHFT                                               0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_SEC_I2S_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c034)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c034)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_RMSK                                                      0x800000f3
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_D_BMSK                                                    0x80
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_D_SHFT                                                     0x7
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_N_BMSK                                                    0x40
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_N_SHFT                                                     0x6
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_M_BMSK                                                    0x20
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_M_SHFT                                                     0x5
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                             0x10
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                              0x4
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_UPDATE_BMSK                                                      0x1
#define HWIO_GCC_ULTAUDIO_XO_CMD_RCGR_UPDATE_SHFT                                                      0x0

#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c038)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c038)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_RMSK                                                          0x371f
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_MODE_BMSK                                                     0x3000
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_MODE_SHFT                                                        0xc
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_SEL_BMSK                                                   0x700
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_SEL_SHFT                                                     0x8
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_DIV_BMSK                                                    0x1f
#define HWIO_GCC_ULTAUDIO_XO_CFG_RCGR_SRC_DIV_SHFT                                                     0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c010)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c010)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_RMSK                                               0x800000f3
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_OFF_BMSK                                      0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_OFF_SHFT                                            0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_D_BMSK                                             0x80
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_D_SHFT                                              0x7
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_N_BMSK                                             0x40
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_N_SHFT                                              0x6
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_M_BMSK                                             0x20
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_M_SHFT                                              0x5
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                      0x10
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                       0x4
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_EN_BMSK                                              0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_ROOT_EN_SHFT                                              0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_UPDATE_BMSK                                               0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CMD_RCGR_UPDATE_SHFT                                               0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c014)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c014)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_RMSK                                                   0x371f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_MODE_BMSK                                              0x3000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_MODE_SHFT                                                 0xc
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_SEL_BMSK                                            0x700
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_SEL_SHFT                                              0x8
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_DIV_BMSK                                             0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_CFG_RCGR_SRC_DIV_SHFT                                              0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c018)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c018)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_RMSK                                                            0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_M_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_M_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_M_BMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_M_M_SHFT                                                           0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c01c)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c01c)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_RMSK                                                            0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_N_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_N_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_NOT_N_MINUS_M_BMSK                                              0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_N_NOT_N_MINUS_M_SHFT                                               0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c020)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c020)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_RMSK                                                            0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_D_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_D_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_NOT_2D_BMSK                                                     0xff
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_D_NOT_2D_SHFT                                                      0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c024)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_OFFS                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c024)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_RMSK                                      0x80007ff3
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_OFF_BMSK                              0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_OFF_SHFT                                    0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_CORE_ON_BMSK                        0x4000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_CORE_ON_SHFT                           0xe
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                      0x2000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                         0xd
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                     0x1000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                        0xc
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_WAKEUP_BMSK                                    0xf00
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_WAKEUP_SHFT                                      0x8
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_SLEEP_BMSK                                      0xf0
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_SLEEP_SHFT                                       0x4
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_HW_CTL_BMSK                                      0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_HW_CTL_SHFT                                      0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_ENABLE_BMSK                                  0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_LPM_CBCR_CLK_ENABLE_SHFT                                  0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c028)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_OFFS                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c028)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_RMSK                                          0x80000003
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_OFF_BMSK                                  0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_OFF_SHFT                                        0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_HW_CTL_BMSK                                          0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_HW_CTL_SHFT                                          0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_ENABLE_BMSK                                      0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_IXFABRIC_CBCR_CLK_ENABLE_SHFT                                      0x0

#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c04c)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c04c)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_RMSK                                                   0x80000003
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR, HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_HW_CTL_BMSK                                                   0x2
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_HW_CTL_SHFT                                                   0x1
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_ULTAUDIO_AVSYNC_XO_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c050)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c050)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_RMSK                                                      0x80000003
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR, HWIO_GCC_ULTAUDIO_STC_XO_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_STC_XO_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_STC_XO_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_HW_CTL_SHFT                                                      0x1
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_ULTAUDIO_STC_XO_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c030)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_OFFS                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c030)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_RMSK                                      0x80000003
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR, HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_OFF_BMSK                              0x80000000
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_OFF_SHFT                                    0x1f
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_HW_CTL_BMSK                                      0x2
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_HW_CTL_SHFT                                      0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_ENABLE_BMSK                                  0x1
#define HWIO_GCC_ULTAUDIO_AHBFABRIC_EFABRIC_SPDM_CBCR_CLK_ENABLE_SHFT                                  0x0

#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c09c)
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c09c)
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_RMSK                                                   0x800000f3
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ADDR, HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_RMSK)
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ADDR,m,v,HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_IN)
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_DIRTY_D_BMSK                                                 0x80
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_DIRTY_D_SHFT                                                  0x7
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_DIRTY_N_BMSK                                                 0x40
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_DIRTY_N_SHFT                                                  0x6
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_DIRTY_M_BMSK                                                 0x20
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_DIRTY_M_SHFT                                                  0x5
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_CODEC_DIGCODEC_CMD_RCGR_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0a0)
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0a0)
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_RMSK                                                       0x371f
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_ADDR, HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_RMSK)
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_ADDR,m,v,HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_IN)
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_MODE_BMSK                                                  0x3000
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_MODE_SHFT                                                     0xc
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_GCC_CODEC_DIGCODEC_CFG_RCGR_SRC_DIV_SHFT                                                  0x0

#define HWIO_GCC_CODEC_DIGCODEC_M_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0a4)
#define HWIO_GCC_CODEC_DIGCODEC_M_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0a4)
#define HWIO_GCC_CODEC_DIGCODEC_M_RMSK                                                                0xff
#define HWIO_GCC_CODEC_DIGCODEC_M_IN          \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_M_ADDR, HWIO_GCC_CODEC_DIGCODEC_M_RMSK)
#define HWIO_GCC_CODEC_DIGCODEC_M_INM(m)      \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_M_ADDR, m)
#define HWIO_GCC_CODEC_DIGCODEC_M_OUT(v)      \
        out_dword(HWIO_GCC_CODEC_DIGCODEC_M_ADDR,v)
#define HWIO_GCC_CODEC_DIGCODEC_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CODEC_DIGCODEC_M_ADDR,m,v,HWIO_GCC_CODEC_DIGCODEC_M_IN)
#define HWIO_GCC_CODEC_DIGCODEC_M_M_BMSK                                                              0xff
#define HWIO_GCC_CODEC_DIGCODEC_M_M_SHFT                                                               0x0

#define HWIO_GCC_CODEC_DIGCODEC_N_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0a8)
#define HWIO_GCC_CODEC_DIGCODEC_N_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0a8)
#define HWIO_GCC_CODEC_DIGCODEC_N_RMSK                                                                0xff
#define HWIO_GCC_CODEC_DIGCODEC_N_IN          \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_N_ADDR, HWIO_GCC_CODEC_DIGCODEC_N_RMSK)
#define HWIO_GCC_CODEC_DIGCODEC_N_INM(m)      \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_N_ADDR, m)
#define HWIO_GCC_CODEC_DIGCODEC_N_OUT(v)      \
        out_dword(HWIO_GCC_CODEC_DIGCODEC_N_ADDR,v)
#define HWIO_GCC_CODEC_DIGCODEC_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CODEC_DIGCODEC_N_ADDR,m,v,HWIO_GCC_CODEC_DIGCODEC_N_IN)
#define HWIO_GCC_CODEC_DIGCODEC_N_NOT_N_MINUS_M_BMSK                                                  0xff
#define HWIO_GCC_CODEC_DIGCODEC_N_NOT_N_MINUS_M_SHFT                                                   0x0

#define HWIO_GCC_CODEC_DIGCODEC_D_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0ac)
#define HWIO_GCC_CODEC_DIGCODEC_D_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0ac)
#define HWIO_GCC_CODEC_DIGCODEC_D_RMSK                                                                0xff
#define HWIO_GCC_CODEC_DIGCODEC_D_IN          \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_D_ADDR, HWIO_GCC_CODEC_DIGCODEC_D_RMSK)
#define HWIO_GCC_CODEC_DIGCODEC_D_INM(m)      \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_D_ADDR, m)
#define HWIO_GCC_CODEC_DIGCODEC_D_OUT(v)      \
        out_dword(HWIO_GCC_CODEC_DIGCODEC_D_ADDR,v)
#define HWIO_GCC_CODEC_DIGCODEC_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CODEC_DIGCODEC_D_ADDR,m,v,HWIO_GCC_CODEC_DIGCODEC_D_IN)
#define HWIO_GCC_CODEC_DIGCODEC_D_NOT_2D_BMSK                                                         0xff
#define HWIO_GCC_CODEC_DIGCODEC_D_NOT_2D_SHFT                                                          0x0

#define HWIO_GCC_CODEC_DIGCODEC_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0b0)
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0b0)
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_RMSK                                                       0x80000003
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_CBCR_ADDR, HWIO_GCC_CODEC_DIGCODEC_CBCR_RMSK)
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CODEC_DIGCODEC_CBCR_ADDR, m)
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CODEC_DIGCODEC_CBCR_ADDR,v)
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CODEC_DIGCODEC_CBCR_ADDR,m,v,HWIO_GCC_CODEC_DIGCODEC_CBCR_IN)
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CODEC_DIGCODEC_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c084)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c084)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_RMSK                                           0x800000f3
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_OFF_BMSK                                  0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_OFF_SHFT                                        0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_D_BMSK                                         0x80
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_D_SHFT                                          0x7
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_N_BMSK                                         0x40
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_N_SHFT                                          0x6
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_M_BMSK                                         0x20
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_M_SHFT                                          0x5
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                  0x10
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                   0x4
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_EN_BMSK                                          0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_ROOT_EN_SHFT                                          0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_UPDATE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CMD_RCGR_UPDATE_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c088)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_OFFS                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c088)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_RMSK                                               0x371f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_MODE_BMSK                                          0x3000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_MODE_SHFT                                             0xc
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_SEL_BMSK                                        0x700
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_SEL_SHFT                                          0x8
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_DIV_BMSK                                         0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CFG_RCGR_SRC_DIV_SHFT                                          0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c08c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c08c)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_M_BMSK                                                      0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_M_M_SHFT                                                       0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c090)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c090)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_NOT_N_MINUS_M_BMSK                                          0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_N_NOT_N_MINUS_M_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c094)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c094)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_RMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_NOT_2D_BMSK                                                 0xff
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_D_NOT_2D_SHFT                                                  0x0

#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c098)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c098)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_RMSK                                               0x80000003
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR, HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_HW_CTL_BMSK                                               0x2
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_HW_CTL_SHFT                                               0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_ULTAUDIO_LPAIF_AUX_I2S_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0f0)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0f0)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_RMSK                                             0x800000f3
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ROOT_OFF_BMSK                                    0x80000000
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ROOT_OFF_SHFT                                          0x1f
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_D_BMSK                                           0x80
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_D_SHFT                                            0x7
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_N_BMSK                                           0x40
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_N_SHFT                                            0x6
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_M_BMSK                                           0x20
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_M_SHFT                                            0x5
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                    0x10
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                     0x4
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ROOT_EN_BMSK                                            0x2
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_ROOT_EN_SHFT                                            0x1
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_UPDATE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CMD_RCGR_UPDATE_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0f4)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_OFFS                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0f4)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_RMSK                                                 0x371f
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_MODE_BMSK                                            0x3000
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_MODE_SHFT                                               0xc
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_SRC_SEL_BMSK                                          0x700
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_SRC_SEL_SHFT                                            0x8
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_SRC_DIV_BMSK                                           0x1f
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CFG_RCGR_SRC_DIV_SHFT                                            0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0f8)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0f8)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_ADDR, HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_RMSK)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_M_BMSK                                                        0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_M_M_SHFT                                                         0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0fc)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0fc)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_ADDR, HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_RMSK)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_NOT_N_MINUS_M_BMSK                                            0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_N_NOT_N_MINUS_M_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c100)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c100)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_RMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_ADDR, HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_RMSK)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_NOT_2D_BMSK                                                   0xff
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_D_NOT_2D_SHFT                                                    0x0

#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c104)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c104)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_RMSK                                                 0x80000003
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_ADDR, HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_HW_CTL_BMSK                                                 0x2
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_HW_CTL_SHFT                                                 0x1
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_ULTAUDIO_PCM_DATA_OE_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0d8)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0d8)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_RMSK                                               0x800000f3
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ADDR, HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ROOT_OFF_BMSK                                      0x80000000
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ROOT_OFF_SHFT                                            0x1f
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_D_BMSK                                             0x80
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_D_SHFT                                              0x7
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_N_BMSK                                             0x40
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_N_SHFT                                              0x6
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_M_BMSK                                             0x20
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_M_SHFT                                              0x5
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                      0x10
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                       0x4
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ROOT_EN_BMSK                                              0x2
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_ROOT_EN_SHFT                                              0x1
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_UPDATE_BMSK                                               0x1
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CMD_RCGR_UPDATE_SHFT                                               0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0dc)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_OFFS                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0dc)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_RMSK                                                   0x371f
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_ADDR, HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_RMSK)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_MODE_BMSK                                              0x3000
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_MODE_SHFT                                                 0xc
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_SRC_SEL_BMSK                                            0x700
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_SRC_SEL_SHFT                                              0x8
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_SRC_DIV_BMSK                                             0x1f
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CFG_RCGR_SRC_DIV_SHFT                                              0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0e0)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0e0)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_RMSK                                                            0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_ADDR, HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_RMSK)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_M_BMSK                                                          0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_M_M_SHFT                                                           0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0e4)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0e4)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_RMSK                                                            0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_ADDR, HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_RMSK)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_NOT_N_MINUS_M_BMSK                                              0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_N_NOT_N_MINUS_M_SHFT                                               0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0e8)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0e8)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_RMSK                                                            0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_ADDR, HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_RMSK)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_NOT_2D_BMSK                                                     0xff
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_D_NOT_2D_SHFT                                                      0x0

#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0ec)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0ec)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_RMSK                                                   0x80000003
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_ADDR, HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_RMSK)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_ADDR, m)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_ADDR,v)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_ADDR,m,v,HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_IN)
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_HW_CTL_BMSK                                                   0x2
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_HW_CTL_SHFT                                                   0x1
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_ULTAUDIO_EXT_MCLK2_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c0b8)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0001c0b8)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_RMSK                                                              0x1
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_IN          \
        in_dword_masked(HWIO_GCC_AUDIO_REF_CLOCK_SEL_ADDR, HWIO_GCC_AUDIO_REF_CLOCK_SEL_RMSK)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_INM(m)      \
        in_dword_masked(HWIO_GCC_AUDIO_REF_CLOCK_SEL_ADDR, m)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_OUT(v)      \
        out_dword(HWIO_GCC_AUDIO_REF_CLOCK_SEL_ADDR,v)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AUDIO_REF_CLOCK_SEL_ADDR,m,v,HWIO_GCC_AUDIO_REF_CLOCK_SEL_IN)
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_REF_CLK_SEL_BMSK                                                  0x1
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_REF_CLK_SEL_SHFT                                                  0x0
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_REF_CLK_SEL_XO_SEL_FVAL                                           0x0
#define HWIO_GCC_AUDIO_REF_CLOCK_SEL_REF_CLK_SEL_EXT_MCLK_SEL_FVAL                                     0x1

/*----------------------------------------------------------------------------
 * MODULE: MSS_PERPH
 *--------------------------------------------------------------------------*/

#define MSS_PERPH_REG_BASE                                                  (MSS_TOP_BASE      + 0x00180000)
#define MSS_PERPH_REG_BASE_OFFS                                             0x00180000

#define HWIO_MSS_ENABLE_ADDR                                                (MSS_PERPH_REG_BASE      + 0x00000000)
#define HWIO_MSS_ENABLE_OFFS                                                (MSS_PERPH_REG_BASE_OFFS + 0x00000000)
#define HWIO_MSS_ENABLE_RMSK                                                0x80000001
#define HWIO_MSS_ENABLE_IN          \
        in_dword_masked(HWIO_MSS_ENABLE_ADDR, HWIO_MSS_ENABLE_RMSK)
#define HWIO_MSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_MSS_ENABLE_ADDR, m)
#define HWIO_MSS_ENABLE_OUT(v)      \
        out_dword(HWIO_MSS_ENABLE_ADDR,v)
#define HWIO_MSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_ENABLE_ADDR,m,v,HWIO_MSS_ENABLE_IN)
#define HWIO_MSS_ENABLE_MODEM_ARES_IN_BMSK                                  0x80000000
#define HWIO_MSS_ENABLE_MODEM_ARES_IN_SHFT                                        0x1f
#define HWIO_MSS_ENABLE_MODEM_BMSK                                                 0x1
#define HWIO_MSS_ENABLE_MODEM_SHFT                                                 0x0
#define HWIO_MSS_ENABLE_MODEM_NOT_ENABLED_FVAL                                     0x0
#define HWIO_MSS_ENABLE_MODEM_ENABLE_FVAL                                          0x1

#define HWIO_MSS_CLAMP_MEM_ADDR                                             (MSS_PERPH_REG_BASE      + 0x00000004)
#define HWIO_MSS_CLAMP_MEM_OFFS                                             (MSS_PERPH_REG_BASE_OFFS + 0x00000004)
#define HWIO_MSS_CLAMP_MEM_RMSK                                                    0x7
#define HWIO_MSS_CLAMP_MEM_IN          \
        in_dword_masked(HWIO_MSS_CLAMP_MEM_ADDR, HWIO_MSS_CLAMP_MEM_RMSK)
#define HWIO_MSS_CLAMP_MEM_INM(m)      \
        in_dword_masked(HWIO_MSS_CLAMP_MEM_ADDR, m)
#define HWIO_MSS_CLAMP_MEM_OUT(v)      \
        out_dword(HWIO_MSS_CLAMP_MEM_ADDR,v)
#define HWIO_MSS_CLAMP_MEM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CLAMP_MEM_ADDR,m,v,HWIO_MSS_CLAMP_MEM_IN)
#define HWIO_MSS_CLAMP_MEM_SPARE_BMSK                                              0x4
#define HWIO_MSS_CLAMP_MEM_SPARE_SHFT                                              0x2
#define HWIO_MSS_CLAMP_MEM_UNCLAMP_ALL_BMSK                                        0x2
#define HWIO_MSS_CLAMP_MEM_UNCLAMP_ALL_SHFT                                        0x1
#define HWIO_MSS_CLAMP_MEM_UNCLAMP_ALL_CLAMP_ALL_FVAL                              0x0
#define HWIO_MSS_CLAMP_MEM_UNCLAMP_ALL_UNCLAMP_ALL_FVAL                            0x1
#define HWIO_MSS_CLAMP_MEM_HM_CLAMP_BMSK                                           0x1
#define HWIO_MSS_CLAMP_MEM_HM_CLAMP_SHFT                                           0x0
#define HWIO_MSS_CLAMP_MEM_HM_CLAMP_OFF_FVAL                                       0x0
#define HWIO_MSS_CLAMP_MEM_HM_CLAMP_ON_FVAL                                        0x1

#define HWIO_MSS_CLAMP_IO_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00000008)
#define HWIO_MSS_CLAMP_IO_OFFS                                              (MSS_PERPH_REG_BASE_OFFS + 0x00000008)
#define HWIO_MSS_CLAMP_IO_RMSK                                                    0xff
#define HWIO_MSS_CLAMP_IO_IN          \
        in_dword_masked(HWIO_MSS_CLAMP_IO_ADDR, HWIO_MSS_CLAMP_IO_RMSK)
#define HWIO_MSS_CLAMP_IO_INM(m)      \
        in_dword_masked(HWIO_MSS_CLAMP_IO_ADDR, m)
#define HWIO_MSS_CLAMP_IO_OUT(v)      \
        out_dword(HWIO_MSS_CLAMP_IO_ADDR,v)
#define HWIO_MSS_CLAMP_IO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CLAMP_IO_ADDR,m,v,HWIO_MSS_CLAMP_IO_IN)
#define HWIO_MSS_CLAMP_IO_SPARE_7_BMSK                                            0x80
#define HWIO_MSS_CLAMP_IO_SPARE_7_SHFT                                             0x7
#define HWIO_MSS_CLAMP_IO_UNCLAMP_ALL_BMSK                                        0x40
#define HWIO_MSS_CLAMP_IO_UNCLAMP_ALL_SHFT                                         0x6
#define HWIO_MSS_CLAMP_IO_UNCLAMP_ALL_CLAMP_ALL_FVAL                               0x0
#define HWIO_MSS_CLAMP_IO_UNCLAMP_ALL_UNCLAMP_ALL_FVAL                             0x1
#define HWIO_MSS_CLAMP_IO_SPARE_5_BMSK                                            0x20
#define HWIO_MSS_CLAMP_IO_SPARE_5_SHFT                                             0x5
#define HWIO_MSS_CLAMP_IO_BBRX_ADC_BMSK                                           0x10
#define HWIO_MSS_CLAMP_IO_BBRX_ADC_SHFT                                            0x4
#define HWIO_MSS_CLAMP_IO_BBRX_ADC_OFF_FVAL                                        0x0
#define HWIO_MSS_CLAMP_IO_BBRX_ADC_ON_FVAL                                         0x1
#define HWIO_MSS_CLAMP_IO_SPARE_3_BMSK                                             0x8
#define HWIO_MSS_CLAMP_IO_SPARE_3_SHFT                                             0x3
#define HWIO_MSS_CLAMP_IO_COM_COMP_BMSK                                            0x4
#define HWIO_MSS_CLAMP_IO_COM_COMP_SHFT                                            0x2
#define HWIO_MSS_CLAMP_IO_COM_COMP_OFF_FVAL                                        0x0
#define HWIO_MSS_CLAMP_IO_COM_COMP_ON_FVAL                                         0x1
#define HWIO_MSS_CLAMP_IO_SPARE_1_BMSK                                             0x2
#define HWIO_MSS_CLAMP_IO_SPARE_1_SHFT                                             0x1
#define HWIO_MSS_CLAMP_IO_MODEM_BMSK                                               0x1
#define HWIO_MSS_CLAMP_IO_MODEM_SHFT                                               0x0
#define HWIO_MSS_CLAMP_IO_MODEM_OFF_FVAL                                           0x0
#define HWIO_MSS_CLAMP_IO_MODEM_ON_FVAL                                            0x1

#define HWIO_MSS_BUS_AHB2AHB_CFG_ADDR                                       (MSS_PERPH_REG_BASE      + 0x0000000c)
#define HWIO_MSS_BUS_AHB2AHB_CFG_OFFS                                       (MSS_PERPH_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MSS_BUS_AHB2AHB_CFG_RMSK                                              0x3
#define HWIO_MSS_BUS_AHB2AHB_CFG_IN          \
        in_dword_masked(HWIO_MSS_BUS_AHB2AHB_CFG_ADDR, HWIO_MSS_BUS_AHB2AHB_CFG_RMSK)
#define HWIO_MSS_BUS_AHB2AHB_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_AHB2AHB_CFG_ADDR, m)
#define HWIO_MSS_BUS_AHB2AHB_CFG_OUT(v)      \
        out_dword(HWIO_MSS_BUS_AHB2AHB_CFG_ADDR,v)
#define HWIO_MSS_BUS_AHB2AHB_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_AHB2AHB_CFG_ADDR,m,v,HWIO_MSS_BUS_AHB2AHB_CFG_IN)
#define HWIO_MSS_BUS_AHB2AHB_CFG_POST_EN_AHB2AHB_NAV_BMSK                          0x2
#define HWIO_MSS_BUS_AHB2AHB_CFG_POST_EN_AHB2AHB_NAV_SHFT                          0x1
#define HWIO_MSS_BUS_AHB2AHB_CFG_POST_EN_AHB2AHB_NAV_DISABLE_FVAL                  0x0
#define HWIO_MSS_BUS_AHB2AHB_CFG_POST_EN_AHB2AHB_NAV_ENABLE_FVAL                   0x1
#define HWIO_MSS_BUS_AHB2AHB_CFG_POST_EN_AHB2AHB_BMSK                              0x1
#define HWIO_MSS_BUS_AHB2AHB_CFG_POST_EN_AHB2AHB_SHFT                              0x0
#define HWIO_MSS_BUS_AHB2AHB_CFG_POST_EN_AHB2AHB_DISABLE_FVAL                      0x0
#define HWIO_MSS_BUS_AHB2AHB_CFG_POST_EN_AHB2AHB_ENABLE_FVAL                       0x1

#define HWIO_MSS_BUS_MAXI2AXI_CFG_ADDR                                      (MSS_PERPH_REG_BASE      + 0x00000010)
#define HWIO_MSS_BUS_MAXI2AXI_CFG_OFFS                                      (MSS_PERPH_REG_BASE_OFFS + 0x00000010)
#define HWIO_MSS_BUS_MAXI2AXI_CFG_RMSK                                             0xf
#define HWIO_MSS_BUS_MAXI2AXI_CFG_IN          \
        in_dword_masked(HWIO_MSS_BUS_MAXI2AXI_CFG_ADDR, HWIO_MSS_BUS_MAXI2AXI_CFG_RMSK)
#define HWIO_MSS_BUS_MAXI2AXI_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_MAXI2AXI_CFG_ADDR, m)
#define HWIO_MSS_BUS_MAXI2AXI_CFG_OUT(v)      \
        out_dword(HWIO_MSS_BUS_MAXI2AXI_CFG_ADDR,v)
#define HWIO_MSS_BUS_MAXI2AXI_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_MAXI2AXI_CFG_ADDR,m,v,HWIO_MSS_BUS_MAXI2AXI_CFG_IN)
#define HWIO_MSS_BUS_MAXI2AXI_CFG_I_AXI_NAV_AREQPRIORITY_BMSK                      0xc
#define HWIO_MSS_BUS_MAXI2AXI_CFG_I_AXI_NAV_AREQPRIORITY_SHFT                      0x2
#define HWIO_MSS_BUS_MAXI2AXI_CFG_I_AXI_CRYPTO_AREQPRIORITY_BMSK                   0x3
#define HWIO_MSS_BUS_MAXI2AXI_CFG_I_AXI_CRYPTO_AREQPRIORITY_SHFT                   0x0

#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_ADDR                                   (MSS_PERPH_REG_BASE      + 0x00000014)
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x00000014)
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_RMSK                                         0xff
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_IN          \
        in_dword_masked(HWIO_MSS_CUSTOM_MEM_ARRSTBYN_ADDR, HWIO_MSS_CUSTOM_MEM_ARRSTBYN_RMSK)
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_INM(m)      \
        in_dword_masked(HWIO_MSS_CUSTOM_MEM_ARRSTBYN_ADDR, m)
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_OUT(v)      \
        out_dword(HWIO_MSS_CUSTOM_MEM_ARRSTBYN_ADDR,v)
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CUSTOM_MEM_ARRSTBYN_ADDR,m,v,HWIO_MSS_CUSTOM_MEM_ARRSTBYN_IN)
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_CTL_BMSK                                     0xff
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_CTL_SHFT                                      0x0
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_CTL_ENABLE_ACTIVE_STANDBY_FVAL                0x0
#define HWIO_MSS_CUSTOM_MEM_ARRSTBYN_CTL_DISABLE_ACTIVE_STANDBY_FVAL               0x1

#define HWIO_MSS_ANALOG_IP_TEST_CTL_ADDR                                    (MSS_PERPH_REG_BASE      + 0x00000018)
#define HWIO_MSS_ANALOG_IP_TEST_CTL_OFFS                                    (MSS_PERPH_REG_BASE_OFFS + 0x00000018)
#define HWIO_MSS_ANALOG_IP_TEST_CTL_RMSK                                           0x3
#define HWIO_MSS_ANALOG_IP_TEST_CTL_IN          \
        in_dword_masked(HWIO_MSS_ANALOG_IP_TEST_CTL_ADDR, HWIO_MSS_ANALOG_IP_TEST_CTL_RMSK)
#define HWIO_MSS_ANALOG_IP_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_ANALOG_IP_TEST_CTL_ADDR, m)
#define HWIO_MSS_ANALOG_IP_TEST_CTL_OUT(v)      \
        out_dword(HWIO_MSS_ANALOG_IP_TEST_CTL_ADDR,v)
#define HWIO_MSS_ANALOG_IP_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_ANALOG_IP_TEST_CTL_ADDR,m,v,HWIO_MSS_ANALOG_IP_TEST_CTL_IN)
#define HWIO_MSS_ANALOG_IP_TEST_CTL_EXTERNAL_IQDATA_EN_BMSK                        0x2
#define HWIO_MSS_ANALOG_IP_TEST_CTL_EXTERNAL_IQDATA_EN_SHFT                        0x1
#define HWIO_MSS_ANALOG_IP_TEST_CTL_EXTERNAL_Y1Y2_EN_BMSK                          0x1
#define HWIO_MSS_ANALOG_IP_TEST_CTL_EXTERNAL_Y1Y2_EN_SHFT                          0x0

#define HWIO_MSS_ATB_ID_ADDR                                                (MSS_PERPH_REG_BASE      + 0x0000001c)
#define HWIO_MSS_ATB_ID_OFFS                                                (MSS_PERPH_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MSS_ATB_ID_RMSK                                                      0x7f
#define HWIO_MSS_ATB_ID_IN          \
        in_dword_masked(HWIO_MSS_ATB_ID_ADDR, HWIO_MSS_ATB_ID_RMSK)
#define HWIO_MSS_ATB_ID_INM(m)      \
        in_dword_masked(HWIO_MSS_ATB_ID_ADDR, m)
#define HWIO_MSS_ATB_ID_OUT(v)      \
        out_dword(HWIO_MSS_ATB_ID_ADDR,v)
#define HWIO_MSS_ATB_ID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_ATB_ID_ADDR,m,v,HWIO_MSS_ATB_ID_IN)
#define HWIO_MSS_ATB_ID_ATB_ID_BMSK                                               0x7f
#define HWIO_MSS_ATB_ID_ATB_ID_SHFT                                                0x0

#define HWIO_MSS_DBG_BUS_CTL_ADDR                                           (MSS_PERPH_REG_BASE      + 0x00000020)
#define HWIO_MSS_DBG_BUS_CTL_OFFS                                           (MSS_PERPH_REG_BASE_OFFS + 0x00000020)
#define HWIO_MSS_DBG_BUS_CTL_RMSK                                              0x7ffff
#define HWIO_MSS_DBG_BUS_CTL_IN          \
        in_dword_masked(HWIO_MSS_DBG_BUS_CTL_ADDR, HWIO_MSS_DBG_BUS_CTL_RMSK)
#define HWIO_MSS_DBG_BUS_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_DBG_BUS_CTL_ADDR, m)
#define HWIO_MSS_DBG_BUS_CTL_OUT(v)      \
        out_dword(HWIO_MSS_DBG_BUS_CTL_ADDR,v)
#define HWIO_MSS_DBG_BUS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_DBG_BUS_CTL_ADDR,m,v,HWIO_MSS_DBG_BUS_CTL_IN)
#define HWIO_MSS_DBG_BUS_CTL_BRIC_AXI2AXI_NAV_SEL_BMSK                         0x70000
#define HWIO_MSS_DBG_BUS_CTL_BRIC_AXI2AXI_NAV_SEL_SHFT                            0x10
#define HWIO_MSS_DBG_BUS_CTL_AHB2AXI_NAV_SEL_BMSK                               0xe000
#define HWIO_MSS_DBG_BUS_CTL_AHB2AXI_NAV_SEL_SHFT                                  0xd
#define HWIO_MSS_DBG_BUS_CTL_AHB2AHB_NAV_CONFIG_SEL_BMSK                        0x1800
#define HWIO_MSS_DBG_BUS_CTL_AHB2AHB_NAV_CONFIG_SEL_SHFT                           0xb
#define HWIO_MSS_DBG_BUS_CTL_AHB2AHB_SEL_BMSK                                    0x600
#define HWIO_MSS_DBG_BUS_CTL_AHB2AHB_SEL_SHFT                                      0x9
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_TOP_SEL_BMSK                            0x1e0
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_TOP_SEL_SHFT                              0x5
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_TOP_SEL_DEFAULT_DEBUG_BUS_TO_ALL_ZERO_FVAL        0x0
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_TOP_SEL_MSS_NC_HM_DEBUG_BUS_VDD_MSS_FVAL        0x1
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_TOP_SEL_AXI2AXI_NAV_VDD_CX_FVAL           0x2
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_TOP_SEL_AHB2AHB_NAV_CONFIG_VDD_CX_FVAL        0x3
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_TOP_SEL_Q6_DEBUG_BUS_FVAL                 0x4
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_TOP_SEL_UIM0_DEBUG_BUS_FVAL               0x5
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_TOP_SEL_UIM1_DEBUG_BUS_FVAL               0x6
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_TOP_SEL_AHB2AHB_DEBUG_BUS_FVAL            0x7
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_TOP_SEL_RESERVED_8_FVAL                   0x8
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_TOP_SEL_UIM_CONTROLLER_FVAL               0x9
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_TOP_SEL_UIM2_DEBUG_BUS_FVAL               0xa
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_NC_SEL_BMSK                              0x1c
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_NC_SEL_SHFT                               0x2
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_NC_SEL_NO_DEBUG_BUS_OUTPUT_FOR_NC_HM_VDD_MSS_FVAL        0x0
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_NC_SEL_NAV_FVAL                           0x1
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_NC_SEL_CRYPTO_FVAL                        0x2
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_NC_SEL_AXI2AXI_NAV_CE_FVAL                0x3
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_NC_SEL_RESERVED_4_FVAL                    0x4
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_NC_SEL_AHB2AXI_NAV_FVAL                   0x5
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_NC_SEL_SM_CBC_CLK_DEBUG_FVAL              0x6
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_BUS_NC_SEL_NO_DEBUG_BUS_OUTPUT_FVAL           0x7
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_GPIO_ATB_SEL_BMSK                             0x3
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_GPIO_ATB_SEL_SHFT                             0x0
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_GPIO_ATB_SEL_NO_DEBUG_BUS_OUTPUT_FVAL         0x0
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_GPIO_ATB_SEL_GPIO_DEBUG_BUS_OUTPUT_SELECTION_FVAL        0x1
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_GPIO_ATB_SEL_ATB_DEBUG_BUS_OUTPUT_SELECTION_FVAL        0x2
#define HWIO_MSS_DBG_BUS_CTL_MSS_DBG_GPIO_ATB_SEL_SAME_AS_00_FVAL                  0x3

#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_ADDR                                 (MSS_PERPH_REG_BASE      + 0x00000024)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_OFFS                                 (MSS_PERPH_REG_BASE_OFFS + 0x00000024)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_RMSK                                        0x1
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_IN          \
        in_dword_masked(HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_ADDR, HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_RMSK)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_INM(m)      \
        in_dword_masked(HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_ADDR, m)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_OUT(v)      \
        out_dword(HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_ADDR,v)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_ADDR,m,v,HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_IN)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_EN_BMSK                                     0x1
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_EN_SHFT                                     0x0
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_EN_DO_NOT_GENERATE_AN_INTERRUPT_FVAL        0x0
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_EN_EN_GENERATE_AN_INTERRUPT_FVAL               0x1

#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_ADDR                             (MSS_PERPH_REG_BASE      + 0x00000028)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_OFFS                             (MSS_PERPH_REG_BASE_OFFS + 0x00000028)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_RMSK                                    0x1
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_IN          \
        in_dword_masked(HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_ADDR, HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_RMSK)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_ADDR, m)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_STATUS_BMSK                             0x1
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_STATUS_STATUS_SHFT                             0x0

#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_CLR_ADDR                                (MSS_PERPH_REG_BASE      + 0x0000002c)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_CLR_OFFS                                (MSS_PERPH_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_CLR_RMSK                                       0x1
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_CLR_OUT(v)      \
        out_dword(HWIO_MSS_AHB_ACCESS_ERR_IRQ_CLR_ADDR,v)
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_CLR_CMD_BMSK                                   0x1
#define HWIO_MSS_AHB_ACCESS_ERR_IRQ_CLR_CMD_SHFT                                   0x0

#define HWIO_MSS_BUS_CTL_CFG_ADDR                                           (MSS_PERPH_REG_BASE      + 0x00000030)
#define HWIO_MSS_BUS_CTL_CFG_OFFS                                           (MSS_PERPH_REG_BASE_OFFS + 0x00000030)
#define HWIO_MSS_BUS_CTL_CFG_RMSK                                                  0x1
#define HWIO_MSS_BUS_CTL_CFG_IN          \
        in_dword_masked(HWIO_MSS_BUS_CTL_CFG_ADDR, HWIO_MSS_BUS_CTL_CFG_RMSK)
#define HWIO_MSS_BUS_CTL_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_CTL_CFG_ADDR, m)
#define HWIO_MSS_BUS_CTL_CFG_OUT(v)      \
        out_dword(HWIO_MSS_BUS_CTL_CFG_ADDR,v)
#define HWIO_MSS_BUS_CTL_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_CTL_CFG_ADDR,m,v,HWIO_MSS_BUS_CTL_CFG_IN)
#define HWIO_MSS_BUS_CTL_CFG_Q6_FORCE_UNBUFFERED_BMSK                              0x1
#define HWIO_MSS_BUS_CTL_CFG_Q6_FORCE_UNBUFFERED_SHFT                              0x0

#define HWIO_MSS_MSA_ADDR                                                   (MSS_PERPH_REG_BASE      + 0x00000058)
#define HWIO_MSS_MSA_OFFS                                                   (MSS_PERPH_REG_BASE_OFFS + 0x00000058)
#define HWIO_MSS_MSA_RMSK                                                          0x7
#define HWIO_MSS_MSA_IN          \
        in_dword_masked(HWIO_MSS_MSA_ADDR, HWIO_MSS_MSA_RMSK)
#define HWIO_MSS_MSA_INM(m)      \
        in_dword_masked(HWIO_MSS_MSA_ADDR, m)
#define HWIO_MSS_MSA_OUT(v)      \
        out_dword(HWIO_MSS_MSA_ADDR,v)
#define HWIO_MSS_MSA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MSA_ADDR,m,v,HWIO_MSS_MSA_IN)
#define HWIO_MSS_MSA_FORCE_Q6_MSA_BMSK                                             0x4
#define HWIO_MSS_MSA_FORCE_Q6_MSA_SHFT                                             0x2
#define HWIO_MSS_MSA_FORCE_Q6_MSA_FORCE_Q6_MSA_NO_FVAL                             0x0
#define HWIO_MSS_MSA_FORCE_Q6_MSA_FORCE_Q6_MSA_YES_FVAL                            0x1
#define HWIO_MSS_MSA_MBA_OK_BMSK                                                   0x2
#define HWIO_MSS_MSA_MBA_OK_SHFT                                                   0x1
#define HWIO_MSS_MSA_MBA_OK_MBA_OK_NO_FVAL                                         0x0
#define HWIO_MSS_MSA_MBA_OK_MBA_OK_YES_FVAL                                        0x1
#define HWIO_MSS_MSA_CONFIG_LOCK_BMSK                                              0x1
#define HWIO_MSS_MSA_CONFIG_LOCK_SHFT                                              0x0
#define HWIO_MSS_MSA_CONFIG_LOCK_CONFIG_NOT_LOCK_FVAL                              0x0
#define HWIO_MSS_MSA_CONFIG_LOCK_CONFIG_LOCK_FVAL                                  0x1

#define HWIO_MSS_HW_VERSION_ADDR                                            (MSS_PERPH_REG_BASE      + 0x0000005c)
#define HWIO_MSS_HW_VERSION_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MSS_HW_VERSION_RMSK                                            0xffffffff
#define HWIO_MSS_HW_VERSION_IN          \
        in_dword_masked(HWIO_MSS_HW_VERSION_ADDR, HWIO_MSS_HW_VERSION_RMSK)
#define HWIO_MSS_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_MSS_HW_VERSION_ADDR, m)
#define HWIO_MSS_HW_VERSION_MAJOR_BMSK                                      0xf0000000
#define HWIO_MSS_HW_VERSION_MAJOR_SHFT                                            0x1c
#define HWIO_MSS_HW_VERSION_MINOR_BMSK                                       0xfff0000
#define HWIO_MSS_HW_VERSION_MINOR_SHFT                                            0x10
#define HWIO_MSS_HW_VERSION_STEP_BMSK                                           0xffff
#define HWIO_MSS_HW_VERSION_STEP_SHFT                                              0x0

#define HWIO_MSS_MODEM_MEM_SLP_CNTL_ADDR                                    (MSS_PERPH_REG_BASE      + 0x00000060)
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_OFFS                                    (MSS_PERPH_REG_BASE_OFFS + 0x00000060)
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_RMSK                                       0x20300
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_IN          \
        in_dword_masked(HWIO_MSS_MODEM_MEM_SLP_CNTL_ADDR, HWIO_MSS_MODEM_MEM_SLP_CNTL_RMSK)
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_INM(m)      \
        in_dword_masked(HWIO_MSS_MODEM_MEM_SLP_CNTL_ADDR, m)
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_OUT(v)      \
        out_dword(HWIO_MSS_MODEM_MEM_SLP_CNTL_ADDR,v)
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MODEM_MEM_SLP_CNTL_ADDR,m,v,HWIO_MSS_MODEM_MEM_SLP_CNTL_IN)
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_MODEM_NR_SLP_NRET_N_BMSK                   0x20000
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_MODEM_NR_SLP_NRET_N_SHFT                      0x11
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_CCS_SLP_NRET_N_BMSK                          0x200
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_CCS_SLP_NRET_N_SHFT                            0x9
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_CCS_SLP_RET_N_BMSK                           0x100
#define HWIO_MSS_MODEM_MEM_SLP_CNTL_CCS_SLP_RET_N_SHFT                             0x8

#define HWIO_MSS_CLOCK_SPDM_MON_ADDR                                        (MSS_PERPH_REG_BASE      + 0x00000064)
#define HWIO_MSS_CLOCK_SPDM_MON_OFFS                                        (MSS_PERPH_REG_BASE_OFFS + 0x00000064)
#define HWIO_MSS_CLOCK_SPDM_MON_RMSK                                               0x3
#define HWIO_MSS_CLOCK_SPDM_MON_IN          \
        in_dword_masked(HWIO_MSS_CLOCK_SPDM_MON_ADDR, HWIO_MSS_CLOCK_SPDM_MON_RMSK)
#define HWIO_MSS_CLOCK_SPDM_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_CLOCK_SPDM_MON_ADDR, m)
#define HWIO_MSS_CLOCK_SPDM_MON_OUT(v)      \
        out_dword(HWIO_MSS_CLOCK_SPDM_MON_ADDR,v)
#define HWIO_MSS_CLOCK_SPDM_MON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CLOCK_SPDM_MON_ADDR,m,v,HWIO_MSS_CLOCK_SPDM_MON_IN)
#define HWIO_MSS_CLOCK_SPDM_MON_Q6_MON_CLKEN_BMSK                                  0x2
#define HWIO_MSS_CLOCK_SPDM_MON_Q6_MON_CLKEN_SHFT                                  0x1
#define HWIO_MSS_CLOCK_SPDM_MON_BUS_MON_CLKEN_BMSK                                 0x1
#define HWIO_MSS_CLOCK_SPDM_MON_BUS_MON_CLKEN_SHFT                                 0x0

#define HWIO_MSS_BBRX0_MUX_SEL_ADDR                                         (MSS_PERPH_REG_BASE      + 0x00000068)
#define HWIO_MSS_BBRX0_MUX_SEL_OFFS                                         (MSS_PERPH_REG_BASE_OFFS + 0x00000068)
#define HWIO_MSS_BBRX0_MUX_SEL_RMSK                                                0x3
#define HWIO_MSS_BBRX0_MUX_SEL_IN          \
        in_dword_masked(HWIO_MSS_BBRX0_MUX_SEL_ADDR, HWIO_MSS_BBRX0_MUX_SEL_RMSK)
#define HWIO_MSS_BBRX0_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_MSS_BBRX0_MUX_SEL_ADDR, m)
#define HWIO_MSS_BBRX0_MUX_SEL_OUT(v)      \
        out_dword(HWIO_MSS_BBRX0_MUX_SEL_ADDR,v)
#define HWIO_MSS_BBRX0_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BBRX0_MUX_SEL_ADDR,m,v,HWIO_MSS_BBRX0_MUX_SEL_IN)
#define HWIO_MSS_BBRX0_MUX_SEL_SECOND_MUX_SEL_BMSK                                 0x2
#define HWIO_MSS_BBRX0_MUX_SEL_SECOND_MUX_SEL_SHFT                                 0x1
#define HWIO_MSS_BBRX0_MUX_SEL_FIRST_MUX_SEL_BMSK                                  0x1
#define HWIO_MSS_BBRX0_MUX_SEL_FIRST_MUX_SEL_SHFT                                  0x0

#define HWIO_MSS_BBRX1_MUX_SEL_ADDR                                         (MSS_PERPH_REG_BASE      + 0x0000006c)
#define HWIO_MSS_BBRX1_MUX_SEL_OFFS                                         (MSS_PERPH_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MSS_BBRX1_MUX_SEL_RMSK                                                0x3
#define HWIO_MSS_BBRX1_MUX_SEL_IN          \
        in_dword_masked(HWIO_MSS_BBRX1_MUX_SEL_ADDR, HWIO_MSS_BBRX1_MUX_SEL_RMSK)
#define HWIO_MSS_BBRX1_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_MSS_BBRX1_MUX_SEL_ADDR, m)
#define HWIO_MSS_BBRX1_MUX_SEL_OUT(v)      \
        out_dword(HWIO_MSS_BBRX1_MUX_SEL_ADDR,v)
#define HWIO_MSS_BBRX1_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BBRX1_MUX_SEL_ADDR,m,v,HWIO_MSS_BBRX1_MUX_SEL_IN)
#define HWIO_MSS_BBRX1_MUX_SEL_SECOND_MUX_SEL_BMSK                                 0x2
#define HWIO_MSS_BBRX1_MUX_SEL_SECOND_MUX_SEL_SHFT                                 0x1
#define HWIO_MSS_BBRX1_MUX_SEL_FIRST_MUX_SEL_BMSK                                  0x1
#define HWIO_MSS_BBRX1_MUX_SEL_FIRST_MUX_SEL_SHFT                                  0x0

#define HWIO_MSS_BBRX2_MUX_SEL_ADDR                                         (MSS_PERPH_REG_BASE      + 0x00000070)
#define HWIO_MSS_BBRX2_MUX_SEL_OFFS                                         (MSS_PERPH_REG_BASE_OFFS + 0x00000070)
#define HWIO_MSS_BBRX2_MUX_SEL_RMSK                                                0x3
#define HWIO_MSS_BBRX2_MUX_SEL_IN          \
        in_dword_masked(HWIO_MSS_BBRX2_MUX_SEL_ADDR, HWIO_MSS_BBRX2_MUX_SEL_RMSK)
#define HWIO_MSS_BBRX2_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_MSS_BBRX2_MUX_SEL_ADDR, m)
#define HWIO_MSS_BBRX2_MUX_SEL_OUT(v)      \
        out_dword(HWIO_MSS_BBRX2_MUX_SEL_ADDR,v)
#define HWIO_MSS_BBRX2_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BBRX2_MUX_SEL_ADDR,m,v,HWIO_MSS_BBRX2_MUX_SEL_IN)
#define HWIO_MSS_BBRX2_MUX_SEL_SECOND_MUX_SEL_BMSK                                 0x2
#define HWIO_MSS_BBRX2_MUX_SEL_SECOND_MUX_SEL_SHFT                                 0x1
#define HWIO_MSS_BBRX2_MUX_SEL_FIRST_MUX_SEL_BMSK                                  0x1
#define HWIO_MSS_BBRX2_MUX_SEL_FIRST_MUX_SEL_SHFT                                  0x0

#define HWIO_MSS_BBRX3_MUX_SEL_ADDR                                         (MSS_PERPH_REG_BASE      + 0x00000074)
#define HWIO_MSS_BBRX3_MUX_SEL_OFFS                                         (MSS_PERPH_REG_BASE_OFFS + 0x00000074)
#define HWIO_MSS_BBRX3_MUX_SEL_RMSK                                                0x3
#define HWIO_MSS_BBRX3_MUX_SEL_IN          \
        in_dword_masked(HWIO_MSS_BBRX3_MUX_SEL_ADDR, HWIO_MSS_BBRX3_MUX_SEL_RMSK)
#define HWIO_MSS_BBRX3_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_MSS_BBRX3_MUX_SEL_ADDR, m)
#define HWIO_MSS_BBRX3_MUX_SEL_OUT(v)      \
        out_dword(HWIO_MSS_BBRX3_MUX_SEL_ADDR,v)
#define HWIO_MSS_BBRX3_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BBRX3_MUX_SEL_ADDR,m,v,HWIO_MSS_BBRX3_MUX_SEL_IN)
#define HWIO_MSS_BBRX3_MUX_SEL_SECOND_MUX_SEL_BMSK                                 0x2
#define HWIO_MSS_BBRX3_MUX_SEL_SECOND_MUX_SEL_SHFT                                 0x1
#define HWIO_MSS_BBRX3_MUX_SEL_FIRST_MUX_SEL_BMSK                                  0x1
#define HWIO_MSS_BBRX3_MUX_SEL_FIRST_MUX_SEL_SHFT                                  0x0

#define HWIO_MSS_DEBUG_CLOCK_CTL_ADDR                                       (MSS_PERPH_REG_BASE      + 0x00000078)
#define HWIO_MSS_DEBUG_CLOCK_CTL_OFFS                                       (MSS_PERPH_REG_BASE_OFFS + 0x00000078)
#define HWIO_MSS_DEBUG_CLOCK_CTL_RMSK                                             0x3f
#define HWIO_MSS_DEBUG_CLOCK_CTL_IN          \
        in_dword_masked(HWIO_MSS_DEBUG_CLOCK_CTL_ADDR, HWIO_MSS_DEBUG_CLOCK_CTL_RMSK)
#define HWIO_MSS_DEBUG_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_DEBUG_CLOCK_CTL_ADDR, m)
#define HWIO_MSS_DEBUG_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_MSS_DEBUG_CLOCK_CTL_ADDR,v)
#define HWIO_MSS_DEBUG_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_DEBUG_CLOCK_CTL_ADDR,m,v,HWIO_MSS_DEBUG_CLOCK_CTL_IN)
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_MUX_SEL_BMSK                                 0x20
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_MUX_SEL_SHFT                                  0x5
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL5_MUX_SEL_BMSK                          0x10
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL5_MUX_SEL_SHFT                           0x4
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL4_MUX_SEL_BMSK                           0x8
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL4_MUX_SEL_SHFT                           0x3
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL3_MUX_SEL_BMSK                           0x4
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL3_MUX_SEL_SHFT                           0x2
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL2_MUX_SEL_BMSK                           0x2
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL2_MUX_SEL_SHFT                           0x1
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL1_MUX_SEL_BMSK                           0x1
#define HWIO_MSS_DEBUG_CLOCK_CTL_DBG_LEVEL1_MUX_SEL_SHFT                           0x0

#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_ADDR                                (MSS_PERPH_REG_BASE      + 0x0000007c)
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_OFFS                                (MSS_PERPH_REG_BASE_OFFS + 0x0000007c)
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_RMSK                                       0x3
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_IN          \
        in_dword_masked(HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_ADDR, HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_RMSK)
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_ADDR, m)
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_OUT(v)      \
        out_dword(HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_ADDR,v)
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_ADDR,m,v,HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_IN)
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_PLLTEST_BMSK                               0x2
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_PLLTEST_SHFT                               0x1
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_EXT_CLOCK_MUX_SEL_BMSK                     0x1
#define HWIO_MSS_BBRX_EXT_CLOCK_MUX_SEL_EXT_CLOCK_MUX_SEL_SHFT                     0x0

#define HWIO_MSS_BBRX_CTL_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00000094)
#define HWIO_MSS_BBRX_CTL_OFFS                                              (MSS_PERPH_REG_BASE_OFFS + 0x00000094)
#define HWIO_MSS_BBRX_CTL_RMSK                                                     0x3
#define HWIO_MSS_BBRX_CTL_IN          \
        in_dword_masked(HWIO_MSS_BBRX_CTL_ADDR, HWIO_MSS_BBRX_CTL_RMSK)
#define HWIO_MSS_BBRX_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_BBRX_CTL_ADDR, m)
#define HWIO_MSS_BBRX_CTL_OUT(v)      \
        out_dword(HWIO_MSS_BBRX_CTL_ADDR,v)
#define HWIO_MSS_BBRX_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BBRX_CTL_ADDR,m,v,HWIO_MSS_BBRX_CTL_IN)
#define HWIO_MSS_BBRX_CTL_BBRX_HS_TEST_MUX_CTL_BMSK                                0x3
#define HWIO_MSS_BBRX_CTL_BBRX_HS_TEST_MUX_CTL_SHFT                                0x0

#define HWIO_MSS_DEBUG_CTL_ADDR                                             (MSS_PERPH_REG_BASE      + 0x00000098)
#define HWIO_MSS_DEBUG_CTL_OFFS                                             (MSS_PERPH_REG_BASE_OFFS + 0x00000098)
#define HWIO_MSS_DEBUG_CTL_RMSK                                                    0x7
#define HWIO_MSS_DEBUG_CTL_IN          \
        in_dword_masked(HWIO_MSS_DEBUG_CTL_ADDR, HWIO_MSS_DEBUG_CTL_RMSK)
#define HWIO_MSS_DEBUG_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_DEBUG_CTL_ADDR, m)
#define HWIO_MSS_DEBUG_CTL_OUT(v)      \
        out_dword(HWIO_MSS_DEBUG_CTL_ADDR,v)
#define HWIO_MSS_DEBUG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_DEBUG_CTL_ADDR,m,v,HWIO_MSS_DEBUG_CTL_IN)
#define HWIO_MSS_DEBUG_CTL_DAC_DISABLE_ON_Q6_DBG_BMSK                              0x4
#define HWIO_MSS_DEBUG_CTL_DAC_DISABLE_ON_Q6_DBG_SHFT                              0x2
#define HWIO_MSS_DEBUG_CTL_GRFC_DISABLE_Q6_DBG_BMSK                                0x2
#define HWIO_MSS_DEBUG_CTL_GRFC_DISABLE_Q6_DBG_SHFT                                0x1
#define HWIO_MSS_DEBUG_CTL_GRFC_DISABLE_Q6_WDOG_BMSK                               0x1
#define HWIO_MSS_DEBUG_CTL_GRFC_DISABLE_Q6_WDOG_SHFT                               0x0

#define HWIO_MSS_POWER_ADDR                                                 (MSS_PERPH_REG_BASE      + 0x0000009c)
#define HWIO_MSS_POWER_OFFS                                                 (MSS_PERPH_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MSS_POWER_RMSK                                                 0xffffffff
#define HWIO_MSS_POWER_IN          \
        in_dword_masked(HWIO_MSS_POWER_ADDR, HWIO_MSS_POWER_RMSK)
#define HWIO_MSS_POWER_INM(m)      \
        in_dword_masked(HWIO_MSS_POWER_ADDR, m)
#define HWIO_MSS_POWER_OUT(v)      \
        out_dword(HWIO_MSS_POWER_ADDR,v)
#define HWIO_MSS_POWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_POWER_ADDR,m,v,HWIO_MSS_POWER_IN)
#define HWIO_MSS_POWER_RESERVE_31_17_BMSK                                   0xfffe0000
#define HWIO_MSS_POWER_RESERVE_31_17_SHFT                                         0x11
#define HWIO_MSS_POWER_BHS_ON_ST_BMSK                                          0x10000
#define HWIO_MSS_POWER_BHS_ON_ST_SHFT                                             0x10
#define HWIO_MSS_POWER_RESERVE_15_1_BMSK                                        0xfffe
#define HWIO_MSS_POWER_RESERVE_15_1_SHFT                                           0x1
#define HWIO_MSS_POWER_BHS_ON_BMSK                                                 0x1
#define HWIO_MSS_POWER_BHS_ON_SHFT                                                 0x0

#define HWIO_MSS_MSA_NC_HM_ADDR                                             (MSS_PERPH_REG_BASE      + 0x000000a0)
#define HWIO_MSS_MSA_NC_HM_OFFS                                             (MSS_PERPH_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MSS_MSA_NC_HM_RMSK                                             0xffffffff
#define HWIO_MSS_MSA_NC_HM_IN          \
        in_dword_masked(HWIO_MSS_MSA_NC_HM_ADDR, HWIO_MSS_MSA_NC_HM_RMSK)
#define HWIO_MSS_MSA_NC_HM_INM(m)      \
        in_dword_masked(HWIO_MSS_MSA_NC_HM_ADDR, m)
#define HWIO_MSS_MSA_NC_HM_OUT(v)      \
        out_dword(HWIO_MSS_MSA_NC_HM_ADDR,v)
#define HWIO_MSS_MSA_NC_HM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MSA_NC_HM_ADDR,m,v,HWIO_MSS_MSA_NC_HM_IN)
#define HWIO_MSS_MSA_NC_HM_RESERVE_31_9_BMSK                                0xfffffe00
#define HWIO_MSS_MSA_NC_HM_RESERVE_31_9_SHFT                                       0x9
#define HWIO_MSS_MSA_NC_HM_NAV_BMSK                                              0x100
#define HWIO_MSS_MSA_NC_HM_NAV_SHFT                                                0x8
#define HWIO_MSS_MSA_NC_HM_RESERVE_7_4_BMSK                                       0xf0
#define HWIO_MSS_MSA_NC_HM_RESERVE_7_4_SHFT                                        0x4
#define HWIO_MSS_MSA_NC_HM_CRYPTO_BMSK                                             0xf
#define HWIO_MSS_MSA_NC_HM_CRYPTO_SHFT                                             0x0

#define HWIO_MSS_CXM_ADDR                                                   (MSS_PERPH_REG_BASE      + 0x000000a4)
#define HWIO_MSS_CXM_OFFS                                                   (MSS_PERPH_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MSS_CXM_RMSK                                                   0xffffffff
#define HWIO_MSS_CXM_IN          \
        in_dword_masked(HWIO_MSS_CXM_ADDR, HWIO_MSS_CXM_RMSK)
#define HWIO_MSS_CXM_INM(m)      \
        in_dword_masked(HWIO_MSS_CXM_ADDR, m)
#define HWIO_MSS_CXM_OUT(v)      \
        out_dword(HWIO_MSS_CXM_ADDR,v)
#define HWIO_MSS_CXM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CXM_ADDR,m,v,HWIO_MSS_CXM_IN)
#define HWIO_MSS_CXM_RESERVE_31_11_BMSK                                     0xfffff800
#define HWIO_MSS_CXM_RESERVE_31_11_SHFT                                            0xb
#define HWIO_MSS_CXM_BT_TX_ACT_LST_SUBFRM_BMSK                                   0x400
#define HWIO_MSS_CXM_BT_TX_ACT_LST_SUBFRM_SHFT                                     0xa
#define HWIO_MSS_CXM_WLAN_TX_ACT_LST_SUBFRM_BMSK                                 0x200
#define HWIO_MSS_CXM_WLAN_TX_ACT_LST_SUBFRM_SHFT                                   0x9
#define HWIO_MSS_CXM_BT_TX_S_WAN_BMSK                                            0x100
#define HWIO_MSS_CXM_BT_TX_S_WAN_SHFT                                              0x8
#define HWIO_MSS_CXM_WLAN_TX_S_WAN_BMSK                                           0x80
#define HWIO_MSS_CXM_WLAN_TX_S_WAN_SHFT                                            0x7
#define HWIO_MSS_CXM_BT_TX_REGISTERED_BMSK                                        0x40
#define HWIO_MSS_CXM_BT_TX_REGISTERED_SHFT                                         0x6
#define HWIO_MSS_CXM_WLAN_TX_REGISTERED_BMSK                                      0x20
#define HWIO_MSS_CXM_WLAN_TX_REGISTERED_SHFT                                       0x5
#define HWIO_MSS_CXM_WLAN_TX_STICKY_BMSK                                          0x10
#define HWIO_MSS_CXM_WLAN_TX_STICKY_SHFT                                           0x4
#define HWIO_MSS_CXM_WLAN_TX_STICKY_CLR_BMSK                                       0x8
#define HWIO_MSS_CXM_WLAN_TX_STICKY_CLR_SHFT                                       0x3
#define HWIO_MSS_CXM_CXM_WAKEUP_CLR_BMSK                                           0x4
#define HWIO_MSS_CXM_CXM_WAKEUP_CLR_SHFT                                           0x2
#define HWIO_MSS_CXM_BT_TX_ON_BLANKING_EN_BMSK                                     0x2
#define HWIO_MSS_CXM_BT_TX_ON_BLANKING_EN_SHFT                                     0x1
#define HWIO_MSS_CXM_WLAN_TX_ON_BLANKING_EN_BMSK                                   0x1
#define HWIO_MSS_CXM_WLAN_TX_ON_BLANKING_EN_SHFT                                   0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_00_ADDR                                   (MSS_PERPH_REG_BASE      + 0x00000400)
#define HWIO_MSS_RELAY_MSG_SHADOW_00_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x00000400)
#define HWIO_MSS_RELAY_MSG_SHADOW_00_RMSK                                   0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_00_IN          \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_00_ADDR, HWIO_MSS_RELAY_MSG_SHADOW_00_RMSK)
#define HWIO_MSS_RELAY_MSG_SHADOW_00_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_00_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_00_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_00_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_00_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_00_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_00_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_00_RELAY_MSG_SHADOW_DATA_00_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_00_RELAY_MSG_SHADOW_DATA_00_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_01_ADDR                                   (MSS_PERPH_REG_BASE      + 0x00000404)
#define HWIO_MSS_RELAY_MSG_SHADOW_01_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x00000404)
#define HWIO_MSS_RELAY_MSG_SHADOW_01_RMSK                                   0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_01_IN          \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_01_ADDR, HWIO_MSS_RELAY_MSG_SHADOW_01_RMSK)
#define HWIO_MSS_RELAY_MSG_SHADOW_01_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_01_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_01_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_01_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_01_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_01_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_01_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_01_RELAY_MSG_SHADOW_DATA_01_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_01_RELAY_MSG_SHADOW_DATA_01_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_02_ADDR                                   (MSS_PERPH_REG_BASE      + 0x00000408)
#define HWIO_MSS_RELAY_MSG_SHADOW_02_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x00000408)
#define HWIO_MSS_RELAY_MSG_SHADOW_02_RMSK                                   0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_02_IN          \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_02_ADDR, HWIO_MSS_RELAY_MSG_SHADOW_02_RMSK)
#define HWIO_MSS_RELAY_MSG_SHADOW_02_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_02_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_02_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_02_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_02_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_02_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_02_RELAY_MSG_SHADOW_DATA_02_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_02_RELAY_MSG_SHADOW_DATA_02_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_03_ADDR                                   (MSS_PERPH_REG_BASE      + 0x0000040c)
#define HWIO_MSS_RELAY_MSG_SHADOW_03_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x0000040c)
#define HWIO_MSS_RELAY_MSG_SHADOW_03_RMSK                                   0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_03_IN          \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_03_ADDR, HWIO_MSS_RELAY_MSG_SHADOW_03_RMSK)
#define HWIO_MSS_RELAY_MSG_SHADOW_03_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_03_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_03_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_03_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_03_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_03_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_03_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_03_RELAY_MSG_SHADOW_DATA_03_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_03_RELAY_MSG_SHADOW_DATA_03_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_04_ADDR                                   (MSS_PERPH_REG_BASE      + 0x00000410)
#define HWIO_MSS_RELAY_MSG_SHADOW_04_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x00000410)
#define HWIO_MSS_RELAY_MSG_SHADOW_04_RMSK                                   0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_04_IN          \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_04_ADDR, HWIO_MSS_RELAY_MSG_SHADOW_04_RMSK)
#define HWIO_MSS_RELAY_MSG_SHADOW_04_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_04_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_04_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_04_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_04_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_04_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_04_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_04_RELAY_MSG_SHADOW_DATA_04_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_04_RELAY_MSG_SHADOW_DATA_04_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_05_ADDR                                   (MSS_PERPH_REG_BASE      + 0x00000414)
#define HWIO_MSS_RELAY_MSG_SHADOW_05_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x00000414)
#define HWIO_MSS_RELAY_MSG_SHADOW_05_RMSK                                   0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_05_IN          \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_05_ADDR, HWIO_MSS_RELAY_MSG_SHADOW_05_RMSK)
#define HWIO_MSS_RELAY_MSG_SHADOW_05_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_05_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_05_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_05_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_05_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_05_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_05_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_05_RELAY_MSG_SHADOW_DATA_05_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_05_RELAY_MSG_SHADOW_DATA_05_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_06_ADDR                                   (MSS_PERPH_REG_BASE      + 0x00000418)
#define HWIO_MSS_RELAY_MSG_SHADOW_06_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x00000418)
#define HWIO_MSS_RELAY_MSG_SHADOW_06_RMSK                                   0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_06_IN          \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_06_ADDR, HWIO_MSS_RELAY_MSG_SHADOW_06_RMSK)
#define HWIO_MSS_RELAY_MSG_SHADOW_06_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_06_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_06_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_06_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_06_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_06_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_06_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_06_RELAY_MSG_SHADOW_DATA_06_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_06_RELAY_MSG_SHADOW_DATA_06_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_07_ADDR                                   (MSS_PERPH_REG_BASE      + 0x0000041c)
#define HWIO_MSS_RELAY_MSG_SHADOW_07_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x0000041c)
#define HWIO_MSS_RELAY_MSG_SHADOW_07_RMSK                                   0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_07_IN          \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_07_ADDR, HWIO_MSS_RELAY_MSG_SHADOW_07_RMSK)
#define HWIO_MSS_RELAY_MSG_SHADOW_07_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_07_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_07_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_07_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_07_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_07_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_07_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_07_RELAY_MSG_SHADOW_DATA_07_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_07_RELAY_MSG_SHADOW_DATA_07_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_08_ADDR                                   (MSS_PERPH_REG_BASE      + 0x00000420)
#define HWIO_MSS_RELAY_MSG_SHADOW_08_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x00000420)
#define HWIO_MSS_RELAY_MSG_SHADOW_08_RMSK                                   0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_08_IN          \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_08_ADDR, HWIO_MSS_RELAY_MSG_SHADOW_08_RMSK)
#define HWIO_MSS_RELAY_MSG_SHADOW_08_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_08_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_08_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_08_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_08_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_08_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_08_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_08_RELAY_MSG_SHADOW_DATA_08_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_08_RELAY_MSG_SHADOW_DATA_08_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_09_ADDR                                   (MSS_PERPH_REG_BASE      + 0x00000424)
#define HWIO_MSS_RELAY_MSG_SHADOW_09_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x00000424)
#define HWIO_MSS_RELAY_MSG_SHADOW_09_RMSK                                   0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_09_IN          \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_09_ADDR, HWIO_MSS_RELAY_MSG_SHADOW_09_RMSK)
#define HWIO_MSS_RELAY_MSG_SHADOW_09_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_09_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_09_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_09_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_09_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_09_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_09_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_09_RELAY_MSG_SHADOW_DATA_09_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_09_RELAY_MSG_SHADOW_DATA_09_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_10_ADDR                                   (MSS_PERPH_REG_BASE      + 0x00000428)
#define HWIO_MSS_RELAY_MSG_SHADOW_10_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x00000428)
#define HWIO_MSS_RELAY_MSG_SHADOW_10_RMSK                                   0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_10_IN          \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_10_ADDR, HWIO_MSS_RELAY_MSG_SHADOW_10_RMSK)
#define HWIO_MSS_RELAY_MSG_SHADOW_10_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_10_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_10_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_10_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_10_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_10_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_10_RELAY_MSG_SHADOW_DATA_10_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_10_RELAY_MSG_SHADOW_DATA_10_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_11_ADDR                                   (MSS_PERPH_REG_BASE      + 0x0000042c)
#define HWIO_MSS_RELAY_MSG_SHADOW_11_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x0000042c)
#define HWIO_MSS_RELAY_MSG_SHADOW_11_RMSK                                   0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_11_IN          \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_11_ADDR, HWIO_MSS_RELAY_MSG_SHADOW_11_RMSK)
#define HWIO_MSS_RELAY_MSG_SHADOW_11_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_11_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_11_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_11_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_11_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_11_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_11_RELAY_MSG_SHADOW_DATA_11_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_11_RELAY_MSG_SHADOW_DATA_11_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_12_ADDR                                   (MSS_PERPH_REG_BASE      + 0x00000430)
#define HWIO_MSS_RELAY_MSG_SHADOW_12_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x00000430)
#define HWIO_MSS_RELAY_MSG_SHADOW_12_RMSK                                   0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_12_IN          \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_12_ADDR, HWIO_MSS_RELAY_MSG_SHADOW_12_RMSK)
#define HWIO_MSS_RELAY_MSG_SHADOW_12_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_12_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_12_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_12_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_12_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_12_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_12_RELAY_MSG_SHADOW_DATA_12_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_12_RELAY_MSG_SHADOW_DATA_12_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_13_ADDR                                   (MSS_PERPH_REG_BASE      + 0x00000434)
#define HWIO_MSS_RELAY_MSG_SHADOW_13_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x00000434)
#define HWIO_MSS_RELAY_MSG_SHADOW_13_RMSK                                   0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_13_IN          \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_13_ADDR, HWIO_MSS_RELAY_MSG_SHADOW_13_RMSK)
#define HWIO_MSS_RELAY_MSG_SHADOW_13_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_13_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_13_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_13_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_13_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_13_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_13_RELAY_MSG_SHADOW_DATA_13_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_13_RELAY_MSG_SHADOW_DATA_13_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_14_ADDR                                   (MSS_PERPH_REG_BASE      + 0x00000438)
#define HWIO_MSS_RELAY_MSG_SHADOW_14_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x00000438)
#define HWIO_MSS_RELAY_MSG_SHADOW_14_RMSK                                   0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_14_IN          \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_14_ADDR, HWIO_MSS_RELAY_MSG_SHADOW_14_RMSK)
#define HWIO_MSS_RELAY_MSG_SHADOW_14_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_14_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_14_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_14_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_14_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_14_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_14_RELAY_MSG_SHADOW_DATA_14_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_14_RELAY_MSG_SHADOW_DATA_14_SHFT                 0x0

#define HWIO_MSS_RELAY_MSG_SHADOW_15_ADDR                                   (MSS_PERPH_REG_BASE      + 0x0000043c)
#define HWIO_MSS_RELAY_MSG_SHADOW_15_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x0000043c)
#define HWIO_MSS_RELAY_MSG_SHADOW_15_RMSK                                   0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_15_IN          \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_15_ADDR, HWIO_MSS_RELAY_MSG_SHADOW_15_RMSK)
#define HWIO_MSS_RELAY_MSG_SHADOW_15_INM(m)      \
        in_dword_masked(HWIO_MSS_RELAY_MSG_SHADOW_15_ADDR, m)
#define HWIO_MSS_RELAY_MSG_SHADOW_15_OUT(v)      \
        out_dword(HWIO_MSS_RELAY_MSG_SHADOW_15_ADDR,v)
#define HWIO_MSS_RELAY_MSG_SHADOW_15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RELAY_MSG_SHADOW_15_ADDR,m,v,HWIO_MSS_RELAY_MSG_SHADOW_15_IN)
#define HWIO_MSS_RELAY_MSG_SHADOW_15_RELAY_MSG_SHADOW_DATA_15_BMSK          0xffffffff
#define HWIO_MSS_RELAY_MSG_SHADOW_15_RELAY_MSG_SHADOW_DATA_15_SHFT                 0x0

#define HWIO_MSS_MPLL1_MODE_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001020)
#define HWIO_MSS_MPLL1_MODE_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x00001020)
#define HWIO_MSS_MPLL1_MODE_RMSK                                              0x3fffff
#define HWIO_MSS_MPLL1_MODE_IN          \
        in_dword_masked(HWIO_MSS_MPLL1_MODE_ADDR, HWIO_MSS_MPLL1_MODE_RMSK)
#define HWIO_MSS_MPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_MODE_ADDR, m)
#define HWIO_MSS_MPLL1_MODE_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_MODE_ADDR,v)
#define HWIO_MSS_MPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_MODE_ADDR,m,v,HWIO_MSS_MPLL1_MODE_IN)
#define HWIO_MSS_MPLL1_MODE_RESERVE_21_4_BMSK                                 0x3ffff0
#define HWIO_MSS_MPLL1_MODE_RESERVE_21_4_SHFT                                      0x4
#define HWIO_MSS_MPLL1_MODE_PLL_PLLTEST_BMSK                                       0x8
#define HWIO_MSS_MPLL1_MODE_PLL_PLLTEST_SHFT                                       0x3
#define HWIO_MSS_MPLL1_MODE_PLL_RESET_N_BMSK                                       0x4
#define HWIO_MSS_MPLL1_MODE_PLL_RESET_N_SHFT                                       0x2
#define HWIO_MSS_MPLL1_MODE_PLL_BYPASSNL_BMSK                                      0x2
#define HWIO_MSS_MPLL1_MODE_PLL_BYPASSNL_SHFT                                      0x1
#define HWIO_MSS_MPLL1_MODE_PLL_OUTCTRL_BMSK                                       0x1
#define HWIO_MSS_MPLL1_MODE_PLL_OUTCTRL_SHFT                                       0x0

#define HWIO_MSS_MPLL1_L_VAL_ADDR                                           (MSS_PERPH_REG_BASE      + 0x00001024)
#define HWIO_MSS_MPLL1_L_VAL_OFFS                                           (MSS_PERPH_REG_BASE_OFFS + 0x00001024)
#define HWIO_MSS_MPLL1_L_VAL_RMSK                                                 0x7f
#define HWIO_MSS_MPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_MSS_MPLL1_L_VAL_ADDR, HWIO_MSS_MPLL1_L_VAL_RMSK)
#define HWIO_MSS_MPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_L_VAL_ADDR, m)
#define HWIO_MSS_MPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_L_VAL_ADDR,v)
#define HWIO_MSS_MPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_L_VAL_ADDR,m,v,HWIO_MSS_MPLL1_L_VAL_IN)
#define HWIO_MSS_MPLL1_L_VAL_PLL_L_BMSK                                           0x7f
#define HWIO_MSS_MPLL1_L_VAL_PLL_L_SHFT                                            0x0

#define HWIO_MSS_MPLL1_M_VAL_ADDR                                           (MSS_PERPH_REG_BASE      + 0x00001028)
#define HWIO_MSS_MPLL1_M_VAL_OFFS                                           (MSS_PERPH_REG_BASE_OFFS + 0x00001028)
#define HWIO_MSS_MPLL1_M_VAL_RMSK                                              0x7ffff
#define HWIO_MSS_MPLL1_M_VAL_IN          \
        in_dword_masked(HWIO_MSS_MPLL1_M_VAL_ADDR, HWIO_MSS_MPLL1_M_VAL_RMSK)
#define HWIO_MSS_MPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_M_VAL_ADDR, m)
#define HWIO_MSS_MPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_M_VAL_ADDR,v)
#define HWIO_MSS_MPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_M_VAL_ADDR,m,v,HWIO_MSS_MPLL1_M_VAL_IN)
#define HWIO_MSS_MPLL1_M_VAL_PLL_M_BMSK                                        0x7ffff
#define HWIO_MSS_MPLL1_M_VAL_PLL_M_SHFT                                            0x0

#define HWIO_MSS_MPLL1_N_VAL_ADDR                                           (MSS_PERPH_REG_BASE      + 0x0000102c)
#define HWIO_MSS_MPLL1_N_VAL_OFFS                                           (MSS_PERPH_REG_BASE_OFFS + 0x0000102c)
#define HWIO_MSS_MPLL1_N_VAL_RMSK                                              0x7ffff
#define HWIO_MSS_MPLL1_N_VAL_IN          \
        in_dword_masked(HWIO_MSS_MPLL1_N_VAL_ADDR, HWIO_MSS_MPLL1_N_VAL_RMSK)
#define HWIO_MSS_MPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_N_VAL_ADDR, m)
#define HWIO_MSS_MPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_N_VAL_ADDR,v)
#define HWIO_MSS_MPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_N_VAL_ADDR,m,v,HWIO_MSS_MPLL1_N_VAL_IN)
#define HWIO_MSS_MPLL1_N_VAL_PLL_N_BMSK                                        0x7ffff
#define HWIO_MSS_MPLL1_N_VAL_PLL_N_SHFT                                            0x0

#define HWIO_MSS_MPLL1_USER_CTL_ADDR                                        (MSS_PERPH_REG_BASE      + 0x00001030)
#define HWIO_MSS_MPLL1_USER_CTL_OFFS                                        (MSS_PERPH_REG_BASE_OFFS + 0x00001030)
#define HWIO_MSS_MPLL1_USER_CTL_RMSK                                        0xffffffff
#define HWIO_MSS_MPLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_MSS_MPLL1_USER_CTL_ADDR, HWIO_MSS_MPLL1_USER_CTL_RMSK)
#define HWIO_MSS_MPLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_USER_CTL_ADDR, m)
#define HWIO_MSS_MPLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_USER_CTL_ADDR,v)
#define HWIO_MSS_MPLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_USER_CTL_ADDR,m,v,HWIO_MSS_MPLL1_USER_CTL_IN)
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_31_30_BMSK                     0xc0000000
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_31_30_SHFT                           0x1e
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_29_28_BMSK                     0x30000000
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_29_28_SHFT                           0x1c
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_27_25_BMSK                      0xe000000
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_27_25_SHFT                           0x19
#define HWIO_MSS_MPLL1_USER_CTL_MN_EN_BMSK                                   0x1000000
#define HWIO_MSS_MPLL1_USER_CTL_MN_EN_SHFT                                        0x18
#define HWIO_MSS_MPLL1_USER_CTL_MN_EN_DISABLE_FVAL                                 0x0
#define HWIO_MSS_MPLL1_USER_CTL_MN_EN_ENABLE_FVAL                                  0x1
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_23_13_BMSK                       0xffe000
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_23_13_SHFT                            0xd
#define HWIO_MSS_MPLL1_USER_CTL_PREDIV2_EN_BMSK                                 0x1000
#define HWIO_MSS_MPLL1_USER_CTL_PREDIV2_EN_SHFT                                    0xc
#define HWIO_MSS_MPLL1_USER_CTL_PREDIV2_EN_DIVIDE_BY_1_FVAL                        0x0
#define HWIO_MSS_MPLL1_USER_CTL_PREDIV2_EN_DIVIDE_BY_2_FVAL                        0x1
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_11_10_BMSK                          0xc00
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BITS_11_10_SHFT                            0xa
#define HWIO_MSS_MPLL1_USER_CTL_POSTDIV_CTL_BMSK                                 0x300
#define HWIO_MSS_MPLL1_USER_CTL_POSTDIV_CTL_SHFT                                   0x8
#define HWIO_MSS_MPLL1_USER_CTL_POSTDIV_CTL_DIVIDE_BY_1_FVAL                       0x0
#define HWIO_MSS_MPLL1_USER_CTL_POSTDIV_CTL_DIVIDE_BY_2_FVAL                       0x1
#define HWIO_MSS_MPLL1_USER_CTL_POSTDIV_CTL_INVALID_FVAL                           0x2
#define HWIO_MSS_MPLL1_USER_CTL_POSTDIV_CTL_DIVIDE_BY_4_FVAL                       0x3
#define HWIO_MSS_MPLL1_USER_CTL_INV_OUTPUT_BMSK                                   0x80
#define HWIO_MSS_MPLL1_USER_CTL_INV_OUTPUT_SHFT                                    0x7
#define HWIO_MSS_MPLL1_USER_CTL_INV_OUTPUT_DO_NOT_INVERT_OUTPUT_FVAL               0x0
#define HWIO_MSS_MPLL1_USER_CTL_INV_OUTPUT_INVERT_OUTPUT_FVAL                      0x1
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BIT_6_5_BMSK                              0x60
#define HWIO_MSS_MPLL1_USER_CTL_RESERVE_BIT_6_5_SHFT                               0x5
#define HWIO_MSS_MPLL1_USER_CTL_LVTEST_EN_BMSK                                    0x10
#define HWIO_MSS_MPLL1_USER_CTL_LVTEST_EN_SHFT                                     0x4
#define HWIO_MSS_MPLL1_USER_CTL_LVTEST_EN_DISABLED_FVAL                            0x0
#define HWIO_MSS_MPLL1_USER_CTL_LVTEST_EN_ENABLED_FVAL                             0x1
#define HWIO_MSS_MPLL1_USER_CTL_LVEARLY_EN_BMSK                                    0x8
#define HWIO_MSS_MPLL1_USER_CTL_LVEARLY_EN_SHFT                                    0x3
#define HWIO_MSS_MPLL1_USER_CTL_LVEARLY_EN_DISABLED_FVAL                           0x0
#define HWIO_MSS_MPLL1_USER_CTL_LVEARLY_EN_ENABLED_FVAL                            0x1
#define HWIO_MSS_MPLL1_USER_CTL_LVBIST_EN_BMSK                                     0x4
#define HWIO_MSS_MPLL1_USER_CTL_LVBIST_EN_SHFT                                     0x2
#define HWIO_MSS_MPLL1_USER_CTL_LVBIST_EN_DISABLED_FVAL                            0x0
#define HWIO_MSS_MPLL1_USER_CTL_LVBIST_EN_ENABLED_FVAL                             0x1
#define HWIO_MSS_MPLL1_USER_CTL_LVAUX_EN_BMSK                                      0x2
#define HWIO_MSS_MPLL1_USER_CTL_LVAUX_EN_SHFT                                      0x1
#define HWIO_MSS_MPLL1_USER_CTL_LVAUX_EN_DISABLED_FVAL                             0x0
#define HWIO_MSS_MPLL1_USER_CTL_LVAUX_EN_ENABLED_FVAL                              0x1
#define HWIO_MSS_MPLL1_USER_CTL_LVMAIN_EN_BMSK                                     0x1
#define HWIO_MSS_MPLL1_USER_CTL_LVMAIN_EN_SHFT                                     0x0
#define HWIO_MSS_MPLL1_USER_CTL_LVMAIN_EN_DISABLED_FVAL                            0x0
#define HWIO_MSS_MPLL1_USER_CTL_LVMAIN_EN_ENABLED_FVAL                             0x1

#define HWIO_MSS_MPLL1_CONFIG_CTL_ADDR                                      (MSS_PERPH_REG_BASE      + 0x00001034)
#define HWIO_MSS_MPLL1_CONFIG_CTL_OFFS                                      (MSS_PERPH_REG_BASE_OFFS + 0x00001034)
#define HWIO_MSS_MPLL1_CONFIG_CTL_RMSK                                      0xffffffff
#define HWIO_MSS_MPLL1_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_MSS_MPLL1_CONFIG_CTL_ADDR, HWIO_MSS_MPLL1_CONFIG_CTL_RMSK)
#define HWIO_MSS_MPLL1_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_CONFIG_CTL_ADDR, m)
#define HWIO_MSS_MPLL1_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_CONFIG_CTL_ADDR,v)
#define HWIO_MSS_MPLL1_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_CONFIG_CTL_ADDR,m,v,HWIO_MSS_MPLL1_CONFIG_CTL_IN)
#define HWIO_MSS_MPLL1_CONFIG_CTL_SR2_PLL_FIELDS_BMSK                       0xffffffff
#define HWIO_MSS_MPLL1_CONFIG_CTL_SR2_PLL_FIELDS_SHFT                              0x0

#define HWIO_MSS_MPLL1_TEST_CTL_ADDR                                        (MSS_PERPH_REG_BASE      + 0x00001038)
#define HWIO_MSS_MPLL1_TEST_CTL_OFFS                                        (MSS_PERPH_REG_BASE_OFFS + 0x00001038)
#define HWIO_MSS_MPLL1_TEST_CTL_RMSK                                        0xffffffff
#define HWIO_MSS_MPLL1_TEST_CTL_IN          \
        in_dword_masked(HWIO_MSS_MPLL1_TEST_CTL_ADDR, HWIO_MSS_MPLL1_TEST_CTL_RMSK)
#define HWIO_MSS_MPLL1_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_TEST_CTL_ADDR, m)
#define HWIO_MSS_MPLL1_TEST_CTL_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_TEST_CTL_ADDR,v)
#define HWIO_MSS_MPLL1_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_TEST_CTL_ADDR,m,v,HWIO_MSS_MPLL1_TEST_CTL_IN)
#define HWIO_MSS_MPLL1_TEST_CTL_RESERVE_31_10_BMSK                          0xfffffc00
#define HWIO_MSS_MPLL1_TEST_CTL_RESERVE_31_10_SHFT                                 0xa
#define HWIO_MSS_MPLL1_TEST_CTL_IEXT_SEL_BMSK                                    0x200
#define HWIO_MSS_MPLL1_TEST_CTL_IEXT_SEL_SHFT                                      0x9
#define HWIO_MSS_MPLL1_TEST_CTL_IEXT_SEL_DISABLE_FVAL                              0x0
#define HWIO_MSS_MPLL1_TEST_CTL_IEXT_SEL_ENABLE_FVAL                               0x1
#define HWIO_MSS_MPLL1_TEST_CTL_DTEST_SEL_BMSK                                   0x180
#define HWIO_MSS_MPLL1_TEST_CTL_DTEST_SEL_SHFT                                     0x7
#define HWIO_MSS_MPLL1_TEST_CTL_DTEST_SEL_PLL_FEEDFACK_DIVIDER_OUTPUT_FVAL         0x0
#define HWIO_MSS_MPLL1_TEST_CTL_DTEST_SEL_CLOCK_DETECT_SIGNAL_FVAL                 0x1
#define HWIO_MSS_MPLL1_TEST_CTL_DTEST_SEL_OVER_VOLTAGE_DETECT_SIGNAL_FVAL          0x2
#define HWIO_MSS_MPLL1_TEST_CTL_DTEST_SEL_INVALID_FVAL                             0x3
#define HWIO_MSS_MPLL1_TEST_CTL_BYP_TESTAMP_BMSK                                  0x40
#define HWIO_MSS_MPLL1_TEST_CTL_BYP_TESTAMP_SHFT                                   0x6
#define HWIO_MSS_MPLL1_TEST_CTL_BYP_TESTAMP_DO_NOT_BYPASS_ATEST_BUFFER_AMPLIFIER_FVAL        0x0
#define HWIO_MSS_MPLL1_TEST_CTL_BYP_TESTAMP_BYPASS_ATEST_BUFFER_AMPLIFIER_FVAL        0x1
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST1_SEL_BMSK                                   0x30
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST1_SEL_SHFT                                    0x4
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST1_SEL_OBSERVE_PLL_FILTER_VOLTAGE_FVAL         0x0
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST1_SEL_OBSERVE_VOLTAGE_ON_OSCILLATOR_FVAL        0x1
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST1_SEL_OVSERVE_VOLTAGE_ON_REPLICA_FVAL         0x2
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST1_SEL_RESERVED_FVAL                           0x3
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST0_SEL_BMSK                                    0xc
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST0_SEL_SHFT                                    0x2
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST0_SEL_PROVIDE_EXTERNAL_BIAS_CURRENT_TO_CHARGE_PUMP_FVAL        0x0
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST0_SEL_OBSERVE_REFERENCE_TEST_CURRENT_FVAL        0x1
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST0_SEL_OBSERVE_MIRROR_OUTPUT_TEST_CURRENT_FVAL        0x2
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST0_SEL_OBSERVE_VCO_TEST_CURRENT_FVAL           0x3
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST1_EN_BMSK                                     0x2
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST1_EN_SHFT                                     0x1
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST1_EN_DISABLE_FVAL                             0x0
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST1_EN_ENABLE_FVAL                              0x1
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST0_EN_BMSK                                     0x1
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST0_EN_SHFT                                     0x0
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST0_EN_DISABLE_FVAL                             0x0
#define HWIO_MSS_MPLL1_TEST_CTL_ATEST0_EN_ENABLE_FVAL                              0x1

#define HWIO_MSS_MPLL1_STATUS_ADDR                                          (MSS_PERPH_REG_BASE      + 0x0000103c)
#define HWIO_MSS_MPLL1_STATUS_OFFS                                          (MSS_PERPH_REG_BASE_OFFS + 0x0000103c)
#define HWIO_MSS_MPLL1_STATUS_RMSK                                             0x3ffff
#define HWIO_MSS_MPLL1_STATUS_IN          \
        in_dword_masked(HWIO_MSS_MPLL1_STATUS_ADDR, HWIO_MSS_MPLL1_STATUS_RMSK)
#define HWIO_MSS_MPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_STATUS_ADDR, m)
#define HWIO_MSS_MPLL1_STATUS_PLL_ACTIVE_FLAG_BMSK                             0x20000
#define HWIO_MSS_MPLL1_STATUS_PLL_ACTIVE_FLAG_SHFT                                0x11
#define HWIO_MSS_MPLL1_STATUS_PLL_LOCK_DET_BMSK                                0x10000
#define HWIO_MSS_MPLL1_STATUS_PLL_LOCK_DET_SHFT                                   0x10
#define HWIO_MSS_MPLL1_STATUS_PLL_D_BMSK                                        0xffff
#define HWIO_MSS_MPLL1_STATUS_PLL_D_SHFT                                           0x0

#define HWIO_MSS_UIM0_BCR_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00001060)
#define HWIO_MSS_UIM0_BCR_OFFS                                              (MSS_PERPH_REG_BASE_OFFS + 0x00001060)
#define HWIO_MSS_UIM0_BCR_RMSK                                              0x80000001
#define HWIO_MSS_UIM0_BCR_IN          \
        in_dword_masked(HWIO_MSS_UIM0_BCR_ADDR, HWIO_MSS_UIM0_BCR_RMSK)
#define HWIO_MSS_UIM0_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM0_BCR_ADDR, m)
#define HWIO_MSS_UIM0_BCR_OUT(v)      \
        out_dword(HWIO_MSS_UIM0_BCR_ADDR,v)
#define HWIO_MSS_UIM0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM0_BCR_ADDR,m,v,HWIO_MSS_UIM0_BCR_IN)
#define HWIO_MSS_UIM0_BCR_BUS_UIM0_SM_ARES_IN_BMSK                          0x80000000
#define HWIO_MSS_UIM0_BCR_BUS_UIM0_SM_ARES_IN_SHFT                                0x1f
#define HWIO_MSS_UIM0_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_MSS_UIM0_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_MSS_UIM1_BCR_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00001064)
#define HWIO_MSS_UIM1_BCR_OFFS                                              (MSS_PERPH_REG_BASE_OFFS + 0x00001064)
#define HWIO_MSS_UIM1_BCR_RMSK                                              0x80000001
#define HWIO_MSS_UIM1_BCR_IN          \
        in_dword_masked(HWIO_MSS_UIM1_BCR_ADDR, HWIO_MSS_UIM1_BCR_RMSK)
#define HWIO_MSS_UIM1_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM1_BCR_ADDR, m)
#define HWIO_MSS_UIM1_BCR_OUT(v)      \
        out_dword(HWIO_MSS_UIM1_BCR_ADDR,v)
#define HWIO_MSS_UIM1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM1_BCR_ADDR,m,v,HWIO_MSS_UIM1_BCR_IN)
#define HWIO_MSS_UIM1_BCR_BUS_UIM1_SM_ARES_IN_BMSK                          0x80000000
#define HWIO_MSS_UIM1_BCR_BUS_UIM1_SM_ARES_IN_SHFT                                0x1f
#define HWIO_MSS_UIM1_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_MSS_UIM1_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_MSS_Q6SS_BCR_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00001068)
#define HWIO_MSS_Q6SS_BCR_OFFS                                              (MSS_PERPH_REG_BASE_OFFS + 0x00001068)
#define HWIO_MSS_Q6SS_BCR_RMSK                                              0x80000001
#define HWIO_MSS_Q6SS_BCR_IN          \
        in_dword_masked(HWIO_MSS_Q6SS_BCR_ADDR, HWIO_MSS_Q6SS_BCR_RMSK)
#define HWIO_MSS_Q6SS_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_Q6SS_BCR_ADDR, m)
#define HWIO_MSS_Q6SS_BCR_OUT(v)      \
        out_dword(HWIO_MSS_Q6SS_BCR_ADDR,v)
#define HWIO_MSS_Q6SS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_Q6SS_BCR_ADDR,m,v,HWIO_MSS_Q6SS_BCR_IN)
#define HWIO_MSS_Q6SS_BCR_BUS_Q6_SM_ARES_IN_BMSK                            0x80000000
#define HWIO_MSS_Q6SS_BCR_BUS_Q6_SM_ARES_IN_SHFT                                  0x1f
#define HWIO_MSS_Q6SS_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_MSS_Q6SS_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_MSS_NAV_CE_BRIDGE_BCR_ADDR                                     (MSS_PERPH_REG_BASE      + 0x0000106c)
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_OFFS                                     (MSS_PERPH_REG_BASE_OFFS + 0x0000106c)
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_RMSK                                     0x80000001
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_IN          \
        in_dword_masked(HWIO_MSS_NAV_CE_BRIDGE_BCR_ADDR, HWIO_MSS_NAV_CE_BRIDGE_BCR_RMSK)
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_CE_BRIDGE_BCR_ADDR, m)
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_OUT(v)      \
        out_dword(HWIO_MSS_NAV_CE_BRIDGE_BCR_ADDR,v)
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_CE_BRIDGE_BCR_ADDR,m,v,HWIO_MSS_NAV_CE_BRIDGE_BCR_IN)
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_NAV_CE_BRIDGE_ARES_IN_BMSK               0x80000000
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_NAV_CE_BRIDGE_ARES_IN_SHFT                     0x1f
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_BLK_ARES_BMSK                                   0x1
#define HWIO_MSS_NAV_CE_BRIDGE_BCR_BLK_ARES_SHFT                                   0x0

#define HWIO_MSS_CRYPTO_BCR_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001070)
#define HWIO_MSS_CRYPTO_BCR_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x00001070)
#define HWIO_MSS_CRYPTO_BCR_RMSK                                            0x80000001
#define HWIO_MSS_CRYPTO_BCR_IN          \
        in_dword_masked(HWIO_MSS_CRYPTO_BCR_ADDR, HWIO_MSS_CRYPTO_BCR_RMSK)
#define HWIO_MSS_CRYPTO_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_CRYPTO_BCR_ADDR, m)
#define HWIO_MSS_CRYPTO_BCR_OUT(v)      \
        out_dword(HWIO_MSS_CRYPTO_BCR_ADDR,v)
#define HWIO_MSS_CRYPTO_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CRYPTO_BCR_ADDR,m,v,HWIO_MSS_CRYPTO_BCR_IN)
#define HWIO_MSS_CRYPTO_BCR_CRYPTO_ARES_IN_BMSK                             0x80000000
#define HWIO_MSS_CRYPTO_BCR_CRYPTO_ARES_IN_SHFT                                   0x1f
#define HWIO_MSS_CRYPTO_BCR_BLK_ARES_BMSK                                          0x1
#define HWIO_MSS_CRYPTO_BCR_BLK_ARES_SHFT                                          0x0

#define HWIO_MSS_NAV_BCR_ADDR                                               (MSS_PERPH_REG_BASE      + 0x00001074)
#define HWIO_MSS_NAV_BCR_OFFS                                               (MSS_PERPH_REG_BASE_OFFS + 0x00001074)
#define HWIO_MSS_NAV_BCR_RMSK                                               0x80000001
#define HWIO_MSS_NAV_BCR_IN          \
        in_dword_masked(HWIO_MSS_NAV_BCR_ADDR, HWIO_MSS_NAV_BCR_RMSK)
#define HWIO_MSS_NAV_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_BCR_ADDR, m)
#define HWIO_MSS_NAV_BCR_OUT(v)      \
        out_dword(HWIO_MSS_NAV_BCR_ADDR,v)
#define HWIO_MSS_NAV_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_BCR_ADDR,m,v,HWIO_MSS_NAV_BCR_IN)
#define HWIO_MSS_NAV_BCR_NAV_ARES_IN_BMSK                                   0x80000000
#define HWIO_MSS_NAV_BCR_NAV_ARES_IN_SHFT                                         0x1f
#define HWIO_MSS_NAV_BCR_BLK_ARES_BMSK                                             0x1
#define HWIO_MSS_NAV_BCR_BLK_ARES_SHFT                                             0x0

#define HWIO_MSS_UIM0_CBCR_ADDR                                             (MSS_PERPH_REG_BASE      + 0x00001078)
#define HWIO_MSS_UIM0_CBCR_OFFS                                             (MSS_PERPH_REG_BASE_OFFS + 0x00001078)
#define HWIO_MSS_UIM0_CBCR_RMSK                                             0x80000001
#define HWIO_MSS_UIM0_CBCR_IN          \
        in_dword_masked(HWIO_MSS_UIM0_CBCR_ADDR, HWIO_MSS_UIM0_CBCR_RMSK)
#define HWIO_MSS_UIM0_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM0_CBCR_ADDR, m)
#define HWIO_MSS_UIM0_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_UIM0_CBCR_ADDR,v)
#define HWIO_MSS_UIM0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM0_CBCR_ADDR,m,v,HWIO_MSS_UIM0_CBCR_IN)
#define HWIO_MSS_UIM0_CBCR_CLKOFF_BMSK                                      0x80000000
#define HWIO_MSS_UIM0_CBCR_CLKOFF_SHFT                                            0x1f
#define HWIO_MSS_UIM0_CBCR_CLKEN_BMSK                                              0x1
#define HWIO_MSS_UIM0_CBCR_CLKEN_SHFT                                              0x0

#define HWIO_MSS_UIM1_CBCR_ADDR                                             (MSS_PERPH_REG_BASE      + 0x0000107c)
#define HWIO_MSS_UIM1_CBCR_OFFS                                             (MSS_PERPH_REG_BASE_OFFS + 0x0000107c)
#define HWIO_MSS_UIM1_CBCR_RMSK                                             0x80000001
#define HWIO_MSS_UIM1_CBCR_IN          \
        in_dword_masked(HWIO_MSS_UIM1_CBCR_ADDR, HWIO_MSS_UIM1_CBCR_RMSK)
#define HWIO_MSS_UIM1_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM1_CBCR_ADDR, m)
#define HWIO_MSS_UIM1_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_UIM1_CBCR_ADDR,v)
#define HWIO_MSS_UIM1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM1_CBCR_ADDR,m,v,HWIO_MSS_UIM1_CBCR_IN)
#define HWIO_MSS_UIM1_CBCR_CLKOFF_BMSK                                      0x80000000
#define HWIO_MSS_UIM1_CBCR_CLKOFF_SHFT                                            0x1f
#define HWIO_MSS_UIM1_CBCR_CLKEN_BMSK                                              0x1
#define HWIO_MSS_UIM1_CBCR_CLKEN_SHFT                                              0x0

#define HWIO_MSS_XO_UIM0_CBCR_ADDR                                          (MSS_PERPH_REG_BASE      + 0x00001080)
#define HWIO_MSS_XO_UIM0_CBCR_OFFS                                          (MSS_PERPH_REG_BASE_OFFS + 0x00001080)
#define HWIO_MSS_XO_UIM0_CBCR_RMSK                                          0x80000001
#define HWIO_MSS_XO_UIM0_CBCR_IN          \
        in_dword_masked(HWIO_MSS_XO_UIM0_CBCR_ADDR, HWIO_MSS_XO_UIM0_CBCR_RMSK)
#define HWIO_MSS_XO_UIM0_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_XO_UIM0_CBCR_ADDR, m)
#define HWIO_MSS_XO_UIM0_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_XO_UIM0_CBCR_ADDR,v)
#define HWIO_MSS_XO_UIM0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_XO_UIM0_CBCR_ADDR,m,v,HWIO_MSS_XO_UIM0_CBCR_IN)
#define HWIO_MSS_XO_UIM0_CBCR_CLKOFF_BMSK                                   0x80000000
#define HWIO_MSS_XO_UIM0_CBCR_CLKOFF_SHFT                                         0x1f
#define HWIO_MSS_XO_UIM0_CBCR_CLKEN_BMSK                                           0x1
#define HWIO_MSS_XO_UIM0_CBCR_CLKEN_SHFT                                           0x0

#define HWIO_MSS_XO_UIM1_CBCR_ADDR                                          (MSS_PERPH_REG_BASE      + 0x00001084)
#define HWIO_MSS_XO_UIM1_CBCR_OFFS                                          (MSS_PERPH_REG_BASE_OFFS + 0x00001084)
#define HWIO_MSS_XO_UIM1_CBCR_RMSK                                          0x80000001
#define HWIO_MSS_XO_UIM1_CBCR_IN          \
        in_dword_masked(HWIO_MSS_XO_UIM1_CBCR_ADDR, HWIO_MSS_XO_UIM1_CBCR_RMSK)
#define HWIO_MSS_XO_UIM1_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_XO_UIM1_CBCR_ADDR, m)
#define HWIO_MSS_XO_UIM1_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_XO_UIM1_CBCR_ADDR,v)
#define HWIO_MSS_XO_UIM1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_XO_UIM1_CBCR_ADDR,m,v,HWIO_MSS_XO_UIM1_CBCR_IN)
#define HWIO_MSS_XO_UIM1_CBCR_CLKOFF_BMSK                                   0x80000000
#define HWIO_MSS_XO_UIM1_CBCR_CLKOFF_SHFT                                         0x1f
#define HWIO_MSS_XO_UIM1_CBCR_CLKEN_BMSK                                           0x1
#define HWIO_MSS_XO_UIM1_CBCR_CLKEN_SHFT                                           0x0

#define HWIO_MSS_XO_MODEM_CBCR_ADDR                                         (MSS_PERPH_REG_BASE      + 0x00001088)
#define HWIO_MSS_XO_MODEM_CBCR_OFFS                                         (MSS_PERPH_REG_BASE_OFFS + 0x00001088)
#define HWIO_MSS_XO_MODEM_CBCR_RMSK                                         0x80000000
#define HWIO_MSS_XO_MODEM_CBCR_IN          \
        in_dword_masked(HWIO_MSS_XO_MODEM_CBCR_ADDR, HWIO_MSS_XO_MODEM_CBCR_RMSK)
#define HWIO_MSS_XO_MODEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_XO_MODEM_CBCR_ADDR, m)
#define HWIO_MSS_XO_MODEM_CBCR_CLKOFF_BMSK                                  0x80000000
#define HWIO_MSS_XO_MODEM_CBCR_CLKOFF_SHFT                                        0x1f

#define HWIO_MSS_BUS_UIM0_CBCR_ADDR                                         (MSS_PERPH_REG_BASE      + 0x00001090)
#define HWIO_MSS_BUS_UIM0_CBCR_OFFS                                         (MSS_PERPH_REG_BASE_OFFS + 0x00001090)
#define HWIO_MSS_BUS_UIM0_CBCR_RMSK                                         0x80007ff1
#define HWIO_MSS_BUS_UIM0_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BUS_UIM0_CBCR_ADDR, HWIO_MSS_BUS_UIM0_CBCR_RMSK)
#define HWIO_MSS_BUS_UIM0_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_UIM0_CBCR_ADDR, m)
#define HWIO_MSS_BUS_UIM0_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_UIM0_CBCR_ADDR,v)
#define HWIO_MSS_BUS_UIM0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_UIM0_CBCR_ADDR,m,v,HWIO_MSS_BUS_UIM0_CBCR_IN)
#define HWIO_MSS_BUS_UIM0_CBCR_CLKOFF_BMSK                                  0x80000000
#define HWIO_MSS_BUS_UIM0_CBCR_CLKOFF_SHFT                                        0x1f
#define HWIO_MSS_BUS_UIM0_CBCR_FORCE_MEM_CORE_ON_BMSK                           0x4000
#define HWIO_MSS_BUS_UIM0_CBCR_FORCE_MEM_CORE_ON_SHFT                              0xe
#define HWIO_MSS_BUS_UIM0_CBCR_FORCE_MEM_PERIPH_ON_BMSK                         0x2000
#define HWIO_MSS_BUS_UIM0_CBCR_FORCE_MEM_PERIPH_ON_SHFT                            0xd
#define HWIO_MSS_BUS_UIM0_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                        0x1000
#define HWIO_MSS_BUS_UIM0_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                           0xc
#define HWIO_MSS_BUS_UIM0_CBCR_WAKEUP_BMSK                                       0xf00
#define HWIO_MSS_BUS_UIM0_CBCR_WAKEUP_SHFT                                         0x8
#define HWIO_MSS_BUS_UIM0_CBCR_SLEEP_BMSK                                         0xf0
#define HWIO_MSS_BUS_UIM0_CBCR_SLEEP_SHFT                                          0x4
#define HWIO_MSS_BUS_UIM0_CBCR_CLKEN_BMSK                                          0x1
#define HWIO_MSS_BUS_UIM0_CBCR_CLKEN_SHFT                                          0x0

#define HWIO_MSS_BUS_UIM1_CBCR_ADDR                                         (MSS_PERPH_REG_BASE      + 0x00001094)
#define HWIO_MSS_BUS_UIM1_CBCR_OFFS                                         (MSS_PERPH_REG_BASE_OFFS + 0x00001094)
#define HWIO_MSS_BUS_UIM1_CBCR_RMSK                                         0x80007ff1
#define HWIO_MSS_BUS_UIM1_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BUS_UIM1_CBCR_ADDR, HWIO_MSS_BUS_UIM1_CBCR_RMSK)
#define HWIO_MSS_BUS_UIM1_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_UIM1_CBCR_ADDR, m)
#define HWIO_MSS_BUS_UIM1_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_UIM1_CBCR_ADDR,v)
#define HWIO_MSS_BUS_UIM1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_UIM1_CBCR_ADDR,m,v,HWIO_MSS_BUS_UIM1_CBCR_IN)
#define HWIO_MSS_BUS_UIM1_CBCR_CLKOFF_BMSK                                  0x80000000
#define HWIO_MSS_BUS_UIM1_CBCR_CLKOFF_SHFT                                        0x1f
#define HWIO_MSS_BUS_UIM1_CBCR_FORCE_MEM_CORE_ON_BMSK                           0x4000
#define HWIO_MSS_BUS_UIM1_CBCR_FORCE_MEM_CORE_ON_SHFT                              0xe
#define HWIO_MSS_BUS_UIM1_CBCR_FORCE_MEM_PERIPH_ON_BMSK                         0x2000
#define HWIO_MSS_BUS_UIM1_CBCR_FORCE_MEM_PERIPH_ON_SHFT                            0xd
#define HWIO_MSS_BUS_UIM1_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                        0x1000
#define HWIO_MSS_BUS_UIM1_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                           0xc
#define HWIO_MSS_BUS_UIM1_CBCR_WAKEUP_BMSK                                       0xf00
#define HWIO_MSS_BUS_UIM1_CBCR_WAKEUP_SHFT                                         0x8
#define HWIO_MSS_BUS_UIM1_CBCR_SLEEP_BMSK                                         0xf0
#define HWIO_MSS_BUS_UIM1_CBCR_SLEEP_SHFT                                          0x4
#define HWIO_MSS_BUS_UIM1_CBCR_CLKEN_BMSK                                          0x1
#define HWIO_MSS_BUS_UIM1_CBCR_CLKEN_SHFT                                          0x0

#define HWIO_MSS_BUS_CSR_CBCR_ADDR                                          (MSS_PERPH_REG_BASE      + 0x00001098)
#define HWIO_MSS_BUS_CSR_CBCR_OFFS                                          (MSS_PERPH_REG_BASE_OFFS + 0x00001098)
#define HWIO_MSS_BUS_CSR_CBCR_RMSK                                          0x80000001
#define HWIO_MSS_BUS_CSR_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BUS_CSR_CBCR_ADDR, HWIO_MSS_BUS_CSR_CBCR_RMSK)
#define HWIO_MSS_BUS_CSR_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_CSR_CBCR_ADDR, m)
#define HWIO_MSS_BUS_CSR_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_CSR_CBCR_ADDR,v)
#define HWIO_MSS_BUS_CSR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_CSR_CBCR_ADDR,m,v,HWIO_MSS_BUS_CSR_CBCR_IN)
#define HWIO_MSS_BUS_CSR_CBCR_CLKOFF_BMSK                                   0x80000000
#define HWIO_MSS_BUS_CSR_CBCR_CLKOFF_SHFT                                         0x1f
#define HWIO_MSS_BUS_CSR_CBCR_CLKEN_BMSK                                           0x1
#define HWIO_MSS_BUS_CSR_CBCR_CLKEN_SHFT                                           0x0

#define HWIO_MSS_BUS_BRIDGE_CBCR_ADDR                                       (MSS_PERPH_REG_BASE      + 0x0000109c)
#define HWIO_MSS_BUS_BRIDGE_CBCR_OFFS                                       (MSS_PERPH_REG_BASE_OFFS + 0x0000109c)
#define HWIO_MSS_BUS_BRIDGE_CBCR_RMSK                                       0x80000001
#define HWIO_MSS_BUS_BRIDGE_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BUS_BRIDGE_CBCR_ADDR, HWIO_MSS_BUS_BRIDGE_CBCR_RMSK)
#define HWIO_MSS_BUS_BRIDGE_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_BRIDGE_CBCR_ADDR, m)
#define HWIO_MSS_BUS_BRIDGE_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_BRIDGE_CBCR_ADDR,v)
#define HWIO_MSS_BUS_BRIDGE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_BRIDGE_CBCR_ADDR,m,v,HWIO_MSS_BUS_BRIDGE_CBCR_IN)
#define HWIO_MSS_BUS_BRIDGE_CBCR_CLKOFF_BMSK                                0x80000000
#define HWIO_MSS_BUS_BRIDGE_CBCR_CLKOFF_SHFT                                      0x1f
#define HWIO_MSS_BUS_BRIDGE_CBCR_CLKEN_BMSK                                        0x1
#define HWIO_MSS_BUS_BRIDGE_CBCR_CLKEN_SHFT                                        0x0

#define HWIO_MSS_BUS_MODEM_CBCR_ADDR                                        (MSS_PERPH_REG_BASE      + 0x000010a0)
#define HWIO_MSS_BUS_MODEM_CBCR_OFFS                                        (MSS_PERPH_REG_BASE_OFFS + 0x000010a0)
#define HWIO_MSS_BUS_MODEM_CBCR_RMSK                                        0x80000000
#define HWIO_MSS_BUS_MODEM_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BUS_MODEM_CBCR_ADDR, HWIO_MSS_BUS_MODEM_CBCR_RMSK)
#define HWIO_MSS_BUS_MODEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_MODEM_CBCR_ADDR, m)
#define HWIO_MSS_BUS_MODEM_CBCR_CLKOFF_BMSK                                 0x80000000
#define HWIO_MSS_BUS_MODEM_CBCR_CLKOFF_SHFT                                       0x1f

#define HWIO_MSS_BUS_Q6_CBCR_ADDR                                           (MSS_PERPH_REG_BASE      + 0x000010a4)
#define HWIO_MSS_BUS_Q6_CBCR_OFFS                                           (MSS_PERPH_REG_BASE_OFFS + 0x000010a4)
#define HWIO_MSS_BUS_Q6_CBCR_RMSK                                           0x80000001
#define HWIO_MSS_BUS_Q6_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BUS_Q6_CBCR_ADDR, HWIO_MSS_BUS_Q6_CBCR_RMSK)
#define HWIO_MSS_BUS_Q6_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_Q6_CBCR_ADDR, m)
#define HWIO_MSS_BUS_Q6_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_Q6_CBCR_ADDR,v)
#define HWIO_MSS_BUS_Q6_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_Q6_CBCR_ADDR,m,v,HWIO_MSS_BUS_Q6_CBCR_IN)
#define HWIO_MSS_BUS_Q6_CBCR_CLKOFF_BMSK                                    0x80000000
#define HWIO_MSS_BUS_Q6_CBCR_CLKOFF_SHFT                                          0x1f
#define HWIO_MSS_BUS_Q6_CBCR_CLKEN_BMSK                                            0x1
#define HWIO_MSS_BUS_Q6_CBCR_CLKEN_SHFT                                            0x0

#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_ADDR                                (MSS_PERPH_REG_BASE      + 0x000010a8)
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_OFFS                                (MSS_PERPH_REG_BASE_OFFS + 0x000010a8)
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_RMSK                                0x80000001
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_ADDR, HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_RMSK)
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_ADDR, m)
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_ADDR,v)
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_ADDR,m,v,HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_IN)
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_CLKOFF_BMSK                         0x80000000
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_CLKOFF_SHFT                               0x1f
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_CLKEN_BMSK                                 0x1
#define HWIO_MSS_BUS_NAV_CE_BRIDGE_CBCR_CLKEN_SHFT                                 0x0

#define HWIO_MSS_BUS_CRYPTO_CBCR_ADDR                                       (MSS_PERPH_REG_BASE      + 0x000010ac)
#define HWIO_MSS_BUS_CRYPTO_CBCR_OFFS                                       (MSS_PERPH_REG_BASE_OFFS + 0x000010ac)
#define HWIO_MSS_BUS_CRYPTO_CBCR_RMSK                                       0x80000001
#define HWIO_MSS_BUS_CRYPTO_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BUS_CRYPTO_CBCR_ADDR, HWIO_MSS_BUS_CRYPTO_CBCR_RMSK)
#define HWIO_MSS_BUS_CRYPTO_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_CRYPTO_CBCR_ADDR, m)
#define HWIO_MSS_BUS_CRYPTO_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_CRYPTO_CBCR_ADDR,v)
#define HWIO_MSS_BUS_CRYPTO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_CRYPTO_CBCR_ADDR,m,v,HWIO_MSS_BUS_CRYPTO_CBCR_IN)
#define HWIO_MSS_BUS_CRYPTO_CBCR_CLKOFF_BMSK                                0x80000000
#define HWIO_MSS_BUS_CRYPTO_CBCR_CLKOFF_SHFT                                      0x1f
#define HWIO_MSS_BUS_CRYPTO_CBCR_CLKEN_BMSK                                        0x1
#define HWIO_MSS_BUS_CRYPTO_CBCR_CLKEN_SHFT                                        0x0

#define HWIO_MSS_BUS_NAV_CBCR_ADDR                                          (MSS_PERPH_REG_BASE      + 0x000010b0)
#define HWIO_MSS_BUS_NAV_CBCR_OFFS                                          (MSS_PERPH_REG_BASE_OFFS + 0x000010b0)
#define HWIO_MSS_BUS_NAV_CBCR_RMSK                                          0x80000001
#define HWIO_MSS_BUS_NAV_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BUS_NAV_CBCR_ADDR, HWIO_MSS_BUS_NAV_CBCR_RMSK)
#define HWIO_MSS_BUS_NAV_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_NAV_CBCR_ADDR, m)
#define HWIO_MSS_BUS_NAV_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_NAV_CBCR_ADDR,v)
#define HWIO_MSS_BUS_NAV_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_NAV_CBCR_ADDR,m,v,HWIO_MSS_BUS_NAV_CBCR_IN)
#define HWIO_MSS_BUS_NAV_CBCR_CLKOFF_BMSK                                   0x80000000
#define HWIO_MSS_BUS_NAV_CBCR_CLKOFF_SHFT                                         0x1f
#define HWIO_MSS_BUS_NAV_CBCR_CLKEN_BMSK                                           0x1
#define HWIO_MSS_BUS_NAV_CBCR_CLKEN_SHFT                                           0x0

#define HWIO_MSS_BUS_ATB_CBCR_ADDR                                          (MSS_PERPH_REG_BASE      + 0x000010b8)
#define HWIO_MSS_BUS_ATB_CBCR_OFFS                                          (MSS_PERPH_REG_BASE_OFFS + 0x000010b8)
#define HWIO_MSS_BUS_ATB_CBCR_RMSK                                          0x80000001
#define HWIO_MSS_BUS_ATB_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BUS_ATB_CBCR_ADDR, HWIO_MSS_BUS_ATB_CBCR_RMSK)
#define HWIO_MSS_BUS_ATB_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_ATB_CBCR_ADDR, m)
#define HWIO_MSS_BUS_ATB_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_ATB_CBCR_ADDR,v)
#define HWIO_MSS_BUS_ATB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_ATB_CBCR_ADDR,m,v,HWIO_MSS_BUS_ATB_CBCR_IN)
#define HWIO_MSS_BUS_ATB_CBCR_CLKOFF_BMSK                                   0x80000000
#define HWIO_MSS_BUS_ATB_CBCR_CLKOFF_SHFT                                         0x1f
#define HWIO_MSS_BUS_ATB_CBCR_CLKEN_BMSK                                           0x1
#define HWIO_MSS_BUS_ATB_CBCR_CLKEN_SHFT                                           0x0

#define HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_ADDR                              (MSS_PERPH_REG_BASE      + 0x000010c0)
#define HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_OFFS                              (MSS_PERPH_REG_BASE_OFFS + 0x000010c0)
#define HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_RMSK                              0x80000000
#define HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_ADDR, HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_RMSK)
#define HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_ADDR, m)
#define HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_CLKOFF_BMSK                       0x80000000
#define HWIO_MSS_BUS_MODEM_BRIDGE_CX_CBCR_CLKOFF_SHFT                             0x1f

#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_ADDR                                (MSS_PERPH_REG_BASE      + 0x000010c4)
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_OFFS                                (MSS_PERPH_REG_BASE_OFFS + 0x000010c4)
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_RMSK                                0x80000001
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_ADDR, HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_RMSK)
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_ADDR, m)
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_ADDR,v)
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_ADDR,m,v,HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_IN)
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_CLKOFF_BMSK                         0x80000000
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_CLKOFF_SHFT                               0x1f
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_CLKEN_BMSK                                 0x1
#define HWIO_MSS_BUS_SLAVE_TIMEOUT_CBCR_CLKEN_SHFT                                 0x0

#define HWIO_MSS_BUS_COMBODAC_COMP_CBCR_ADDR                                (MSS_PERPH_REG_BASE      + 0x000010cc)
#define HWIO_MSS_BUS_COMBODAC_COMP_CBCR_OFFS                                (MSS_PERPH_REG_BASE_OFFS + 0x000010cc)
#define HWIO_MSS_BUS_COMBODAC_COMP_CBCR_RMSK                                0x80000000
#define HWIO_MSS_BUS_COMBODAC_COMP_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BUS_COMBODAC_COMP_CBCR_ADDR, HWIO_MSS_BUS_COMBODAC_COMP_CBCR_RMSK)
#define HWIO_MSS_BUS_COMBODAC_COMP_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_COMBODAC_COMP_CBCR_ADDR, m)
#define HWIO_MSS_BUS_COMBODAC_COMP_CBCR_CLKOFF_BMSK                         0x80000000
#define HWIO_MSS_BUS_COMBODAC_COMP_CBCR_CLKOFF_SHFT                               0x1f

#define HWIO_MSS_MODEM_CFG_AHB_CBCR_ADDR                                    (MSS_PERPH_REG_BASE      + 0x000010d4)
#define HWIO_MSS_MODEM_CFG_AHB_CBCR_OFFS                                    (MSS_PERPH_REG_BASE_OFFS + 0x000010d4)
#define HWIO_MSS_MODEM_CFG_AHB_CBCR_RMSK                                    0x80000000
#define HWIO_MSS_MODEM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_MSS_MODEM_CFG_AHB_CBCR_ADDR, HWIO_MSS_MODEM_CFG_AHB_CBCR_RMSK)
#define HWIO_MSS_MODEM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_MODEM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_MSS_MODEM_CFG_AHB_CBCR_CLKOFF_BMSK                             0x80000000
#define HWIO_MSS_MODEM_CFG_AHB_CBCR_CLKOFF_SHFT                                   0x1f

#define HWIO_MSS_MODEM_SNOC_AXI_CBCR_ADDR                                   (MSS_PERPH_REG_BASE      + 0x000010d8)
#define HWIO_MSS_MODEM_SNOC_AXI_CBCR_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x000010d8)
#define HWIO_MSS_MODEM_SNOC_AXI_CBCR_RMSK                                   0x80000000
#define HWIO_MSS_MODEM_SNOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_MSS_MODEM_SNOC_AXI_CBCR_ADDR, HWIO_MSS_MODEM_SNOC_AXI_CBCR_RMSK)
#define HWIO_MSS_MODEM_SNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_MODEM_SNOC_AXI_CBCR_ADDR, m)
#define HWIO_MSS_MODEM_SNOC_AXI_CBCR_CLKOFF_BMSK                            0x80000000
#define HWIO_MSS_MODEM_SNOC_AXI_CBCR_CLKOFF_SHFT                                  0x1f

#define HWIO_MSS_NAV_SNOC_AXI_CBCR_ADDR                                     (MSS_PERPH_REG_BASE      + 0x000010dc)
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_OFFS                                     (MSS_PERPH_REG_BASE_OFFS + 0x000010dc)
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_RMSK                                     0x80000001
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_MSS_NAV_SNOC_AXI_CBCR_ADDR, HWIO_MSS_NAV_SNOC_AXI_CBCR_RMSK)
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_SNOC_AXI_CBCR_ADDR, m)
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_NAV_SNOC_AXI_CBCR_ADDR,v)
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_SNOC_AXI_CBCR_ADDR,m,v,HWIO_MSS_NAV_SNOC_AXI_CBCR_IN)
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_CLKOFF_BMSK                              0x80000000
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_CLKOFF_SHFT                                    0x1f
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_CLKEN_BMSK                                      0x1
#define HWIO_MSS_NAV_SNOC_AXI_CBCR_CLKEN_SHFT                                      0x0

#define HWIO_MSS_MPLL2_MAIN_BUS_CBCR_ADDR                                   (MSS_PERPH_REG_BASE      + 0x000010e0)
#define HWIO_MSS_MPLL2_MAIN_BUS_CBCR_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x000010e0)
#define HWIO_MSS_MPLL2_MAIN_BUS_CBCR_RMSK                                   0x80000000
#define HWIO_MSS_MPLL2_MAIN_BUS_CBCR_IN          \
        in_dword_masked(HWIO_MSS_MPLL2_MAIN_BUS_CBCR_ADDR, HWIO_MSS_MPLL2_MAIN_BUS_CBCR_RMSK)
#define HWIO_MSS_MPLL2_MAIN_BUS_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL2_MAIN_BUS_CBCR_ADDR, m)
#define HWIO_MSS_MPLL2_MAIN_BUS_CBCR_CLKOFF_BMSK                            0x80000000
#define HWIO_MSS_MPLL2_MAIN_BUS_CBCR_CLKOFF_SHFT                                  0x1f

#define HWIO_MSS_MPLL1_MAIN_CBCR_ADDR                                       (MSS_PERPH_REG_BASE      + 0x000010e8)
#define HWIO_MSS_MPLL1_MAIN_CBCR_OFFS                                       (MSS_PERPH_REG_BASE_OFFS + 0x000010e8)
#define HWIO_MSS_MPLL1_MAIN_CBCR_RMSK                                       0x80000001
#define HWIO_MSS_MPLL1_MAIN_CBCR_IN          \
        in_dword_masked(HWIO_MSS_MPLL1_MAIN_CBCR_ADDR, HWIO_MSS_MPLL1_MAIN_CBCR_RMSK)
#define HWIO_MSS_MPLL1_MAIN_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_MAIN_CBCR_ADDR, m)
#define HWIO_MSS_MPLL1_MAIN_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_MAIN_CBCR_ADDR,v)
#define HWIO_MSS_MPLL1_MAIN_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_MAIN_CBCR_ADDR,m,v,HWIO_MSS_MPLL1_MAIN_CBCR_IN)
#define HWIO_MSS_MPLL1_MAIN_CBCR_CLKOFF_BMSK                                0x80000000
#define HWIO_MSS_MPLL1_MAIN_CBCR_CLKOFF_SHFT                                      0x1f
#define HWIO_MSS_MPLL1_MAIN_CBCR_CLKEN_BMSK                                        0x1
#define HWIO_MSS_MPLL1_MAIN_CBCR_CLKEN_SHFT                                        0x0

#define HWIO_MSS_MPLL1_MAIN_BUS_CBCR_ADDR                                   (MSS_PERPH_REG_BASE      + 0x000010ec)
#define HWIO_MSS_MPLL1_MAIN_BUS_CBCR_OFFS                                   (MSS_PERPH_REG_BASE_OFFS + 0x000010ec)
#define HWIO_MSS_MPLL1_MAIN_BUS_CBCR_RMSK                                   0x80000000
#define HWIO_MSS_MPLL1_MAIN_BUS_CBCR_IN          \
        in_dword_masked(HWIO_MSS_MPLL1_MAIN_BUS_CBCR_ADDR, HWIO_MSS_MPLL1_MAIN_BUS_CBCR_RMSK)
#define HWIO_MSS_MPLL1_MAIN_BUS_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_MAIN_BUS_CBCR_ADDR, m)
#define HWIO_MSS_MPLL1_MAIN_BUS_CBCR_CLKOFF_BMSK                            0x80000000
#define HWIO_MSS_MPLL1_MAIN_BUS_CBCR_CLKOFF_SHFT                                  0x1f

#define HWIO_MSS_MPLL1_EARLY_DIV5_CBCR_ADDR                                 (MSS_PERPH_REG_BASE      + 0x000010f0)
#define HWIO_MSS_MPLL1_EARLY_DIV5_CBCR_OFFS                                 (MSS_PERPH_REG_BASE_OFFS + 0x000010f0)
#define HWIO_MSS_MPLL1_EARLY_DIV5_CBCR_RMSK                                 0x80000001
#define HWIO_MSS_MPLL1_EARLY_DIV5_CBCR_IN          \
        in_dword_masked(HWIO_MSS_MPLL1_EARLY_DIV5_CBCR_ADDR, HWIO_MSS_MPLL1_EARLY_DIV5_CBCR_RMSK)
#define HWIO_MSS_MPLL1_EARLY_DIV5_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_EARLY_DIV5_CBCR_ADDR, m)
#define HWIO_MSS_MPLL1_EARLY_DIV5_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_EARLY_DIV5_CBCR_ADDR,v)
#define HWIO_MSS_MPLL1_EARLY_DIV5_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_EARLY_DIV5_CBCR_ADDR,m,v,HWIO_MSS_MPLL1_EARLY_DIV5_CBCR_IN)
#define HWIO_MSS_MPLL1_EARLY_DIV5_CBCR_CLKOFF_BMSK                          0x80000000
#define HWIO_MSS_MPLL1_EARLY_DIV5_CBCR_CLKOFF_SHFT                                0x1f
#define HWIO_MSS_MPLL1_EARLY_DIV5_CBCR_CLKEN_BMSK                                  0x1
#define HWIO_MSS_MPLL1_EARLY_DIV5_CBCR_CLKEN_SHFT                                  0x0

#define HWIO_MSS_MPLL1_EARLY_DIV3_CBCR_ADDR                                 (MSS_PERPH_REG_BASE      + 0x000010f4)
#define HWIO_MSS_MPLL1_EARLY_DIV3_CBCR_OFFS                                 (MSS_PERPH_REG_BASE_OFFS + 0x000010f4)
#define HWIO_MSS_MPLL1_EARLY_DIV3_CBCR_RMSK                                 0x80000001
#define HWIO_MSS_MPLL1_EARLY_DIV3_CBCR_IN          \
        in_dword_masked(HWIO_MSS_MPLL1_EARLY_DIV3_CBCR_ADDR, HWIO_MSS_MPLL1_EARLY_DIV3_CBCR_RMSK)
#define HWIO_MSS_MPLL1_EARLY_DIV3_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_EARLY_DIV3_CBCR_ADDR, m)
#define HWIO_MSS_MPLL1_EARLY_DIV3_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_EARLY_DIV3_CBCR_ADDR,v)
#define HWIO_MSS_MPLL1_EARLY_DIV3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_EARLY_DIV3_CBCR_ADDR,m,v,HWIO_MSS_MPLL1_EARLY_DIV3_CBCR_IN)
#define HWIO_MSS_MPLL1_EARLY_DIV3_CBCR_CLKOFF_BMSK                          0x80000000
#define HWIO_MSS_MPLL1_EARLY_DIV3_CBCR_CLKOFF_SHFT                                0x1f
#define HWIO_MSS_MPLL1_EARLY_DIV3_CBCR_CLKEN_BMSK                                  0x1
#define HWIO_MSS_MPLL1_EARLY_DIV3_CBCR_CLKEN_SHFT                                  0x0

#define HWIO_MSS_MPLL1_OUT_EARLY_DIV3_CBCR_ADDR                             (MSS_PERPH_REG_BASE      + 0x00001100)
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV3_CBCR_OFFS                             (MSS_PERPH_REG_BASE_OFFS + 0x00001100)
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV3_CBCR_RMSK                             0x80000001
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV3_CBCR_IN          \
        in_dword_masked(HWIO_MSS_MPLL1_OUT_EARLY_DIV3_CBCR_ADDR, HWIO_MSS_MPLL1_OUT_EARLY_DIV3_CBCR_RMSK)
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV3_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_OUT_EARLY_DIV3_CBCR_ADDR, m)
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV3_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_OUT_EARLY_DIV3_CBCR_ADDR,v)
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_OUT_EARLY_DIV3_CBCR_ADDR,m,v,HWIO_MSS_MPLL1_OUT_EARLY_DIV3_CBCR_IN)
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV3_CBCR_CLKOFF_BMSK                      0x80000000
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV3_CBCR_CLKOFF_SHFT                            0x1f
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV3_CBCR_CLKEN_BMSK                              0x1
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV3_CBCR_CLKEN_SHFT                              0x0

#define HWIO_MSS_MPLL1_OUT_EARLY_DIV5_CBCR_ADDR                             (MSS_PERPH_REG_BASE      + 0x00001104)
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV5_CBCR_OFFS                             (MSS_PERPH_REG_BASE_OFFS + 0x00001104)
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV5_CBCR_RMSK                             0x80000001
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV5_CBCR_IN          \
        in_dword_masked(HWIO_MSS_MPLL1_OUT_EARLY_DIV5_CBCR_ADDR, HWIO_MSS_MPLL1_OUT_EARLY_DIV5_CBCR_RMSK)
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV5_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_MPLL1_OUT_EARLY_DIV5_CBCR_ADDR, m)
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV5_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_MPLL1_OUT_EARLY_DIV5_CBCR_ADDR,v)
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV5_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MPLL1_OUT_EARLY_DIV5_CBCR_ADDR,m,v,HWIO_MSS_MPLL1_OUT_EARLY_DIV5_CBCR_IN)
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV5_CBCR_CLKOFF_BMSK                      0x80000000
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV5_CBCR_CLKOFF_SHFT                            0x1f
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV5_CBCR_CLKEN_BMSK                              0x1
#define HWIO_MSS_MPLL1_OUT_EARLY_DIV5_CBCR_CLKEN_SHFT                              0x0

#define HWIO_MSS_BUS_CMD_RCGR_ADDR                                          (MSS_PERPH_REG_BASE      + 0x00001108)
#define HWIO_MSS_BUS_CMD_RCGR_OFFS                                          (MSS_PERPH_REG_BASE_OFFS + 0x00001108)
#define HWIO_MSS_BUS_CMD_RCGR_RMSK                                          0x80000001
#define HWIO_MSS_BUS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_MSS_BUS_CMD_RCGR_ADDR, HWIO_MSS_BUS_CMD_RCGR_RMSK)
#define HWIO_MSS_BUS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_CMD_RCGR_ADDR, m)
#define HWIO_MSS_BUS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_CMD_RCGR_ADDR,v)
#define HWIO_MSS_BUS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_CMD_RCGR_ADDR,m,v,HWIO_MSS_BUS_CMD_RCGR_IN)
#define HWIO_MSS_BUS_CMD_RCGR_ROOT_OFF_BMSK                                 0x80000000
#define HWIO_MSS_BUS_CMD_RCGR_ROOT_OFF_SHFT                                       0x1f
#define HWIO_MSS_BUS_CMD_RCGR_UPDATE_BMSK                                          0x1
#define HWIO_MSS_BUS_CMD_RCGR_UPDATE_SHFT                                          0x0

#define HWIO_MSS_BUS_CFG_RCGR_ADDR                                          (MSS_PERPH_REG_BASE      + 0x0000110c)
#define HWIO_MSS_BUS_CFG_RCGR_OFFS                                          (MSS_PERPH_REG_BASE_OFFS + 0x0000110c)
#define HWIO_MSS_BUS_CFG_RCGR_RMSK                                               0x71f
#define HWIO_MSS_BUS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_MSS_BUS_CFG_RCGR_ADDR, HWIO_MSS_BUS_CFG_RCGR_RMSK)
#define HWIO_MSS_BUS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_CFG_RCGR_ADDR, m)
#define HWIO_MSS_BUS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_CFG_RCGR_ADDR,v)
#define HWIO_MSS_BUS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_CFG_RCGR_ADDR,m,v,HWIO_MSS_BUS_CFG_RCGR_IN)
#define HWIO_MSS_BUS_CFG_RCGR_SRC_SEL_BMSK                                       0x700
#define HWIO_MSS_BUS_CFG_RCGR_SRC_SEL_SHFT                                         0x8
#define HWIO_MSS_BUS_CFG_RCGR_SRC_DIV_BMSK                                        0x1f
#define HWIO_MSS_BUS_CFG_RCGR_SRC_DIV_SHFT                                         0x0

#define HWIO_MSS_Q6_CMD_RCGR_ADDR                                           (MSS_PERPH_REG_BASE      + 0x00001110)
#define HWIO_MSS_Q6_CMD_RCGR_OFFS                                           (MSS_PERPH_REG_BASE_OFFS + 0x00001110)
#define HWIO_MSS_Q6_CMD_RCGR_RMSK                                           0x80000003
#define HWIO_MSS_Q6_CMD_RCGR_IN          \
        in_dword_masked(HWIO_MSS_Q6_CMD_RCGR_ADDR, HWIO_MSS_Q6_CMD_RCGR_RMSK)
#define HWIO_MSS_Q6_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_Q6_CMD_RCGR_ADDR, m)
#define HWIO_MSS_Q6_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_Q6_CMD_RCGR_ADDR,v)
#define HWIO_MSS_Q6_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_Q6_CMD_RCGR_ADDR,m,v,HWIO_MSS_Q6_CMD_RCGR_IN)
#define HWIO_MSS_Q6_CMD_RCGR_ROOT_OFF_BMSK                                  0x80000000
#define HWIO_MSS_Q6_CMD_RCGR_ROOT_OFF_SHFT                                        0x1f
#define HWIO_MSS_Q6_CMD_RCGR_ROOT_EN_BMSK                                          0x2
#define HWIO_MSS_Q6_CMD_RCGR_ROOT_EN_SHFT                                          0x1
#define HWIO_MSS_Q6_CMD_RCGR_UPDATE_BMSK                                           0x1
#define HWIO_MSS_Q6_CMD_RCGR_UPDATE_SHFT                                           0x0

#define HWIO_MSS_Q6_CFG_RCGR_ADDR                                           (MSS_PERPH_REG_BASE      + 0x00001114)
#define HWIO_MSS_Q6_CFG_RCGR_OFFS                                           (MSS_PERPH_REG_BASE_OFFS + 0x00001114)
#define HWIO_MSS_Q6_CFG_RCGR_RMSK                                                0x71f
#define HWIO_MSS_Q6_CFG_RCGR_IN          \
        in_dword_masked(HWIO_MSS_Q6_CFG_RCGR_ADDR, HWIO_MSS_Q6_CFG_RCGR_RMSK)
#define HWIO_MSS_Q6_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_Q6_CFG_RCGR_ADDR, m)
#define HWIO_MSS_Q6_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_Q6_CFG_RCGR_ADDR,v)
#define HWIO_MSS_Q6_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_Q6_CFG_RCGR_ADDR,m,v,HWIO_MSS_Q6_CFG_RCGR_IN)
#define HWIO_MSS_Q6_CFG_RCGR_SRC_SEL_BMSK                                        0x700
#define HWIO_MSS_Q6_CFG_RCGR_SRC_SEL_SHFT                                          0x8
#define HWIO_MSS_Q6_CFG_RCGR_SRC_DIV_BMSK                                         0x1f
#define HWIO_MSS_Q6_CFG_RCGR_SRC_DIV_SHFT                                          0x0

#define HWIO_MSS_UIM_CMD_RCGR_ADDR                                          (MSS_PERPH_REG_BASE      + 0x00001118)
#define HWIO_MSS_UIM_CMD_RCGR_OFFS                                          (MSS_PERPH_REG_BASE_OFFS + 0x00001118)
#define HWIO_MSS_UIM_CMD_RCGR_RMSK                                          0x80000003
#define HWIO_MSS_UIM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_MSS_UIM_CMD_RCGR_ADDR, HWIO_MSS_UIM_CMD_RCGR_RMSK)
#define HWIO_MSS_UIM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM_CMD_RCGR_ADDR, m)
#define HWIO_MSS_UIM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_UIM_CMD_RCGR_ADDR,v)
#define HWIO_MSS_UIM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM_CMD_RCGR_ADDR,m,v,HWIO_MSS_UIM_CMD_RCGR_IN)
#define HWIO_MSS_UIM_CMD_RCGR_ROOT_OFF_BMSK                                 0x80000000
#define HWIO_MSS_UIM_CMD_RCGR_ROOT_OFF_SHFT                                       0x1f
#define HWIO_MSS_UIM_CMD_RCGR_ROOT_EN_BMSK                                         0x2
#define HWIO_MSS_UIM_CMD_RCGR_ROOT_EN_SHFT                                         0x1
#define HWIO_MSS_UIM_CMD_RCGR_UPDATE_BMSK                                          0x1
#define HWIO_MSS_UIM_CMD_RCGR_UPDATE_SHFT                                          0x0

#define HWIO_MSS_UIM_CFG_RCGR_ADDR                                          (MSS_PERPH_REG_BASE      + 0x0000111c)
#define HWIO_MSS_UIM_CFG_RCGR_OFFS                                          (MSS_PERPH_REG_BASE_OFFS + 0x0000111c)
#define HWIO_MSS_UIM_CFG_RCGR_RMSK                                                0x1f
#define HWIO_MSS_UIM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_MSS_UIM_CFG_RCGR_ADDR, HWIO_MSS_UIM_CFG_RCGR_RMSK)
#define HWIO_MSS_UIM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM_CFG_RCGR_ADDR, m)
#define HWIO_MSS_UIM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_UIM_CFG_RCGR_ADDR,v)
#define HWIO_MSS_UIM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM_CFG_RCGR_ADDR,m,v,HWIO_MSS_UIM_CFG_RCGR_IN)
#define HWIO_MSS_UIM_CFG_RCGR_SRC_DIV_BMSK                                        0x1f
#define HWIO_MSS_UIM_CFG_RCGR_SRC_DIV_SHFT                                         0x0

#define HWIO_MSS_BBRX0_CBCR_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001120)
#define HWIO_MSS_BBRX0_CBCR_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x00001120)
#define HWIO_MSS_BBRX0_CBCR_RMSK                                            0x80000000
#define HWIO_MSS_BBRX0_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BBRX0_CBCR_ADDR, HWIO_MSS_BBRX0_CBCR_RMSK)
#define HWIO_MSS_BBRX0_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BBRX0_CBCR_ADDR, m)
#define HWIO_MSS_BBRX0_CBCR_CLKOFF_BMSK                                     0x80000000
#define HWIO_MSS_BBRX0_CBCR_CLKOFF_SHFT                                           0x1f

#define HWIO_MSS_BBRX1_CBCR_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001124)
#define HWIO_MSS_BBRX1_CBCR_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x00001124)
#define HWIO_MSS_BBRX1_CBCR_RMSK                                            0x80000000
#define HWIO_MSS_BBRX1_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BBRX1_CBCR_ADDR, HWIO_MSS_BBRX1_CBCR_RMSK)
#define HWIO_MSS_BBRX1_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BBRX1_CBCR_ADDR, m)
#define HWIO_MSS_BBRX1_CBCR_CLKOFF_BMSK                                     0x80000000
#define HWIO_MSS_BBRX1_CBCR_CLKOFF_SHFT                                           0x1f

#define HWIO_MSS_BBRX2_CBCR_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001128)
#define HWIO_MSS_BBRX2_CBCR_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x00001128)
#define HWIO_MSS_BBRX2_CBCR_RMSK                                            0x80000000
#define HWIO_MSS_BBRX2_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BBRX2_CBCR_ADDR, HWIO_MSS_BBRX2_CBCR_RMSK)
#define HWIO_MSS_BBRX2_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BBRX2_CBCR_ADDR, m)
#define HWIO_MSS_BBRX2_CBCR_CLKOFF_BMSK                                     0x80000000
#define HWIO_MSS_BBRX2_CBCR_CLKOFF_SHFT                                           0x1f

#define HWIO_MSS_BBRX3_CBCR_ADDR                                            (MSS_PERPH_REG_BASE      + 0x0000112c)
#define HWIO_MSS_BBRX3_CBCR_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x0000112c)
#define HWIO_MSS_BBRX3_CBCR_RMSK                                            0x80000000
#define HWIO_MSS_BBRX3_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BBRX3_CBCR_ADDR, HWIO_MSS_BBRX3_CBCR_RMSK)
#define HWIO_MSS_BBRX3_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BBRX3_CBCR_ADDR, m)
#define HWIO_MSS_BBRX3_CBCR_CLKOFF_BMSK                                     0x80000000
#define HWIO_MSS_BBRX3_CBCR_CLKOFF_SHFT                                           0x1f

#define HWIO_MSS_BIMC_THROTTLE_ADDR                                         (MSS_PERPH_REG_BASE      + 0x00001130)
#define HWIO_MSS_BIMC_THROTTLE_OFFS                                         (MSS_PERPH_REG_BASE_OFFS + 0x00001130)
#define HWIO_MSS_BIMC_THROTTLE_RMSK                                                0x7
#define HWIO_MSS_BIMC_THROTTLE_IN          \
        in_dword_masked(HWIO_MSS_BIMC_THROTTLE_ADDR, HWIO_MSS_BIMC_THROTTLE_RMSK)
#define HWIO_MSS_BIMC_THROTTLE_INM(m)      \
        in_dword_masked(HWIO_MSS_BIMC_THROTTLE_ADDR, m)
#define HWIO_MSS_BIMC_THROTTLE_OUT(v)      \
        out_dword(HWIO_MSS_BIMC_THROTTLE_ADDR,v)
#define HWIO_MSS_BIMC_THROTTLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BIMC_THROTTLE_ADDR,m,v,HWIO_MSS_BIMC_THROTTLE_IN)
#define HWIO_MSS_BIMC_THROTTLE_MSS_DANGER_BMSK                                     0x6
#define HWIO_MSS_BIMC_THROTTLE_MSS_DANGER_SHFT                                     0x1
#define HWIO_MSS_BIMC_THROTTLE_MSS_SAFE_BMSK                                       0x1
#define HWIO_MSS_BIMC_THROTTLE_MSS_SAFE_SHFT                                       0x0

#define HWIO_MSS_RESERVE_02_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001134)
#define HWIO_MSS_RESERVE_02_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x00001134)
#define HWIO_MSS_RESERVE_02_RMSK                                            0xffffffff
#define HWIO_MSS_RESERVE_02_IN          \
        in_dword_masked(HWIO_MSS_RESERVE_02_ADDR, HWIO_MSS_RESERVE_02_RMSK)
#define HWIO_MSS_RESERVE_02_INM(m)      \
        in_dword_masked(HWIO_MSS_RESERVE_02_ADDR, m)
#define HWIO_MSS_RESERVE_02_OUT(v)      \
        out_dword(HWIO_MSS_RESERVE_02_ADDR,v)
#define HWIO_MSS_RESERVE_02_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RESERVE_02_ADDR,m,v,HWIO_MSS_RESERVE_02_IN)
#define HWIO_MSS_RESERVE_02_MSS_RESERVE_02_BMSK                             0xffffffff
#define HWIO_MSS_RESERVE_02_MSS_RESERVE_02_SHFT                                    0x0

#define HWIO_MSS_BBRX0_MISC_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001138)
#define HWIO_MSS_BBRX0_MISC_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x00001138)
#define HWIO_MSS_BBRX0_MISC_RMSK                                                   0xf
#define HWIO_MSS_BBRX0_MISC_IN          \
        in_dword_masked(HWIO_MSS_BBRX0_MISC_ADDR, HWIO_MSS_BBRX0_MISC_RMSK)
#define HWIO_MSS_BBRX0_MISC_INM(m)      \
        in_dword_masked(HWIO_MSS_BBRX0_MISC_ADDR, m)
#define HWIO_MSS_BBRX0_MISC_OUT(v)      \
        out_dword(HWIO_MSS_BBRX0_MISC_ADDR,v)
#define HWIO_MSS_BBRX0_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BBRX0_MISC_ADDR,m,v,HWIO_MSS_BBRX0_MISC_IN)
#define HWIO_MSS_BBRX0_MISC_SRC_DIV_BMSK                                           0xf
#define HWIO_MSS_BBRX0_MISC_SRC_DIV_SHFT                                           0x0

#define HWIO_MSS_BBRX1_MISC_ADDR                                            (MSS_PERPH_REG_BASE      + 0x0000113c)
#define HWIO_MSS_BBRX1_MISC_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x0000113c)
#define HWIO_MSS_BBRX1_MISC_RMSK                                                   0xf
#define HWIO_MSS_BBRX1_MISC_IN          \
        in_dword_masked(HWIO_MSS_BBRX1_MISC_ADDR, HWIO_MSS_BBRX1_MISC_RMSK)
#define HWIO_MSS_BBRX1_MISC_INM(m)      \
        in_dword_masked(HWIO_MSS_BBRX1_MISC_ADDR, m)
#define HWIO_MSS_BBRX1_MISC_OUT(v)      \
        out_dword(HWIO_MSS_BBRX1_MISC_ADDR,v)
#define HWIO_MSS_BBRX1_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BBRX1_MISC_ADDR,m,v,HWIO_MSS_BBRX1_MISC_IN)
#define HWIO_MSS_BBRX1_MISC_SRC_DIV_BMSK                                           0xf
#define HWIO_MSS_BBRX1_MISC_SRC_DIV_SHFT                                           0x0

#define HWIO_MSS_BBRX2_MISC_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001140)
#define HWIO_MSS_BBRX2_MISC_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x00001140)
#define HWIO_MSS_BBRX2_MISC_RMSK                                                   0xf
#define HWIO_MSS_BBRX2_MISC_IN          \
        in_dword_masked(HWIO_MSS_BBRX2_MISC_ADDR, HWIO_MSS_BBRX2_MISC_RMSK)
#define HWIO_MSS_BBRX2_MISC_INM(m)      \
        in_dword_masked(HWIO_MSS_BBRX2_MISC_ADDR, m)
#define HWIO_MSS_BBRX2_MISC_OUT(v)      \
        out_dword(HWIO_MSS_BBRX2_MISC_ADDR,v)
#define HWIO_MSS_BBRX2_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BBRX2_MISC_ADDR,m,v,HWIO_MSS_BBRX2_MISC_IN)
#define HWIO_MSS_BBRX2_MISC_SRC_DIV_BMSK                                           0xf
#define HWIO_MSS_BBRX2_MISC_SRC_DIV_SHFT                                           0x0

#define HWIO_MSS_BBRX3_MISC_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001144)
#define HWIO_MSS_BBRX3_MISC_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x00001144)
#define HWIO_MSS_BBRX3_MISC_RMSK                                                   0xf
#define HWIO_MSS_BBRX3_MISC_IN          \
        in_dword_masked(HWIO_MSS_BBRX3_MISC_ADDR, HWIO_MSS_BBRX3_MISC_RMSK)
#define HWIO_MSS_BBRX3_MISC_INM(m)      \
        in_dword_masked(HWIO_MSS_BBRX3_MISC_ADDR, m)
#define HWIO_MSS_BBRX3_MISC_OUT(v)      \
        out_dword(HWIO_MSS_BBRX3_MISC_ADDR,v)
#define HWIO_MSS_BBRX3_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BBRX3_MISC_ADDR,m,v,HWIO_MSS_BBRX3_MISC_IN)
#define HWIO_MSS_BBRX3_MISC_SRC_DIV_BMSK                                           0xf
#define HWIO_MSS_BBRX3_MISC_SRC_DIV_SHFT                                           0x0

#define HWIO_MSS_UIM0_MND_CMD_RCGR_ADDR                                     (MSS_PERPH_REG_BASE      + 0x00001150)
#define HWIO_MSS_UIM0_MND_CMD_RCGR_OFFS                                     (MSS_PERPH_REG_BASE_OFFS + 0x00001150)
#define HWIO_MSS_UIM0_MND_CMD_RCGR_RMSK                                     0x80000003
#define HWIO_MSS_UIM0_MND_CMD_RCGR_IN          \
        in_dword_masked(HWIO_MSS_UIM0_MND_CMD_RCGR_ADDR, HWIO_MSS_UIM0_MND_CMD_RCGR_RMSK)
#define HWIO_MSS_UIM0_MND_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM0_MND_CMD_RCGR_ADDR, m)
#define HWIO_MSS_UIM0_MND_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_UIM0_MND_CMD_RCGR_ADDR,v)
#define HWIO_MSS_UIM0_MND_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM0_MND_CMD_RCGR_ADDR,m,v,HWIO_MSS_UIM0_MND_CMD_RCGR_IN)
#define HWIO_MSS_UIM0_MND_CMD_RCGR_ROOT_OFF_BMSK                            0x80000000
#define HWIO_MSS_UIM0_MND_CMD_RCGR_ROOT_OFF_SHFT                                  0x1f
#define HWIO_MSS_UIM0_MND_CMD_RCGR_ROOT_OFF_CLOCK_ON_FVAL                          0x0
#define HWIO_MSS_UIM0_MND_CMD_RCGR_ROOT_OFF_CLOCK_OFF_FVAL                         0x1
#define HWIO_MSS_UIM0_MND_CMD_RCGR_ROOT_EN_BMSK                                    0x2
#define HWIO_MSS_UIM0_MND_CMD_RCGR_ROOT_EN_SHFT                                    0x1
#define HWIO_MSS_UIM0_MND_CMD_RCGR_ROOT_EN_DISABLE_FVAL                            0x0
#define HWIO_MSS_UIM0_MND_CMD_RCGR_ROOT_EN_ENABLE_FVAL                             0x1
#define HWIO_MSS_UIM0_MND_CMD_RCGR_UPDATE_BMSK                                     0x1
#define HWIO_MSS_UIM0_MND_CMD_RCGR_UPDATE_SHFT                                     0x0

#define HWIO_MSS_UIM0_MND_CFG_RCGR_ADDR                                     (MSS_PERPH_REG_BASE      + 0x00001154)
#define HWIO_MSS_UIM0_MND_CFG_RCGR_OFFS                                     (MSS_PERPH_REG_BASE_OFFS + 0x00001154)
#define HWIO_MSS_UIM0_MND_CFG_RCGR_RMSK                                         0x3000
#define HWIO_MSS_UIM0_MND_CFG_RCGR_IN          \
        in_dword_masked(HWIO_MSS_UIM0_MND_CFG_RCGR_ADDR, HWIO_MSS_UIM0_MND_CFG_RCGR_RMSK)
#define HWIO_MSS_UIM0_MND_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM0_MND_CFG_RCGR_ADDR, m)
#define HWIO_MSS_UIM0_MND_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_UIM0_MND_CFG_RCGR_ADDR,v)
#define HWIO_MSS_UIM0_MND_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM0_MND_CFG_RCGR_ADDR,m,v,HWIO_MSS_UIM0_MND_CFG_RCGR_IN)
#define HWIO_MSS_UIM0_MND_CFG_RCGR_MODE_BMSK                                    0x3000
#define HWIO_MSS_UIM0_MND_CFG_RCGR_MODE_SHFT                                       0xc
#define HWIO_MSS_UIM0_MND_CFG_RCGR_MODE_BYPASS_FVAL                                0x0
#define HWIO_MSS_UIM0_MND_CFG_RCGR_MODE_SWALLOW_FVAL                               0x1
#define HWIO_MSS_UIM0_MND_CFG_RCGR_MODE_DUAL_EDGE_FVAL                             0x2
#define HWIO_MSS_UIM0_MND_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                           0x3

#define HWIO_MSS_UIM0_MND_M_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001158)
#define HWIO_MSS_UIM0_MND_M_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x00001158)
#define HWIO_MSS_UIM0_MND_M_RMSK                                                0xffff
#define HWIO_MSS_UIM0_MND_M_IN          \
        in_dword_masked(HWIO_MSS_UIM0_MND_M_ADDR, HWIO_MSS_UIM0_MND_M_RMSK)
#define HWIO_MSS_UIM0_MND_M_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM0_MND_M_ADDR, m)
#define HWIO_MSS_UIM0_MND_M_OUT(v)      \
        out_dword(HWIO_MSS_UIM0_MND_M_ADDR,v)
#define HWIO_MSS_UIM0_MND_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM0_MND_M_ADDR,m,v,HWIO_MSS_UIM0_MND_M_IN)
#define HWIO_MSS_UIM0_MND_M_M_VALUE_BMSK                                        0xffff
#define HWIO_MSS_UIM0_MND_M_M_VALUE_SHFT                                           0x0

#define HWIO_MSS_UIM0_MND_N_ADDR                                            (MSS_PERPH_REG_BASE      + 0x0000115c)
#define HWIO_MSS_UIM0_MND_N_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x0000115c)
#define HWIO_MSS_UIM0_MND_N_RMSK                                                0xffff
#define HWIO_MSS_UIM0_MND_N_IN          \
        in_dword_masked(HWIO_MSS_UIM0_MND_N_ADDR, HWIO_MSS_UIM0_MND_N_RMSK)
#define HWIO_MSS_UIM0_MND_N_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM0_MND_N_ADDR, m)
#define HWIO_MSS_UIM0_MND_N_OUT(v)      \
        out_dword(HWIO_MSS_UIM0_MND_N_ADDR,v)
#define HWIO_MSS_UIM0_MND_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM0_MND_N_ADDR,m,v,HWIO_MSS_UIM0_MND_N_IN)
#define HWIO_MSS_UIM0_MND_N_N_VALUE_BMSK                                        0xffff
#define HWIO_MSS_UIM0_MND_N_N_VALUE_SHFT                                           0x0

#define HWIO_MSS_UIM0_MND_D_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001160)
#define HWIO_MSS_UIM0_MND_D_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x00001160)
#define HWIO_MSS_UIM0_MND_D_RMSK                                                0xffff
#define HWIO_MSS_UIM0_MND_D_IN          \
        in_dword_masked(HWIO_MSS_UIM0_MND_D_ADDR, HWIO_MSS_UIM0_MND_D_RMSK)
#define HWIO_MSS_UIM0_MND_D_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM0_MND_D_ADDR, m)
#define HWIO_MSS_UIM0_MND_D_OUT(v)      \
        out_dword(HWIO_MSS_UIM0_MND_D_ADDR,v)
#define HWIO_MSS_UIM0_MND_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM0_MND_D_ADDR,m,v,HWIO_MSS_UIM0_MND_D_IN)
#define HWIO_MSS_UIM0_MND_D_D_VALUE_BMSK                                        0xffff
#define HWIO_MSS_UIM0_MND_D_D_VALUE_SHFT                                           0x0

#define HWIO_MSS_UIM1_MND_CMD_RCGR_ADDR                                     (MSS_PERPH_REG_BASE      + 0x00001164)
#define HWIO_MSS_UIM1_MND_CMD_RCGR_OFFS                                     (MSS_PERPH_REG_BASE_OFFS + 0x00001164)
#define HWIO_MSS_UIM1_MND_CMD_RCGR_RMSK                                     0x80000003
#define HWIO_MSS_UIM1_MND_CMD_RCGR_IN          \
        in_dword_masked(HWIO_MSS_UIM1_MND_CMD_RCGR_ADDR, HWIO_MSS_UIM1_MND_CMD_RCGR_RMSK)
#define HWIO_MSS_UIM1_MND_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM1_MND_CMD_RCGR_ADDR, m)
#define HWIO_MSS_UIM1_MND_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_UIM1_MND_CMD_RCGR_ADDR,v)
#define HWIO_MSS_UIM1_MND_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM1_MND_CMD_RCGR_ADDR,m,v,HWIO_MSS_UIM1_MND_CMD_RCGR_IN)
#define HWIO_MSS_UIM1_MND_CMD_RCGR_ROOT_OFF_BMSK                            0x80000000
#define HWIO_MSS_UIM1_MND_CMD_RCGR_ROOT_OFF_SHFT                                  0x1f
#define HWIO_MSS_UIM1_MND_CMD_RCGR_ROOT_OFF_CLOCK_ON_FVAL                          0x0
#define HWIO_MSS_UIM1_MND_CMD_RCGR_ROOT_OFF_CLOCK_OFF_FVAL                         0x1
#define HWIO_MSS_UIM1_MND_CMD_RCGR_ROOT_EN_BMSK                                    0x2
#define HWIO_MSS_UIM1_MND_CMD_RCGR_ROOT_EN_SHFT                                    0x1
#define HWIO_MSS_UIM1_MND_CMD_RCGR_ROOT_EN_DISABLE_FVAL                            0x0
#define HWIO_MSS_UIM1_MND_CMD_RCGR_ROOT_EN_ENABLE_FVAL                             0x1
#define HWIO_MSS_UIM1_MND_CMD_RCGR_UPDATE_BMSK                                     0x1
#define HWIO_MSS_UIM1_MND_CMD_RCGR_UPDATE_SHFT                                     0x0

#define HWIO_MSS_UIM1_MND_CFG_RCGR_ADDR                                     (MSS_PERPH_REG_BASE      + 0x00001168)
#define HWIO_MSS_UIM1_MND_CFG_RCGR_OFFS                                     (MSS_PERPH_REG_BASE_OFFS + 0x00001168)
#define HWIO_MSS_UIM1_MND_CFG_RCGR_RMSK                                         0x3000
#define HWIO_MSS_UIM1_MND_CFG_RCGR_IN          \
        in_dword_masked(HWIO_MSS_UIM1_MND_CFG_RCGR_ADDR, HWIO_MSS_UIM1_MND_CFG_RCGR_RMSK)
#define HWIO_MSS_UIM1_MND_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM1_MND_CFG_RCGR_ADDR, m)
#define HWIO_MSS_UIM1_MND_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_UIM1_MND_CFG_RCGR_ADDR,v)
#define HWIO_MSS_UIM1_MND_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM1_MND_CFG_RCGR_ADDR,m,v,HWIO_MSS_UIM1_MND_CFG_RCGR_IN)
#define HWIO_MSS_UIM1_MND_CFG_RCGR_MODE_BMSK                                    0x3000
#define HWIO_MSS_UIM1_MND_CFG_RCGR_MODE_SHFT                                       0xc
#define HWIO_MSS_UIM1_MND_CFG_RCGR_MODE_BYPASS_FVAL                                0x0
#define HWIO_MSS_UIM1_MND_CFG_RCGR_MODE_SWALLOW_FVAL                               0x1
#define HWIO_MSS_UIM1_MND_CFG_RCGR_MODE_DUAL_EDGE_FVAL                             0x2
#define HWIO_MSS_UIM1_MND_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                           0x3

#define HWIO_MSS_UIM1_MND_M_ADDR                                            (MSS_PERPH_REG_BASE      + 0x0000116c)
#define HWIO_MSS_UIM1_MND_M_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x0000116c)
#define HWIO_MSS_UIM1_MND_M_RMSK                                                0xffff
#define HWIO_MSS_UIM1_MND_M_IN          \
        in_dword_masked(HWIO_MSS_UIM1_MND_M_ADDR, HWIO_MSS_UIM1_MND_M_RMSK)
#define HWIO_MSS_UIM1_MND_M_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM1_MND_M_ADDR, m)
#define HWIO_MSS_UIM1_MND_M_OUT(v)      \
        out_dword(HWIO_MSS_UIM1_MND_M_ADDR,v)
#define HWIO_MSS_UIM1_MND_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM1_MND_M_ADDR,m,v,HWIO_MSS_UIM1_MND_M_IN)
#define HWIO_MSS_UIM1_MND_M_M_VALUE_BMSK                                        0xffff
#define HWIO_MSS_UIM1_MND_M_M_VALUE_SHFT                                           0x0

#define HWIO_MSS_UIM1_MND_N_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001170)
#define HWIO_MSS_UIM1_MND_N_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x00001170)
#define HWIO_MSS_UIM1_MND_N_RMSK                                                0xffff
#define HWIO_MSS_UIM1_MND_N_IN          \
        in_dword_masked(HWIO_MSS_UIM1_MND_N_ADDR, HWIO_MSS_UIM1_MND_N_RMSK)
#define HWIO_MSS_UIM1_MND_N_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM1_MND_N_ADDR, m)
#define HWIO_MSS_UIM1_MND_N_OUT(v)      \
        out_dword(HWIO_MSS_UIM1_MND_N_ADDR,v)
#define HWIO_MSS_UIM1_MND_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM1_MND_N_ADDR,m,v,HWIO_MSS_UIM1_MND_N_IN)
#define HWIO_MSS_UIM1_MND_N_N_VALUE_BMSK                                        0xffff
#define HWIO_MSS_UIM1_MND_N_N_VALUE_SHFT                                           0x0

#define HWIO_MSS_UIM1_MND_D_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001174)
#define HWIO_MSS_UIM1_MND_D_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x00001174)
#define HWIO_MSS_UIM1_MND_D_RMSK                                                0xffff
#define HWIO_MSS_UIM1_MND_D_IN          \
        in_dword_masked(HWIO_MSS_UIM1_MND_D_ADDR, HWIO_MSS_UIM1_MND_D_RMSK)
#define HWIO_MSS_UIM1_MND_D_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM1_MND_D_ADDR, m)
#define HWIO_MSS_UIM1_MND_D_OUT(v)      \
        out_dword(HWIO_MSS_UIM1_MND_D_ADDR,v)
#define HWIO_MSS_UIM1_MND_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM1_MND_D_ADDR,m,v,HWIO_MSS_UIM1_MND_D_IN)
#define HWIO_MSS_UIM1_MND_D_D_VALUE_BMSK                                        0xffff
#define HWIO_MSS_UIM1_MND_D_D_VALUE_SHFT                                           0x0

#define HWIO_MSS_UIM2_BCR_ADDR                                              (MSS_PERPH_REG_BASE      + 0x00001178)
#define HWIO_MSS_UIM2_BCR_OFFS                                              (MSS_PERPH_REG_BASE_OFFS + 0x00001178)
#define HWIO_MSS_UIM2_BCR_RMSK                                              0x80000001
#define HWIO_MSS_UIM2_BCR_IN          \
        in_dword_masked(HWIO_MSS_UIM2_BCR_ADDR, HWIO_MSS_UIM2_BCR_RMSK)
#define HWIO_MSS_UIM2_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM2_BCR_ADDR, m)
#define HWIO_MSS_UIM2_BCR_OUT(v)      \
        out_dword(HWIO_MSS_UIM2_BCR_ADDR,v)
#define HWIO_MSS_UIM2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM2_BCR_ADDR,m,v,HWIO_MSS_UIM2_BCR_IN)
#define HWIO_MSS_UIM2_BCR_BUS_UIM2_SM_ARES_IN_BMSK                          0x80000000
#define HWIO_MSS_UIM2_BCR_BUS_UIM2_SM_ARES_IN_SHFT                                0x1f
#define HWIO_MSS_UIM2_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_MSS_UIM2_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_MSS_UIM2_CBCR_ADDR                                             (MSS_PERPH_REG_BASE      + 0x0000117c)
#define HWIO_MSS_UIM2_CBCR_OFFS                                             (MSS_PERPH_REG_BASE_OFFS + 0x0000117c)
#define HWIO_MSS_UIM2_CBCR_RMSK                                             0x80000001
#define HWIO_MSS_UIM2_CBCR_IN          \
        in_dword_masked(HWIO_MSS_UIM2_CBCR_ADDR, HWIO_MSS_UIM2_CBCR_RMSK)
#define HWIO_MSS_UIM2_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM2_CBCR_ADDR, m)
#define HWIO_MSS_UIM2_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_UIM2_CBCR_ADDR,v)
#define HWIO_MSS_UIM2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM2_CBCR_ADDR,m,v,HWIO_MSS_UIM2_CBCR_IN)
#define HWIO_MSS_UIM2_CBCR_CLKOFF_BMSK                                      0x80000000
#define HWIO_MSS_UIM2_CBCR_CLKOFF_SHFT                                            0x1f
#define HWIO_MSS_UIM2_CBCR_CLKEN_BMSK                                              0x1
#define HWIO_MSS_UIM2_CBCR_CLKEN_SHFT                                              0x0

#define HWIO_MSS_XO_UIM2_CBCR_ADDR                                          (MSS_PERPH_REG_BASE      + 0x00001180)
#define HWIO_MSS_XO_UIM2_CBCR_OFFS                                          (MSS_PERPH_REG_BASE_OFFS + 0x00001180)
#define HWIO_MSS_XO_UIM2_CBCR_RMSK                                          0x80000001
#define HWIO_MSS_XO_UIM2_CBCR_IN          \
        in_dword_masked(HWIO_MSS_XO_UIM2_CBCR_ADDR, HWIO_MSS_XO_UIM2_CBCR_RMSK)
#define HWIO_MSS_XO_UIM2_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_XO_UIM2_CBCR_ADDR, m)
#define HWIO_MSS_XO_UIM2_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_XO_UIM2_CBCR_ADDR,v)
#define HWIO_MSS_XO_UIM2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_XO_UIM2_CBCR_ADDR,m,v,HWIO_MSS_XO_UIM2_CBCR_IN)
#define HWIO_MSS_XO_UIM2_CBCR_CLKOFF_BMSK                                   0x80000000
#define HWIO_MSS_XO_UIM2_CBCR_CLKOFF_SHFT                                         0x1f
#define HWIO_MSS_XO_UIM2_CBCR_CLKEN_BMSK                                           0x1
#define HWIO_MSS_XO_UIM2_CBCR_CLKEN_SHFT                                           0x0

#define HWIO_MSS_BUS_UIM2_CBCR_ADDR                                         (MSS_PERPH_REG_BASE      + 0x00001184)
#define HWIO_MSS_BUS_UIM2_CBCR_OFFS                                         (MSS_PERPH_REG_BASE_OFFS + 0x00001184)
#define HWIO_MSS_BUS_UIM2_CBCR_RMSK                                         0x80007ff1
#define HWIO_MSS_BUS_UIM2_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BUS_UIM2_CBCR_ADDR, HWIO_MSS_BUS_UIM2_CBCR_RMSK)
#define HWIO_MSS_BUS_UIM2_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_UIM2_CBCR_ADDR, m)
#define HWIO_MSS_BUS_UIM2_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_UIM2_CBCR_ADDR,v)
#define HWIO_MSS_BUS_UIM2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_UIM2_CBCR_ADDR,m,v,HWIO_MSS_BUS_UIM2_CBCR_IN)
#define HWIO_MSS_BUS_UIM2_CBCR_CLKOFF_BMSK                                  0x80000000
#define HWIO_MSS_BUS_UIM2_CBCR_CLKOFF_SHFT                                        0x1f
#define HWIO_MSS_BUS_UIM2_CBCR_FORCE_MEM_CORE_ON_BMSK                           0x4000
#define HWIO_MSS_BUS_UIM2_CBCR_FORCE_MEM_CORE_ON_SHFT                              0xe
#define HWIO_MSS_BUS_UIM2_CBCR_FORCE_MEM_PERIPH_ON_BMSK                         0x2000
#define HWIO_MSS_BUS_UIM2_CBCR_FORCE_MEM_PERIPH_ON_SHFT                            0xd
#define HWIO_MSS_BUS_UIM2_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                        0x1000
#define HWIO_MSS_BUS_UIM2_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                           0xc
#define HWIO_MSS_BUS_UIM2_CBCR_WAKEUP_BMSK                                       0xf00
#define HWIO_MSS_BUS_UIM2_CBCR_WAKEUP_SHFT                                         0x8
#define HWIO_MSS_BUS_UIM2_CBCR_SLEEP_BMSK                                         0xf0
#define HWIO_MSS_BUS_UIM2_CBCR_SLEEP_SHFT                                          0x4
#define HWIO_MSS_BUS_UIM2_CBCR_CLKEN_BMSK                                          0x1
#define HWIO_MSS_BUS_UIM2_CBCR_CLKEN_SHFT                                          0x0

#define HWIO_MSS_UIM2_MND_CMD_RCGR_ADDR                                     (MSS_PERPH_REG_BASE      + 0x00001188)
#define HWIO_MSS_UIM2_MND_CMD_RCGR_OFFS                                     (MSS_PERPH_REG_BASE_OFFS + 0x00001188)
#define HWIO_MSS_UIM2_MND_CMD_RCGR_RMSK                                     0x80000003
#define HWIO_MSS_UIM2_MND_CMD_RCGR_IN          \
        in_dword_masked(HWIO_MSS_UIM2_MND_CMD_RCGR_ADDR, HWIO_MSS_UIM2_MND_CMD_RCGR_RMSK)
#define HWIO_MSS_UIM2_MND_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM2_MND_CMD_RCGR_ADDR, m)
#define HWIO_MSS_UIM2_MND_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_UIM2_MND_CMD_RCGR_ADDR,v)
#define HWIO_MSS_UIM2_MND_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM2_MND_CMD_RCGR_ADDR,m,v,HWIO_MSS_UIM2_MND_CMD_RCGR_IN)
#define HWIO_MSS_UIM2_MND_CMD_RCGR_ROOT_OFF_BMSK                            0x80000000
#define HWIO_MSS_UIM2_MND_CMD_RCGR_ROOT_OFF_SHFT                                  0x1f
#define HWIO_MSS_UIM2_MND_CMD_RCGR_ROOT_OFF_CLOCK_ON_FVAL                          0x0
#define HWIO_MSS_UIM2_MND_CMD_RCGR_ROOT_OFF_CLOCK_OFF_FVAL                         0x1
#define HWIO_MSS_UIM2_MND_CMD_RCGR_ROOT_EN_BMSK                                    0x2
#define HWIO_MSS_UIM2_MND_CMD_RCGR_ROOT_EN_SHFT                                    0x1
#define HWIO_MSS_UIM2_MND_CMD_RCGR_ROOT_EN_DISABLE_FVAL                            0x0
#define HWIO_MSS_UIM2_MND_CMD_RCGR_ROOT_EN_ENABLE_FVAL                             0x1
#define HWIO_MSS_UIM2_MND_CMD_RCGR_UPDATE_BMSK                                     0x1
#define HWIO_MSS_UIM2_MND_CMD_RCGR_UPDATE_SHFT                                     0x0

#define HWIO_MSS_UIM2_MND_CFG_RCGR_ADDR                                     (MSS_PERPH_REG_BASE      + 0x0000118c)
#define HWIO_MSS_UIM2_MND_CFG_RCGR_OFFS                                     (MSS_PERPH_REG_BASE_OFFS + 0x0000118c)
#define HWIO_MSS_UIM2_MND_CFG_RCGR_RMSK                                         0x3000
#define HWIO_MSS_UIM2_MND_CFG_RCGR_IN          \
        in_dword_masked(HWIO_MSS_UIM2_MND_CFG_RCGR_ADDR, HWIO_MSS_UIM2_MND_CFG_RCGR_RMSK)
#define HWIO_MSS_UIM2_MND_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM2_MND_CFG_RCGR_ADDR, m)
#define HWIO_MSS_UIM2_MND_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_UIM2_MND_CFG_RCGR_ADDR,v)
#define HWIO_MSS_UIM2_MND_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM2_MND_CFG_RCGR_ADDR,m,v,HWIO_MSS_UIM2_MND_CFG_RCGR_IN)
#define HWIO_MSS_UIM2_MND_CFG_RCGR_MODE_BMSK                                    0x3000
#define HWIO_MSS_UIM2_MND_CFG_RCGR_MODE_SHFT                                       0xc
#define HWIO_MSS_UIM2_MND_CFG_RCGR_MODE_BYPASS_FVAL                                0x0
#define HWIO_MSS_UIM2_MND_CFG_RCGR_MODE_SWALLOW_FVAL                               0x1
#define HWIO_MSS_UIM2_MND_CFG_RCGR_MODE_DUAL_EDGE_FVAL                             0x2
#define HWIO_MSS_UIM2_MND_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                           0x3

#define HWIO_MSS_UIM2_MND_M_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001190)
#define HWIO_MSS_UIM2_MND_M_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x00001190)
#define HWIO_MSS_UIM2_MND_M_RMSK                                                0xffff
#define HWIO_MSS_UIM2_MND_M_IN          \
        in_dword_masked(HWIO_MSS_UIM2_MND_M_ADDR, HWIO_MSS_UIM2_MND_M_RMSK)
#define HWIO_MSS_UIM2_MND_M_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM2_MND_M_ADDR, m)
#define HWIO_MSS_UIM2_MND_M_OUT(v)      \
        out_dword(HWIO_MSS_UIM2_MND_M_ADDR,v)
#define HWIO_MSS_UIM2_MND_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM2_MND_M_ADDR,m,v,HWIO_MSS_UIM2_MND_M_IN)
#define HWIO_MSS_UIM2_MND_M_M_VALUE_BMSK                                        0xffff
#define HWIO_MSS_UIM2_MND_M_M_VALUE_SHFT                                           0x0

#define HWIO_MSS_UIM2_MND_N_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001194)
#define HWIO_MSS_UIM2_MND_N_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x00001194)
#define HWIO_MSS_UIM2_MND_N_RMSK                                                0xffff
#define HWIO_MSS_UIM2_MND_N_IN          \
        in_dword_masked(HWIO_MSS_UIM2_MND_N_ADDR, HWIO_MSS_UIM2_MND_N_RMSK)
#define HWIO_MSS_UIM2_MND_N_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM2_MND_N_ADDR, m)
#define HWIO_MSS_UIM2_MND_N_OUT(v)      \
        out_dword(HWIO_MSS_UIM2_MND_N_ADDR,v)
#define HWIO_MSS_UIM2_MND_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM2_MND_N_ADDR,m,v,HWIO_MSS_UIM2_MND_N_IN)
#define HWIO_MSS_UIM2_MND_N_N_VALUE_BMSK                                        0xffff
#define HWIO_MSS_UIM2_MND_N_N_VALUE_SHFT                                           0x0

#define HWIO_MSS_UIM2_MND_D_ADDR                                            (MSS_PERPH_REG_BASE      + 0x00001198)
#define HWIO_MSS_UIM2_MND_D_OFFS                                            (MSS_PERPH_REG_BASE_OFFS + 0x00001198)
#define HWIO_MSS_UIM2_MND_D_RMSK                                                0xffff
#define HWIO_MSS_UIM2_MND_D_IN          \
        in_dword_masked(HWIO_MSS_UIM2_MND_D_ADDR, HWIO_MSS_UIM2_MND_D_RMSK)
#define HWIO_MSS_UIM2_MND_D_INM(m)      \
        in_dword_masked(HWIO_MSS_UIM2_MND_D_ADDR, m)
#define HWIO_MSS_UIM2_MND_D_OUT(v)      \
        out_dword(HWIO_MSS_UIM2_MND_D_ADDR,v)
#define HWIO_MSS_UIM2_MND_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_UIM2_MND_D_ADDR,m,v,HWIO_MSS_UIM2_MND_D_IN)
#define HWIO_MSS_UIM2_MND_D_D_VALUE_BMSK                                        0xffff
#define HWIO_MSS_UIM2_MND_D_D_VALUE_SHFT                                           0x0

#define HWIO_MSS_BUS_MGPI_CBCR_ADDR                                         (MSS_PERPH_REG_BASE      + 0x0000119c)
#define HWIO_MSS_BUS_MGPI_CBCR_OFFS                                         (MSS_PERPH_REG_BASE_OFFS + 0x0000119c)
#define HWIO_MSS_BUS_MGPI_CBCR_RMSK                                         0x80000001
#define HWIO_MSS_BUS_MGPI_CBCR_IN          \
        in_dword_masked(HWIO_MSS_BUS_MGPI_CBCR_ADDR, HWIO_MSS_BUS_MGPI_CBCR_RMSK)
#define HWIO_MSS_BUS_MGPI_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_BUS_MGPI_CBCR_ADDR, m)
#define HWIO_MSS_BUS_MGPI_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_BUS_MGPI_CBCR_ADDR,v)
#define HWIO_MSS_BUS_MGPI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BUS_MGPI_CBCR_ADDR,m,v,HWIO_MSS_BUS_MGPI_CBCR_IN)
#define HWIO_MSS_BUS_MGPI_CBCR_CLKOFF_BMSK                                  0x80000000
#define HWIO_MSS_BUS_MGPI_CBCR_CLKOFF_SHFT                                        0x1f
#define HWIO_MSS_BUS_MGPI_CBCR_CLKEN_BMSK                                          0x1
#define HWIO_MSS_BUS_MGPI_CBCR_CLKEN_SHFT                                          0x0

#define HWIO_MSS_MGPI_BCR_ADDR                                              (MSS_PERPH_REG_BASE      + 0x000011a0)
#define HWIO_MSS_MGPI_BCR_OFFS                                              (MSS_PERPH_REG_BASE_OFFS + 0x000011a0)
#define HWIO_MSS_MGPI_BCR_RMSK                                              0x80000001
#define HWIO_MSS_MGPI_BCR_IN          \
        in_dword_masked(HWIO_MSS_MGPI_BCR_ADDR, HWIO_MSS_MGPI_BCR_RMSK)
#define HWIO_MSS_MGPI_BCR_INM(m)      \
        in_dword_masked(HWIO_MSS_MGPI_BCR_ADDR, m)
#define HWIO_MSS_MGPI_BCR_OUT(v)      \
        out_dword(HWIO_MSS_MGPI_BCR_ADDR,v)
#define HWIO_MSS_MGPI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_MGPI_BCR_ADDR,m,v,HWIO_MSS_MGPI_BCR_IN)
#define HWIO_MSS_MGPI_BCR_BUS_MGPI_ARES_IN_BMSK                             0x80000000
#define HWIO_MSS_MGPI_BCR_BUS_MGPI_ARES_IN_SHFT                                   0x1f
#define HWIO_MSS_MGPI_BCR_BLK_ARES_BMSK                                            0x1
#define HWIO_MSS_MGPI_BCR_BLK_ARES_SHFT                                            0x0

#define HWIO_MSS_TCSR_ACC_SEL_ADDR                                          (MSS_PERPH_REG_BASE      + 0x0000f000)
#define HWIO_MSS_TCSR_ACC_SEL_OFFS                                          (MSS_PERPH_REG_BASE_OFFS + 0x0000f000)
#define HWIO_MSS_TCSR_ACC_SEL_RMSK                                                 0x3
#define HWIO_MSS_TCSR_ACC_SEL_IN          \
        in_dword_masked(HWIO_MSS_TCSR_ACC_SEL_ADDR, HWIO_MSS_TCSR_ACC_SEL_RMSK)
#define HWIO_MSS_TCSR_ACC_SEL_INM(m)      \
        in_dword_masked(HWIO_MSS_TCSR_ACC_SEL_ADDR, m)
#define HWIO_MSS_TCSR_ACC_SEL_OUT(v)      \
        out_dword(HWIO_MSS_TCSR_ACC_SEL_ADDR,v)
#define HWIO_MSS_TCSR_ACC_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TCSR_ACC_SEL_ADDR,m,v,HWIO_MSS_TCSR_ACC_SEL_IN)
#define HWIO_MSS_TCSR_ACC_SEL_ACC_MEM_SEL_BMSK                                     0x3
#define HWIO_MSS_TCSR_ACC_SEL_ACC_MEM_SEL_SHFT                                     0x0
#define HWIO_MSS_TCSR_ACC_SEL_ACC_MEM_SEL_SVS_MODE_FVAL                            0x0
#define HWIO_MSS_TCSR_ACC_SEL_ACC_MEM_SEL_NORMAL_MODE_FVAL                         0x1
#define HWIO_MSS_TCSR_ACC_SEL_ACC_MEM_SEL_UNDEFINED_NOT_TO_USE_FVAL                0x2
#define HWIO_MSS_TCSR_ACC_SEL_ACC_MEM_SEL_TURBO_MODE_FVAL                          0x3

/*----------------------------------------------------------------------------
 * MODULE: MSS_QDSP6SS_PUB
 *--------------------------------------------------------------------------*/

#define MSS_QDSP6SS_PUB_REG_BASE                                                (MSS_TOP_BASE      + 0x00080000)
#define MSS_QDSP6SS_PUB_REG_BASE_OFFS                                           0x00080000

#define HWIO_MSS_QDSP6SS_VERSION_ADDR                                           (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000000)
#define HWIO_MSS_QDSP6SS_VERSION_OFFS                                           (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000000)
#define HWIO_MSS_QDSP6SS_VERSION_RMSK                                           0xffffffff
#define HWIO_MSS_QDSP6SS_VERSION_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_VERSION_ADDR, HWIO_MSS_QDSP6SS_VERSION_RMSK)
#define HWIO_MSS_QDSP6SS_VERSION_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_VERSION_ADDR, m)
#define HWIO_MSS_QDSP6SS_VERSION_MAJOR_BMSK                                     0xf0000000
#define HWIO_MSS_QDSP6SS_VERSION_MAJOR_SHFT                                           0x1c
#define HWIO_MSS_QDSP6SS_VERSION_MINOR_BMSK                                      0xfff0000
#define HWIO_MSS_QDSP6SS_VERSION_MINOR_SHFT                                           0x10
#define HWIO_MSS_QDSP6SS_VERSION_STEP_BMSK                                          0xffff
#define HWIO_MSS_QDSP6SS_VERSION_STEP_SHFT                                             0x0

#define HWIO_MSS_QDSP6SS_CONFIG_ID_ADDR                                         (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000004)
#define HWIO_MSS_QDSP6SS_CONFIG_ID_OFFS                                         (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000004)
#define HWIO_MSS_QDSP6SS_CONFIG_ID_RMSK                                         0xfff1ffff
#define HWIO_MSS_QDSP6SS_CONFIG_ID_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_CONFIG_ID_ADDR, HWIO_MSS_QDSP6SS_CONFIG_ID_RMSK)
#define HWIO_MSS_QDSP6SS_CONFIG_ID_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_CONFIG_ID_ADDR, m)
#define HWIO_MSS_QDSP6SS_CONFIG_ID_NUM_L2VIC_SRC_BMSK                           0xfff00000
#define HWIO_MSS_QDSP6SS_CONFIG_ID_NUM_L2VIC_SRC_SHFT                                 0x14
#define HWIO_MSS_QDSP6SS_CONFIG_ID_ECS_PRESENT_BMSK                                0x10000
#define HWIO_MSS_QDSP6SS_CONFIG_ID_ECS_PRESENT_SHFT                                   0x10
#define HWIO_MSS_QDSP6SS_CONFIG_ID_PMIC_IF_PRESENT_BMSK                             0x8000
#define HWIO_MSS_QDSP6SS_CONFIG_ID_PMIC_IF_PRESENT_SHFT                                0xf
#define HWIO_MSS_QDSP6SS_CONFIG_ID_CORE_ON_VSSCCX_BMSK                              0x4000
#define HWIO_MSS_QDSP6SS_CONFIG_ID_CORE_ON_VSSCCX_SHFT                                 0xe
#define HWIO_MSS_QDSP6SS_CONFIG_ID_CORE_ON_VDDCX_BMSK                               0x2000
#define HWIO_MSS_QDSP6SS_CONFIG_ID_CORE_ON_VDDCX_SHFT                                  0xd
#define HWIO_MSS_QDSP6SS_CONFIG_ID_APU_PRESENT_BMSK                                 0x1000
#define HWIO_MSS_QDSP6SS_CONFIG_ID_APU_PRESENT_SHFT                                    0xc
#define HWIO_MSS_QDSP6SS_CONFIG_ID_LDO_PRESENT_BMSK                                  0x800
#define HWIO_MSS_QDSP6SS_CONFIG_ID_LDO_PRESENT_SHFT                                    0xb
#define HWIO_MSS_QDSP6SS_CONFIG_ID_BHS_PRESENT_BMSK                                  0x400
#define HWIO_MSS_QDSP6SS_CONFIG_ID_BHS_PRESENT_SHFT                                    0xa
#define HWIO_MSS_QDSP6SS_CONFIG_ID_PLL_VOTE_BMSK                                     0x200
#define HWIO_MSS_QDSP6SS_CONFIG_ID_PLL_VOTE_SHFT                                       0x9
#define HWIO_MSS_QDSP6SS_CONFIG_ID_PLL_PRESENT_BMSK                                  0x100
#define HWIO_MSS_QDSP6SS_CONFIG_ID_PLL_PRESENT_SHFT                                    0x8
#define HWIO_MSS_QDSP6SS_CONFIG_ID_CORE_TYPE_BMSK                                     0xf0
#define HWIO_MSS_QDSP6SS_CONFIG_ID_CORE_TYPE_SHFT                                      0x4
#define HWIO_MSS_QDSP6SS_CONFIG_ID_L2_SIZE_BMSK                                        0xf
#define HWIO_MSS_QDSP6SS_CONFIG_ID_L2_SIZE_SHFT                                        0x0

#define HWIO_MSS_QDSP6SS_RST_EVB_ADDR                                           (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000010)
#define HWIO_MSS_QDSP6SS_RST_EVB_OFFS                                           (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000010)
#define HWIO_MSS_QDSP6SS_RST_EVB_RMSK                                            0xffffff0
#define HWIO_MSS_QDSP6SS_RST_EVB_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_RST_EVB_ADDR, HWIO_MSS_QDSP6SS_RST_EVB_RMSK)
#define HWIO_MSS_QDSP6SS_RST_EVB_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_RST_EVB_ADDR, m)
#define HWIO_MSS_QDSP6SS_RST_EVB_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_RST_EVB_ADDR,v)
#define HWIO_MSS_QDSP6SS_RST_EVB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_RST_EVB_ADDR,m,v,HWIO_MSS_QDSP6SS_RST_EVB_IN)
#define HWIO_MSS_QDSP6SS_RST_EVB_EVB_BMSK                                        0xffffff0
#define HWIO_MSS_QDSP6SS_RST_EVB_EVB_SHFT                                              0x4

#define HWIO_MSS_QDSP6SS_RESET_ADDR                                             (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000014)
#define HWIO_MSS_QDSP6SS_RESET_OFFS                                             (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000014)
#define HWIO_MSS_QDSP6SS_RESET_RMSK                                                 0x1ff7
#define HWIO_MSS_QDSP6SS_RESET_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_RESET_ADDR, HWIO_MSS_QDSP6SS_RESET_RMSK)
#define HWIO_MSS_QDSP6SS_RESET_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_RESET_ADDR, m)
#define HWIO_MSS_QDSP6SS_RESET_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_RESET_ADDR,v)
#define HWIO_MSS_QDSP6SS_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_RESET_ADDR,m,v,HWIO_MSS_QDSP6SS_RESET_IN)
#define HWIO_MSS_QDSP6SS_RESET_CORE_ARCH_ARES_BMSK                                  0x1000
#define HWIO_MSS_QDSP6SS_RESET_CORE_ARCH_ARES_SHFT                                     0xc
#define HWIO_MSS_QDSP6SS_RESET_CORE_NONRET_ARES_BMSK                                 0x800
#define HWIO_MSS_QDSP6SS_RESET_CORE_NONRET_ARES_SHFT                                   0xb
#define HWIO_MSS_QDSP6SS_RESET_CORE_RET_ARES_BMSK                                    0x400
#define HWIO_MSS_QDSP6SS_RESET_CORE_RET_ARES_SHFT                                      0xa
#define HWIO_MSS_QDSP6SS_RESET_AXIM2_ARES_BMSK                                       0x200
#define HWIO_MSS_QDSP6SS_RESET_AXIM2_ARES_SHFT                                         0x9
#define HWIO_MSS_QDSP6SS_RESET_AXIS_ARES_BMSK                                        0x100
#define HWIO_MSS_QDSP6SS_RESET_AXIS_ARES_SHFT                                          0x8
#define HWIO_MSS_QDSP6SS_RESET_ATBM_ARES_BMSK                                         0x80
#define HWIO_MSS_QDSP6SS_RESET_ATBM_ARES_SHFT                                          0x7
#define HWIO_MSS_QDSP6SS_RESET_AHBM_ARES_BMSK                                         0x40
#define HWIO_MSS_QDSP6SS_RESET_AHBM_ARES_SHFT                                          0x6
#define HWIO_MSS_QDSP6SS_RESET_AXIM_ARES_BMSK                                         0x20
#define HWIO_MSS_QDSP6SS_RESET_AXIM_ARES_SHFT                                          0x5
#define HWIO_MSS_QDSP6SS_RESET_ETM_ISDB_ARES_BMSK                                     0x10
#define HWIO_MSS_QDSP6SS_RESET_ETM_ISDB_ARES_SHFT                                      0x4
#define HWIO_MSS_QDSP6SS_RESET_BUS_ARES_ENA_BMSK                                       0x4
#define HWIO_MSS_QDSP6SS_RESET_BUS_ARES_ENA_SHFT                                       0x2
#define HWIO_MSS_QDSP6SS_RESET_CORE_ARES_BMSK                                          0x2
#define HWIO_MSS_QDSP6SS_RESET_CORE_ARES_SHFT                                          0x1
#define HWIO_MSS_QDSP6SS_RESET_STOP_CORE_BMSK                                          0x1
#define HWIO_MSS_QDSP6SS_RESET_STOP_CORE_SHFT                                          0x0

#define HWIO_MSS_QDSP6SS_DBG_CFG_ADDR                                           (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000018)
#define HWIO_MSS_QDSP6SS_DBG_CFG_OFFS                                           (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000018)
#define HWIO_MSS_QDSP6SS_DBG_CFG_RMSK                                           0xffff0003
#define HWIO_MSS_QDSP6SS_DBG_CFG_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_DBG_CFG_ADDR, HWIO_MSS_QDSP6SS_DBG_CFG_RMSK)
#define HWIO_MSS_QDSP6SS_DBG_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_DBG_CFG_ADDR, m)
#define HWIO_MSS_QDSP6SS_DBG_CFG_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_DBG_CFG_ADDR,v)
#define HWIO_MSS_QDSP6SS_DBG_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_DBG_CFG_ADDR,m,v,HWIO_MSS_QDSP6SS_DBG_CFG_IN)
#define HWIO_MSS_QDSP6SS_DBG_CFG_DBG_SW_REG_BMSK                                0xff000000
#define HWIO_MSS_QDSP6SS_DBG_CFG_DBG_SW_REG_SHFT                                      0x18
#define HWIO_MSS_QDSP6SS_DBG_CFG_DBG_SPARE_BMSK                                   0xff0000
#define HWIO_MSS_QDSP6SS_DBG_CFG_DBG_SPARE_SHFT                                       0x10
#define HWIO_MSS_QDSP6SS_DBG_CFG_CTI_TIHS_ENA_BMSK                                     0x2
#define HWIO_MSS_QDSP6SS_DBG_CFG_CTI_TIHS_ENA_SHFT                                     0x1
#define HWIO_MSS_QDSP6SS_DBG_CFG_DBG_ARES_ENA_BMSK                                     0x1
#define HWIO_MSS_QDSP6SS_DBG_CFG_DBG_ARES_ENA_SHFT                                     0x0

#define HWIO_MSS_QDSP6SS_RET_CFG_ADDR                                           (MSS_QDSP6SS_PUB_REG_BASE      + 0x0000001c)
#define HWIO_MSS_QDSP6SS_RET_CFG_OFFS                                           (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MSS_QDSP6SS_RET_CFG_RMSK                                                  0x3
#define HWIO_MSS_QDSP6SS_RET_CFG_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_RET_CFG_ADDR, HWIO_MSS_QDSP6SS_RET_CFG_RMSK)
#define HWIO_MSS_QDSP6SS_RET_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_RET_CFG_ADDR, m)
#define HWIO_MSS_QDSP6SS_RET_CFG_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_RET_CFG_ADDR,v)
#define HWIO_MSS_QDSP6SS_RET_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_RET_CFG_ADDR,m,v,HWIO_MSS_QDSP6SS_RET_CFG_IN)
#define HWIO_MSS_QDSP6SS_RET_CFG_ARCH_ARES_ENA_BMSK                                    0x2
#define HWIO_MSS_QDSP6SS_RET_CFG_ARCH_ARES_ENA_SHFT                                    0x1
#define HWIO_MSS_QDSP6SS_RET_CFG_RET_ARES_ENA_BMSK                                     0x1
#define HWIO_MSS_QDSP6SS_RET_CFG_RET_ARES_ENA_SHFT                                     0x0

#define HWIO_MSS_QDSP6SS_GFMUX_CTL_ADDR                                         (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000020)
#define HWIO_MSS_QDSP6SS_GFMUX_CTL_OFFS                                         (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000020)
#define HWIO_MSS_QDSP6SS_GFMUX_CTL_RMSK                                              0x30f
#define HWIO_MSS_QDSP6SS_GFMUX_CTL_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_GFMUX_CTL_ADDR, HWIO_MSS_QDSP6SS_GFMUX_CTL_RMSK)
#define HWIO_MSS_QDSP6SS_GFMUX_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_GFMUX_CTL_ADDR, m)
#define HWIO_MSS_QDSP6SS_GFMUX_CTL_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_GFMUX_CTL_ADDR,v)
#define HWIO_MSS_QDSP6SS_GFMUX_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_GFMUX_CTL_ADDR,m,v,HWIO_MSS_QDSP6SS_GFMUX_CTL_IN)
#define HWIO_MSS_QDSP6SS_GFMUX_CTL_IDLE_CORE_CLK_EN_BMSK                             0x200
#define HWIO_MSS_QDSP6SS_GFMUX_CTL_IDLE_CORE_CLK_EN_SHFT                               0x9
#define HWIO_MSS_QDSP6SS_GFMUX_CTL_SRC_SWITCH_CLK_OVR_BMSK                           0x100
#define HWIO_MSS_QDSP6SS_GFMUX_CTL_SRC_SWITCH_CLK_OVR_SHFT                             0x8
#define HWIO_MSS_QDSP6SS_GFMUX_CTL_CLK_SRC_SEL_BMSK                                    0xc
#define HWIO_MSS_QDSP6SS_GFMUX_CTL_CLK_SRC_SEL_SHFT                                    0x2
#define HWIO_MSS_QDSP6SS_GFMUX_CTL_CLK_ENA_BMSK                                        0x2
#define HWIO_MSS_QDSP6SS_GFMUX_CTL_CLK_ENA_SHFT                                        0x1
#define HWIO_MSS_QDSP6SS_GFMUX_CTL_CLK_ARES_BMSK                                       0x1
#define HWIO_MSS_QDSP6SS_GFMUX_CTL_CLK_ARES_SHFT                                       0x0

#define HWIO_MSS_QDSP6SS_GFMUX_STATUS_ADDR                                      (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000024)
#define HWIO_MSS_QDSP6SS_GFMUX_STATUS_OFFS                                      (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000024)
#define HWIO_MSS_QDSP6SS_GFMUX_STATUS_RMSK                                            0x1f
#define HWIO_MSS_QDSP6SS_GFMUX_STATUS_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_GFMUX_STATUS_ADDR, HWIO_MSS_QDSP6SS_GFMUX_STATUS_RMSK)
#define HWIO_MSS_QDSP6SS_GFMUX_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_GFMUX_STATUS_ADDR, m)
#define HWIO_MSS_QDSP6SS_GFMUX_STATUS_SEL_STATUS_BMSK                                 0x1e
#define HWIO_MSS_QDSP6SS_GFMUX_STATUS_SEL_STATUS_SHFT                                  0x1
#define HWIO_MSS_QDSP6SS_GFMUX_STATUS_SWITCH_STATUS_BMSK                               0x1
#define HWIO_MSS_QDSP6SS_GFMUX_STATUS_SWITCH_STATUS_SHFT                               0x0

#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_ADDR                                     (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000028)
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_OFFS                                     (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000028)
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_RMSK                                     0x80000013
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_ADDR, HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_RMSK)
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_ADDR, m)
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_ADDR,v)
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_ADDR,m,v,HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_IN)
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_ROOT_OFF_BMSK                            0x80000000
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_ROOT_OFF_SHFT                                  0x1f
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                            0x10
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                             0x4
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_ROOT_EN_BMSK                                    0x2
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_ROOT_EN_SHFT                                    0x1
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_ROOT_EN_DISABLE_FVAL                            0x0
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_ROOT_EN_ENABLE_FVAL                             0x1
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_UPDATE_BMSK                                     0x1
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_UPDATE_SHFT                                     0x0
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_UPDATE_DISABLE_FVAL                             0x0
#define HWIO_MSS_QDSP6SS_CORE_CMD_RCGR_UPDATE_ENABLE_FVAL                              0x1

#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_ADDR                                     (MSS_QDSP6SS_PUB_REG_BASE      + 0x0000002c)
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_OFFS                                     (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_RMSK                                          0x71f
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_ADDR, HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_RMSK)
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_ADDR, m)
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_ADDR,v)
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_ADDR,m,v,HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_IN)
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_BMSK                                  0x700
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SHFT                                    0x8
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SRC0_FVAL                               0x0
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SRC1_FVAL                               0x1
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SRC2_FVAL                               0x2
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SRC3_FVAL                               0x3
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SRC4_FVAL                               0x4
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SRC5_FVAL                               0x5
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SRC6_FVAL                               0x6
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_SEL_SRC7_FVAL                               0x7
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_BMSK                                   0x1f
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_SHFT                                    0x0
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_BYPASS_FVAL                             0x0
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV1_FVAL                               0x1
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                             0x2
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV2_FVAL                               0x3
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                             0x4
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV3_FVAL                               0x5
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                             0x6
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV4_FVAL                               0x7
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                             0x8
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV5_FVAL                               0x9
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                             0xa
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV6_FVAL                               0xb
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                             0xc
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV7_FVAL                               0xd
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                             0xe
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV8_FVAL                               0xf
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                            0x10
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV9_FVAL                              0x11
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                            0x12
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV10_FVAL                             0x13
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                           0x14
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV11_FVAL                             0x15
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                           0x16
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV12_FVAL                             0x17
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                           0x18
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV13_FVAL                             0x19
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                           0x1a
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV14_FVAL                             0x1b
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                           0x1c
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV15_FVAL                             0x1d
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                           0x1e
#define HWIO_MSS_QDSP6SS_CORE_CFG_RCGR_SRC_DIV_DIV16_FVAL                             0x1f

#define HWIO_MSS_QDSP6SS_PWR_CTL_ADDR                                           (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000030)
#define HWIO_MSS_QDSP6SS_PWR_CTL_OFFS                                           (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000030)
#define HWIO_MSS_QDSP6SS_PWR_CTL_RMSK                                            0x77fffff
#define HWIO_MSS_QDSP6SS_PWR_CTL_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_PWR_CTL_ADDR, HWIO_MSS_QDSP6SS_PWR_CTL_RMSK)
#define HWIO_MSS_QDSP6SS_PWR_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_PWR_CTL_ADDR, m)
#define HWIO_MSS_QDSP6SS_PWR_CTL_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_PWR_CTL_ADDR,v)
#define HWIO_MSS_QDSP6SS_PWR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_PWR_CTL_ADDR,m,v,HWIO_MSS_QDSP6SS_PWR_CTL_IN)
#define HWIO_MSS_QDSP6SS_PWR_CTL_LDO_PWR_UP_BMSK                                 0x4000000
#define HWIO_MSS_QDSP6SS_PWR_CTL_LDO_PWR_UP_SHFT                                      0x1a
#define HWIO_MSS_QDSP6SS_PWR_CTL_LDO_BYP_BMSK                                    0x2000000
#define HWIO_MSS_QDSP6SS_PWR_CTL_LDO_BYP_SHFT                                         0x19
#define HWIO_MSS_QDSP6SS_PWR_CTL_BHS_ON_BMSK                                     0x1000000
#define HWIO_MSS_QDSP6SS_PWR_CTL_BHS_ON_SHFT                                          0x18
#define HWIO_MSS_QDSP6SS_PWR_CTL_CLAMP_QMC_MEM_BMSK                               0x400000
#define HWIO_MSS_QDSP6SS_PWR_CTL_CLAMP_QMC_MEM_SHFT                                   0x16
#define HWIO_MSS_QDSP6SS_PWR_CTL_CLAMP_WL_BMSK                                    0x200000
#define HWIO_MSS_QDSP6SS_PWR_CTL_CLAMP_WL_SHFT                                        0x15
#define HWIO_MSS_QDSP6SS_PWR_CTL_CLAMP_IO_BMSK                                    0x100000
#define HWIO_MSS_QDSP6SS_PWR_CTL_CLAMP_IO_SHFT                                        0x14
#define HWIO_MSS_QDSP6SS_PWR_CTL_SLP_RET_N_BMSK                                    0x80000
#define HWIO_MSS_QDSP6SS_PWR_CTL_SLP_RET_N_SHFT                                       0x13
#define HWIO_MSS_QDSP6SS_PWR_CTL_L2DATA_STBY_N_BMSK                                0x40000
#define HWIO_MSS_QDSP6SS_PWR_CTL_L2DATA_STBY_N_SHFT                                   0x12
#define HWIO_MSS_QDSP6SS_PWR_CTL_ETB_SLP_NRET_N_BMSK                               0x20000
#define HWIO_MSS_QDSP6SS_PWR_CTL_ETB_SLP_NRET_N_SHFT                                  0x11
#define HWIO_MSS_QDSP6SS_PWR_CTL_L1IU_SLP_NRET_N_BMSK                              0x18000
#define HWIO_MSS_QDSP6SS_PWR_CTL_L1IU_SLP_NRET_N_SHFT                                  0xf
#define HWIO_MSS_QDSP6SS_PWR_CTL_L1DU_SLP_NRET_N_BMSK                               0x6000
#define HWIO_MSS_QDSP6SS_PWR_CTL_L1DU_SLP_NRET_N_SHFT                                  0xd
#define HWIO_MSS_QDSP6SS_PWR_CTL_L2PLRU_SLP_NRET_N_BMSK                             0x1000
#define HWIO_MSS_QDSP6SS_PWR_CTL_L2PLRU_SLP_NRET_N_SHFT                                0xc
#define HWIO_MSS_QDSP6SS_PWR_CTL_L2TAG_SLP_NRET_N_BMSK                               0xf00
#define HWIO_MSS_QDSP6SS_PWR_CTL_L2TAG_SLP_NRET_N_SHFT                                 0x8
#define HWIO_MSS_QDSP6SS_PWR_CTL_L2DATA_SLP_NRET_N_BMSK                               0xff
#define HWIO_MSS_QDSP6SS_PWR_CTL_L2DATA_SLP_NRET_N_SHFT                                0x0

#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_ADDR                                      (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000034)
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_OFFS                                      (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000034)
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_RMSK                                          0xffff
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_CGC_OVERRIDE_ADDR, HWIO_MSS_QDSP6SS_CGC_OVERRIDE_RMSK)
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_CGC_OVERRIDE_ADDR, m)
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_CGC_OVERRIDE_ADDR,v)
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_CGC_OVERRIDE_ADDR,m,v,HWIO_MSS_QDSP6SS_CGC_OVERRIDE_IN)
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_CP_CLK_EN_BMSK                                0x8000
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_CP_CLK_EN_SHFT                                   0xf
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_AXIM2_CLK_EN_BMSK                             0x4000
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_AXIM2_CLK_EN_SHFT                                0xe
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_AXIS_CLK_EN_BMSK                              0x2000
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_AXIS_CLK_EN_SHFT                                 0xd
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_AXIM_CLK_EN_BMSK                              0x1000
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_AXIM_CLK_EN_SHFT                                 0xc
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_AHBM_CLK_EN_BMSK                               0x800
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_AHBM_CLK_EN_SHFT                                 0xb
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_AHBS_CLK_EN_BMSK                               0x400
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_AHBS_CLK_EN_SHFT                                 0xa
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_PRIV_AHBS_CLK_EN_BMSK                          0x300
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_PRIV_AHBS_CLK_EN_SHFT                            0x8
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_TCXO_CLK_EN_BMSK                                0x80
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_TCXO_CLK_EN_SHFT                                 0x7
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_L2VIC_AHBS_CLK_EN_BMSK                          0x60
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_L2VIC_AHBS_CLK_EN_SHFT                           0x5
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_TEST_AHBS_CLK_EN_BMSK                           0x10
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_TEST_AHBS_CLK_EN_SHFT                            0x4
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_PUB_AHBS_CLK_EN_BMSK                             0x8
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_PUB_AHBS_CLK_EN_SHFT                             0x3
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_CORE_BUS_EN_BMSK                                 0x4
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_CORE_BUS_EN_SHFT                                 0x2
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_CORE_RCLK_EN_BMSK                                0x2
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_CORE_RCLK_EN_SHFT                                0x1
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_CORE_CLK_EN_BMSK                                 0x1
#define HWIO_MSS_QDSP6SS_CGC_OVERRIDE_CORE_CLK_EN_SHFT                                 0x0

#define HWIO_MSS_QDSP6SS_XO_CBCR_ADDR                                           (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000038)
#define HWIO_MSS_QDSP6SS_XO_CBCR_OFFS                                           (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000038)
#define HWIO_MSS_QDSP6SS_XO_CBCR_RMSK                                           0x80000001
#define HWIO_MSS_QDSP6SS_XO_CBCR_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_XO_CBCR_ADDR, HWIO_MSS_QDSP6SS_XO_CBCR_RMSK)
#define HWIO_MSS_QDSP6SS_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_XO_CBCR_ADDR, m)
#define HWIO_MSS_QDSP6SS_XO_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_XO_CBCR_ADDR,v)
#define HWIO_MSS_QDSP6SS_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_XO_CBCR_ADDR,m,v,HWIO_MSS_QDSP6SS_XO_CBCR_IN)
#define HWIO_MSS_QDSP6SS_XO_CBCR_CLKOFF_BMSK                                    0x80000000
#define HWIO_MSS_QDSP6SS_XO_CBCR_CLKOFF_SHFT                                          0x1f
#define HWIO_MSS_QDSP6SS_XO_CBCR_CLKEN_BMSK                                            0x1
#define HWIO_MSS_QDSP6SS_XO_CBCR_CLKEN_SHFT                                            0x0

#define HWIO_MSS_QDSP6SS_SLEEP_CBCR_ADDR                                        (MSS_QDSP6SS_PUB_REG_BASE      + 0x0000003c)
#define HWIO_MSS_QDSP6SS_SLEEP_CBCR_OFFS                                        (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MSS_QDSP6SS_SLEEP_CBCR_RMSK                                        0x80000001
#define HWIO_MSS_QDSP6SS_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_SLEEP_CBCR_ADDR, HWIO_MSS_QDSP6SS_SLEEP_CBCR_RMSK)
#define HWIO_MSS_QDSP6SS_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_SLEEP_CBCR_ADDR, m)
#define HWIO_MSS_QDSP6SS_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_SLEEP_CBCR_ADDR,v)
#define HWIO_MSS_QDSP6SS_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_SLEEP_CBCR_ADDR,m,v,HWIO_MSS_QDSP6SS_SLEEP_CBCR_IN)
#define HWIO_MSS_QDSP6SS_SLEEP_CBCR_CLKOFF_BMSK                                 0x80000000
#define HWIO_MSS_QDSP6SS_SLEEP_CBCR_CLKOFF_SHFT                                       0x1f
#define HWIO_MSS_QDSP6SS_SLEEP_CBCR_CLKEN_BMSK                                         0x1
#define HWIO_MSS_QDSP6SS_SLEEP_CBCR_CLKEN_SHFT                                         0x0

#define HWIO_MSS_QDSP6SS_NMI_ADDR                                               (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000040)
#define HWIO_MSS_QDSP6SS_NMI_OFFS                                               (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000040)
#define HWIO_MSS_QDSP6SS_NMI_RMSK                                                      0x3
#define HWIO_MSS_QDSP6SS_NMI_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_NMI_ADDR,v)
#define HWIO_MSS_QDSP6SS_NMI_CLEAR_STATUS_BMSK                                         0x2
#define HWIO_MSS_QDSP6SS_NMI_CLEAR_STATUS_SHFT                                         0x1
#define HWIO_MSS_QDSP6SS_NMI_SET_NMI_BMSK                                              0x1
#define HWIO_MSS_QDSP6SS_NMI_SET_NMI_SHFT                                              0x0

#define HWIO_MSS_QDSP6SS_NMI_STATUS_ADDR                                        (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000044)
#define HWIO_MSS_QDSP6SS_NMI_STATUS_OFFS                                        (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000044)
#define HWIO_MSS_QDSP6SS_NMI_STATUS_RMSK                                               0x3
#define HWIO_MSS_QDSP6SS_NMI_STATUS_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_NMI_STATUS_ADDR, HWIO_MSS_QDSP6SS_NMI_STATUS_RMSK)
#define HWIO_MSS_QDSP6SS_NMI_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_NMI_STATUS_ADDR, m)
#define HWIO_MSS_QDSP6SS_NMI_STATUS_WDOG_TRIG_BMSK                                     0x2
#define HWIO_MSS_QDSP6SS_NMI_STATUS_WDOG_TRIG_SHFT                                     0x1
#define HWIO_MSS_QDSP6SS_NMI_STATUS_PUBCSR_TRIG_BMSK                                   0x1
#define HWIO_MSS_QDSP6SS_NMI_STATUS_PUBCSR_TRIG_SHFT                                   0x0

#define HWIO_MSS_QDSP6SS_CLOCK_SPDM_MON_ADDR                                    (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000048)
#define HWIO_MSS_QDSP6SS_CLOCK_SPDM_MON_OFFS                                    (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000048)
#define HWIO_MSS_QDSP6SS_CLOCK_SPDM_MON_RMSK                                           0x1
#define HWIO_MSS_QDSP6SS_CLOCK_SPDM_MON_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_CLOCK_SPDM_MON_ADDR, HWIO_MSS_QDSP6SS_CLOCK_SPDM_MON_RMSK)
#define HWIO_MSS_QDSP6SS_CLOCK_SPDM_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_CLOCK_SPDM_MON_ADDR, m)
#define HWIO_MSS_QDSP6SS_CLOCK_SPDM_MON_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_CLOCK_SPDM_MON_ADDR,v)
#define HWIO_MSS_QDSP6SS_CLOCK_SPDM_MON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_CLOCK_SPDM_MON_ADDR,m,v,HWIO_MSS_QDSP6SS_CLOCK_SPDM_MON_IN)
#define HWIO_MSS_QDSP6SS_CLOCK_SPDM_MON_Q6_MON_CLKEN_BMSK                              0x1
#define HWIO_MSS_QDSP6SS_CLOCK_SPDM_MON_Q6_MON_CLKEN_SHFT                              0x0

#define HWIO_MSS_QDSP6SS_STATERET_CTL_ADDR                                      (MSS_QDSP6SS_PUB_REG_BASE      + 0x0000004c)
#define HWIO_MSS_QDSP6SS_STATERET_CTL_OFFS                                      (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MSS_QDSP6SS_STATERET_CTL_RMSK                                             0xf
#define HWIO_MSS_QDSP6SS_STATERET_CTL_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_STATERET_CTL_ADDR, HWIO_MSS_QDSP6SS_STATERET_CTL_RMSK)
#define HWIO_MSS_QDSP6SS_STATERET_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_STATERET_CTL_ADDR, m)
#define HWIO_MSS_QDSP6SS_STATERET_CTL_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_STATERET_CTL_ADDR,v)
#define HWIO_MSS_QDSP6SS_STATERET_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_STATERET_CTL_ADDR,m,v,HWIO_MSS_QDSP6SS_STATERET_CTL_IN)
#define HWIO_MSS_QDSP6SS_STATERET_CTL_WAKEUP_IN_BMSK                                   0x8
#define HWIO_MSS_QDSP6SS_STATERET_CTL_WAKEUP_IN_SHFT                                   0x3
#define HWIO_MSS_QDSP6SS_STATERET_CTL_WAKE_IRQ_BMSK                                    0x4
#define HWIO_MSS_QDSP6SS_STATERET_CTL_WAKE_IRQ_SHFT                                    0x2
#define HWIO_MSS_QDSP6SS_STATERET_CTL_RESTORE_BMSK                                     0x2
#define HWIO_MSS_QDSP6SS_STATERET_CTL_RESTORE_SHFT                                     0x1
#define HWIO_MSS_QDSP6SS_STATERET_CTL_SAVE_BMSK                                        0x1
#define HWIO_MSS_QDSP6SS_STATERET_CTL_SAVE_SHFT                                        0x0

#define HWIO_MSS_QDSP6SS_LDO_CFG0_ADDR                                          (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000050)
#define HWIO_MSS_QDSP6SS_LDO_CFG0_OFFS                                          (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000050)
#define HWIO_MSS_QDSP6SS_LDO_CFG0_RMSK                                           0x500ff00
#define HWIO_MSS_QDSP6SS_LDO_CFG0_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_CFG0_ADDR, HWIO_MSS_QDSP6SS_LDO_CFG0_RMSK)
#define HWIO_MSS_QDSP6SS_LDO_CFG0_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_CFG0_ADDR, m)
#define HWIO_MSS_QDSP6SS_LDO_CFG0_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_LDO_CFG0_ADDR,v)
#define HWIO_MSS_QDSP6SS_LDO_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_LDO_CFG0_ADDR,m,v,HWIO_MSS_QDSP6SS_LDO_CFG0_IN)
#define HWIO_MSS_QDSP6SS_LDO_CFG0_LDO_TEST_BMSK                                  0x4000000
#define HWIO_MSS_QDSP6SS_LDO_CFG0_LDO_TEST_SHFT                                       0x1a
#define HWIO_MSS_QDSP6SS_LDO_CFG0_IDAC_EN_BMSK                                   0x1000000
#define HWIO_MSS_QDSP6SS_LDO_CFG0_IDAC_EN_SHFT                                        0x18
#define HWIO_MSS_QDSP6SS_LDO_CFG0_LDO_CTL1_BMSK                                     0xff00
#define HWIO_MSS_QDSP6SS_LDO_CFG0_LDO_CTL1_SHFT                                        0x8

#define HWIO_MSS_QDSP6SS_LDO_CFG1_ADDR                                          (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000054)
#define HWIO_MSS_QDSP6SS_LDO_CFG1_OFFS                                          (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000054)
#define HWIO_MSS_QDSP6SS_LDO_CFG1_RMSK                                              0x3fff
#define HWIO_MSS_QDSP6SS_LDO_CFG1_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_CFG1_ADDR, HWIO_MSS_QDSP6SS_LDO_CFG1_RMSK)
#define HWIO_MSS_QDSP6SS_LDO_CFG1_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_CFG1_ADDR, m)
#define HWIO_MSS_QDSP6SS_LDO_CFG1_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_LDO_CFG1_ADDR,v)
#define HWIO_MSS_QDSP6SS_LDO_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_LDO_CFG1_ADDR,m,v,HWIO_MSS_QDSP6SS_LDO_CFG1_IN)
#define HWIO_MSS_QDSP6SS_LDO_CFG1_LDO_VREF_TRIM_SEL_BMSK                            0x2000
#define HWIO_MSS_QDSP6SS_LDO_CFG1_LDO_VREF_TRIM_SEL_SHFT                               0xd
#define HWIO_MSS_QDSP6SS_LDO_CFG1_LDO_VREF_TRIM_SW_BMSK                             0x1f00
#define HWIO_MSS_QDSP6SS_LDO_CFG1_LDO_VREF_TRIM_SW_SHFT                                0x8
#define HWIO_MSS_QDSP6SS_LDO_CFG1_DIG_CTL_BMSK                                        0xff
#define HWIO_MSS_QDSP6SS_LDO_CFG1_DIG_CTL_SHFT                                         0x0

#define HWIO_MSS_QDSP6SS_LDO_CFG2_ADDR                                          (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000058)
#define HWIO_MSS_QDSP6SS_LDO_CFG2_OFFS                                          (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000058)
#define HWIO_MSS_QDSP6SS_LDO_CFG2_RMSK                                              0xffff
#define HWIO_MSS_QDSP6SS_LDO_CFG2_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_CFG2_ADDR, HWIO_MSS_QDSP6SS_LDO_CFG2_RMSK)
#define HWIO_MSS_QDSP6SS_LDO_CFG2_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_CFG2_ADDR, m)
#define HWIO_MSS_QDSP6SS_LDO_CFG2_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_LDO_CFG2_ADDR,v)
#define HWIO_MSS_QDSP6SS_LDO_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_LDO_CFG2_ADDR,m,v,HWIO_MSS_QDSP6SS_LDO_CFG2_IN)
#define HWIO_MSS_QDSP6SS_LDO_CFG2_REF_CTL_BMSK                                      0xff00
#define HWIO_MSS_QDSP6SS_LDO_CFG2_REF_CTL_SHFT                                         0x8
#define HWIO_MSS_QDSP6SS_LDO_CFG2_IDAC_CTL1_BMSK                                      0xff
#define HWIO_MSS_QDSP6SS_LDO_CFG2_IDAC_CTL1_SHFT                                       0x0

#define HWIO_MSS_QDSP6SS_LDO_VREF_SET_ADDR                                      (MSS_QDSP6SS_PUB_REG_BASE      + 0x0000005c)
#define HWIO_MSS_QDSP6SS_LDO_VREF_SET_OFFS                                      (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MSS_QDSP6SS_LDO_VREF_SET_RMSK                                         0x37f7f
#define HWIO_MSS_QDSP6SS_LDO_VREF_SET_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_VREF_SET_ADDR, HWIO_MSS_QDSP6SS_LDO_VREF_SET_RMSK)
#define HWIO_MSS_QDSP6SS_LDO_VREF_SET_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_VREF_SET_ADDR, m)
#define HWIO_MSS_QDSP6SS_LDO_VREF_SET_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_LDO_VREF_SET_ADDR,v)
#define HWIO_MSS_QDSP6SS_LDO_VREF_SET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_LDO_VREF_SET_ADDR,m,v,HWIO_MSS_QDSP6SS_LDO_VREF_SET_IN)
#define HWIO_MSS_QDSP6SS_LDO_VREF_SET_LDO_VREF_SEL_BMSK                            0x20000
#define HWIO_MSS_QDSP6SS_LDO_VREF_SET_LDO_VREF_SEL_SHFT                               0x11
#define HWIO_MSS_QDSP6SS_LDO_VREF_SET_LDO_VREF_SEL_RST_BMSK                        0x10000
#define HWIO_MSS_QDSP6SS_LDO_VREF_SET_LDO_VREF_SEL_RST_SHFT                           0x10
#define HWIO_MSS_QDSP6SS_LDO_VREF_SET_VREF_RET_BMSK                                 0x7f00
#define HWIO_MSS_QDSP6SS_LDO_VREF_SET_VREF_RET_SHFT                                    0x8
#define HWIO_MSS_QDSP6SS_LDO_VREF_SET_VREF_LDO_BMSK                                   0x7f
#define HWIO_MSS_QDSP6SS_LDO_VREF_SET_VREF_LDO_SHFT                                    0x0

#define HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_ADDR                                 (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000060)
#define HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_OFFS                                 (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000060)
#define HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_RMSK                                   0xffffff
#define HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_ADDR, HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_RMSK)
#define HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_ADDR, m)
#define HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_ADDR,v)
#define HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_ADDR,m,v,HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_IN)
#define HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_LD_MSB_BMSK                            0xff0000
#define HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_LD_MSB_SHFT                                0x10
#define HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_LD_LSB_BMSK                              0xff00
#define HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_LD_LSB_SHFT                                 0x8
#define HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_OSC_CTL_BMSK                               0xff
#define HWIO_MSS_QDSP6SS_LDO_VREF_TEST_CFG_OSC_CTL_SHFT                                0x0

#define HWIO_MSS_QDSP6SS_LDO_VREF_CMD_ADDR                                      (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000064)
#define HWIO_MSS_QDSP6SS_LDO_VREF_CMD_OFFS                                      (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000064)
#define HWIO_MSS_QDSP6SS_LDO_VREF_CMD_RMSK                                             0x1
#define HWIO_MSS_QDSP6SS_LDO_VREF_CMD_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_LDO_VREF_CMD_ADDR,v)
#define HWIO_MSS_QDSP6SS_LDO_VREF_CMD_LDO_VREF_SEL_UPDATE_BMSK                         0x1
#define HWIO_MSS_QDSP6SS_LDO_VREF_CMD_LDO_VREF_SEL_UPDATE_SHFT                         0x0

#define HWIO_MSS_QDSP6SS_QMC_SVS_CTL_ADDR                                       (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000068)
#define HWIO_MSS_QDSP6SS_QMC_SVS_CTL_OFFS                                       (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000068)
#define HWIO_MSS_QDSP6SS_QMC_SVS_CTL_RMSK                                              0x3
#define HWIO_MSS_QDSP6SS_QMC_SVS_CTL_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_QMC_SVS_CTL_ADDR, HWIO_MSS_QDSP6SS_QMC_SVS_CTL_RMSK)
#define HWIO_MSS_QDSP6SS_QMC_SVS_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_QMC_SVS_CTL_ADDR, m)
#define HWIO_MSS_QDSP6SS_QMC_SVS_CTL_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_QMC_SVS_CTL_ADDR,v)
#define HWIO_MSS_QDSP6SS_QMC_SVS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_QMC_SVS_CTL_ADDR,m,v,HWIO_MSS_QDSP6SS_QMC_SVS_CTL_IN)
#define HWIO_MSS_QDSP6SS_QMC_SVS_CTL_QMC_MEM_SVS_SEL_BMSK                              0x2
#define HWIO_MSS_QDSP6SS_QMC_SVS_CTL_QMC_MEM_SVS_SEL_SHFT                              0x1
#define HWIO_MSS_QDSP6SS_QMC_SVS_CTL_QMC_MEM_SVS_BMSK                                  0x1
#define HWIO_MSS_QDSP6SS_QMC_SVS_CTL_QMC_MEM_SVS_SHFT                                  0x0

#define HWIO_MSS_QDSP6SS_BHS_STATUS_ADDR                                        (MSS_QDSP6SS_PUB_REG_BASE      + 0x0000006c)
#define HWIO_MSS_QDSP6SS_BHS_STATUS_OFFS                                        (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x0000006c)
#define HWIO_MSS_QDSP6SS_BHS_STATUS_RMSK                                               0x1
#define HWIO_MSS_QDSP6SS_BHS_STATUS_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_BHS_STATUS_ADDR, HWIO_MSS_QDSP6SS_BHS_STATUS_RMSK)
#define HWIO_MSS_QDSP6SS_BHS_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_BHS_STATUS_ADDR, m)
#define HWIO_MSS_QDSP6SS_BHS_STATUS_BHS_EN_REST_ACK_BMSK                               0x1
#define HWIO_MSS_QDSP6SS_BHS_STATUS_BHS_EN_REST_ACK_SHFT                               0x0

#define HWIO_MSS_QDSP6SS_LDO_EFUSE_STATUS_ADDR                                  (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000070)
#define HWIO_MSS_QDSP6SS_LDO_EFUSE_STATUS_OFFS                                  (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000070)
#define HWIO_MSS_QDSP6SS_LDO_EFUSE_STATUS_RMSK                                        0x3f
#define HWIO_MSS_QDSP6SS_LDO_EFUSE_STATUS_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_EFUSE_STATUS_ADDR, HWIO_MSS_QDSP6SS_LDO_EFUSE_STATUS_RMSK)
#define HWIO_MSS_QDSP6SS_LDO_EFUSE_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_EFUSE_STATUS_ADDR, m)
#define HWIO_MSS_QDSP6SS_LDO_EFUSE_STATUS_LDO_VREF_TRIM_BMSK                          0x3e
#define HWIO_MSS_QDSP6SS_LDO_EFUSE_STATUS_LDO_VREF_TRIM_SHFT                           0x1
#define HWIO_MSS_QDSP6SS_LDO_EFUSE_STATUS_LDO_EN_BMSK                                  0x1
#define HWIO_MSS_QDSP6SS_LDO_EFUSE_STATUS_LDO_EN_SHFT                                  0x0

#define HWIO_MSS_QDSP6SS_BHS_CTL_ADDR                                           (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000074)
#define HWIO_MSS_QDSP6SS_BHS_CTL_OFFS                                           (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000074)
#define HWIO_MSS_QDSP6SS_BHS_CTL_RMSK                                                  0xf
#define HWIO_MSS_QDSP6SS_BHS_CTL_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_BHS_CTL_ADDR, HWIO_MSS_QDSP6SS_BHS_CTL_RMSK)
#define HWIO_MSS_QDSP6SS_BHS_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_BHS_CTL_ADDR, m)
#define HWIO_MSS_QDSP6SS_BHS_CTL_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_BHS_CTL_ADDR,v)
#define HWIO_MSS_QDSP6SS_BHS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_BHS_CTL_ADDR,m,v,HWIO_MSS_QDSP6SS_BHS_CTL_IN)
#define HWIO_MSS_QDSP6SS_BHS_CTL_DRIVE_SEL_BMSK                                        0xf
#define HWIO_MSS_QDSP6SS_BHS_CTL_DRIVE_SEL_SHFT                                        0x0

#define HWIO_MSS_QDSP6SS_SPM_SW_TRIG_ADDR                                       (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000080)
#define HWIO_MSS_QDSP6SS_SPM_SW_TRIG_OFFS                                       (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000080)
#define HWIO_MSS_QDSP6SS_SPM_SW_TRIG_RMSK                                              0x3
#define HWIO_MSS_QDSP6SS_SPM_SW_TRIG_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_SPM_SW_TRIG_ADDR,v)
#define HWIO_MSS_QDSP6SS_SPM_SW_TRIG_CMD_BMSK                                          0x3
#define HWIO_MSS_QDSP6SS_SPM_SW_TRIG_CMD_SHFT                                          0x0

#define HWIO_MSS_QDSP6SS_SPM_TRIG_STATUS_ADDR                                   (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000084)
#define HWIO_MSS_QDSP6SS_SPM_TRIG_STATUS_OFFS                                   (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000084)
#define HWIO_MSS_QDSP6SS_SPM_TRIG_STATUS_RMSK                                          0x3
#define HWIO_MSS_QDSP6SS_SPM_TRIG_STATUS_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_SPM_TRIG_STATUS_ADDR, HWIO_MSS_QDSP6SS_SPM_TRIG_STATUS_RMSK)
#define HWIO_MSS_QDSP6SS_SPM_TRIG_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_SPM_TRIG_STATUS_ADDR, m)
#define HWIO_MSS_QDSP6SS_SPM_TRIG_STATUS_BUSY_BMSK                                     0x3
#define HWIO_MSS_QDSP6SS_SPM_TRIG_STATUS_BUSY_SHFT                                     0x0

#define HWIO_MSS_QDSP6SS_INTF_HALTREQ_ADDR                                      (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000088)
#define HWIO_MSS_QDSP6SS_INTF_HALTREQ_OFFS                                      (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000088)
#define HWIO_MSS_QDSP6SS_INTF_HALTREQ_RMSK                                             0x7
#define HWIO_MSS_QDSP6SS_INTF_HALTREQ_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_INTF_HALTREQ_ADDR, HWIO_MSS_QDSP6SS_INTF_HALTREQ_RMSK)
#define HWIO_MSS_QDSP6SS_INTF_HALTREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_INTF_HALTREQ_ADDR, m)
#define HWIO_MSS_QDSP6SS_INTF_HALTREQ_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_INTF_HALTREQ_ADDR,v)
#define HWIO_MSS_QDSP6SS_INTF_HALTREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_INTF_HALTREQ_ADDR,m,v,HWIO_MSS_QDSP6SS_INTF_HALTREQ_IN)
#define HWIO_MSS_QDSP6SS_INTF_HALTREQ_AXIM2_BMSK                                       0x4
#define HWIO_MSS_QDSP6SS_INTF_HALTREQ_AXIM2_SHFT                                       0x2
#define HWIO_MSS_QDSP6SS_INTF_HALTREQ_AXIM_BMSK                                        0x2
#define HWIO_MSS_QDSP6SS_INTF_HALTREQ_AXIM_SHFT                                        0x1
#define HWIO_MSS_QDSP6SS_INTF_HALTREQ_ALL_BMSK                                         0x1
#define HWIO_MSS_QDSP6SS_INTF_HALTREQ_ALL_SHFT                                         0x0

#define HWIO_MSS_QDSP6SS_INTF_HALTACK_ADDR                                      (MSS_QDSP6SS_PUB_REG_BASE      + 0x0000008c)
#define HWIO_MSS_QDSP6SS_INTF_HALTACK_OFFS                                      (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MSS_QDSP6SS_INTF_HALTACK_RMSK                                             0x7
#define HWIO_MSS_QDSP6SS_INTF_HALTACK_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_INTF_HALTACK_ADDR, HWIO_MSS_QDSP6SS_INTF_HALTACK_RMSK)
#define HWIO_MSS_QDSP6SS_INTF_HALTACK_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_INTF_HALTACK_ADDR, m)
#define HWIO_MSS_QDSP6SS_INTF_HALTACK_AXIM2_BMSK                                       0x4
#define HWIO_MSS_QDSP6SS_INTF_HALTACK_AXIM2_SHFT                                       0x2
#define HWIO_MSS_QDSP6SS_INTF_HALTACK_AXIM_BMSK                                        0x2
#define HWIO_MSS_QDSP6SS_INTF_HALTACK_AXIM_SHFT                                        0x1
#define HWIO_MSS_QDSP6SS_INTF_HALTACK_ALL_BMSK                                         0x1
#define HWIO_MSS_QDSP6SS_INTF_HALTACK_ALL_SHFT                                         0x0

#define HWIO_MSS_QDSP6SS_INTFCLAMP_SET_ADDR                                     (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000090)
#define HWIO_MSS_QDSP6SS_INTFCLAMP_SET_OFFS                                     (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000090)
#define HWIO_MSS_QDSP6SS_INTFCLAMP_SET_RMSK                                            0xf
#define HWIO_MSS_QDSP6SS_INTFCLAMP_SET_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_INTFCLAMP_SET_ADDR,v)
#define HWIO_MSS_QDSP6SS_INTFCLAMP_SET_AXIM2_CLAMP_E_BMSK                              0x8
#define HWIO_MSS_QDSP6SS_INTFCLAMP_SET_AXIM2_CLAMP_E_SHFT                              0x3
#define HWIO_MSS_QDSP6SS_INTFCLAMP_SET_AXIM2_CLAMP_L_BMSK                              0x4
#define HWIO_MSS_QDSP6SS_INTFCLAMP_SET_AXIM2_CLAMP_L_SHFT                              0x2
#define HWIO_MSS_QDSP6SS_INTFCLAMP_SET_AXIM_CLAMP_E_BMSK                               0x2
#define HWIO_MSS_QDSP6SS_INTFCLAMP_SET_AXIM_CLAMP_E_SHFT                               0x1
#define HWIO_MSS_QDSP6SS_INTFCLAMP_SET_AXIM_CLAMP_L_BMSK                               0x1
#define HWIO_MSS_QDSP6SS_INTFCLAMP_SET_AXIM_CLAMP_L_SHFT                               0x0

#define HWIO_MSS_QDSP6SS_INTFCLAMP_CLEAR_ADDR                                   (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000094)
#define HWIO_MSS_QDSP6SS_INTFCLAMP_CLEAR_OFFS                                   (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000094)
#define HWIO_MSS_QDSP6SS_INTFCLAMP_CLEAR_RMSK                                          0xf
#define HWIO_MSS_QDSP6SS_INTFCLAMP_CLEAR_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_INTFCLAMP_CLEAR_ADDR,v)
#define HWIO_MSS_QDSP6SS_INTFCLAMP_CLEAR_AXIM2_CLAMP_E_BMSK                            0x8
#define HWIO_MSS_QDSP6SS_INTFCLAMP_CLEAR_AXIM2_CLAMP_E_SHFT                            0x3
#define HWIO_MSS_QDSP6SS_INTFCLAMP_CLEAR_AXIM2_CLAMP_L_BMSK                            0x4
#define HWIO_MSS_QDSP6SS_INTFCLAMP_CLEAR_AXIM2_CLAMP_L_SHFT                            0x2
#define HWIO_MSS_QDSP6SS_INTFCLAMP_CLEAR_AXIM_CLAMP_E_BMSK                             0x2
#define HWIO_MSS_QDSP6SS_INTFCLAMP_CLEAR_AXIM_CLAMP_E_SHFT                             0x1
#define HWIO_MSS_QDSP6SS_INTFCLAMP_CLEAR_AXIM_CLAMP_L_BMSK                             0x1
#define HWIO_MSS_QDSP6SS_INTFCLAMP_CLEAR_AXIM_CLAMP_L_SHFT                             0x0

#define HWIO_MSS_QDSP6SS_INTFCLAMP_STATUS_ADDR                                  (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000098)
#define HWIO_MSS_QDSP6SS_INTFCLAMP_STATUS_OFFS                                  (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000098)
#define HWIO_MSS_QDSP6SS_INTFCLAMP_STATUS_RMSK                                         0xf
#define HWIO_MSS_QDSP6SS_INTFCLAMP_STATUS_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_INTFCLAMP_STATUS_ADDR, HWIO_MSS_QDSP6SS_INTFCLAMP_STATUS_RMSK)
#define HWIO_MSS_QDSP6SS_INTFCLAMP_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_INTFCLAMP_STATUS_ADDR, m)
#define HWIO_MSS_QDSP6SS_INTFCLAMP_STATUS_AXIM2_CLAMP_E_BMSK                           0x8
#define HWIO_MSS_QDSP6SS_INTFCLAMP_STATUS_AXIM2_CLAMP_E_SHFT                           0x3
#define HWIO_MSS_QDSP6SS_INTFCLAMP_STATUS_AXIM2_CLAMP_L_BMSK                           0x4
#define HWIO_MSS_QDSP6SS_INTFCLAMP_STATUS_AXIM2_CLAMP_L_SHFT                           0x2
#define HWIO_MSS_QDSP6SS_INTFCLAMP_STATUS_AXIM_CLAMP_E_BMSK                            0x2
#define HWIO_MSS_QDSP6SS_INTFCLAMP_STATUS_AXIM_CLAMP_E_SHFT                            0x1
#define HWIO_MSS_QDSP6SS_INTFCLAMP_STATUS_AXIM_CLAMP_L_BMSK                            0x1
#define HWIO_MSS_QDSP6SS_INTFCLAMP_STATUS_AXIM_CLAMP_L_SHFT                            0x0

#define HWIO_MSS_QDSP6SS_INTF_FIFO_RESET_ADDR                                   (MSS_QDSP6SS_PUB_REG_BASE      + 0x000000a0)
#define HWIO_MSS_QDSP6SS_INTF_FIFO_RESET_OFFS                                   (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MSS_QDSP6SS_INTF_FIFO_RESET_RMSK                                          0x3
#define HWIO_MSS_QDSP6SS_INTF_FIFO_RESET_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_INTF_FIFO_RESET_ADDR, HWIO_MSS_QDSP6SS_INTF_FIFO_RESET_RMSK)
#define HWIO_MSS_QDSP6SS_INTF_FIFO_RESET_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_INTF_FIFO_RESET_ADDR, m)
#define HWIO_MSS_QDSP6SS_INTF_FIFO_RESET_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_INTF_FIFO_RESET_ADDR,v)
#define HWIO_MSS_QDSP6SS_INTF_FIFO_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_INTF_FIFO_RESET_ADDR,m,v,HWIO_MSS_QDSP6SS_INTF_FIFO_RESET_IN)
#define HWIO_MSS_QDSP6SS_INTF_FIFO_RESET_AXIM2_BMSK                                    0x2
#define HWIO_MSS_QDSP6SS_INTF_FIFO_RESET_AXIM2_SHFT                                    0x1
#define HWIO_MSS_QDSP6SS_INTF_FIFO_RESET_AXIM_BMSK                                     0x1
#define HWIO_MSS_QDSP6SS_INTF_FIFO_RESET_AXIM_SHFT                                     0x0

#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_ADDR                                        (MSS_QDSP6SS_PUB_REG_BASE      + 0x000000f0)
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_OFFS                                        (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x000000f0)
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_RMSK                                         0x17c00ff
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_CP_PWR_CTL_ADDR, HWIO_MSS_QDSP6SS_CP_PWR_CTL_RMSK)
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_CP_PWR_CTL_ADDR, m)
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_CP_PWR_CTL_ADDR,v)
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_CP_PWR_CTL_ADDR,m,v,HWIO_MSS_QDSP6SS_CP_PWR_CTL_IN)
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_BHS_ON_BMSK                                  0x1000000
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_BHS_ON_SHFT                                       0x18
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_CLAMP_QMC_MEM_BMSK                            0x400000
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_CLAMP_QMC_MEM_SHFT                                0x16
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_CLAMP_WL_BMSK                                 0x200000
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_CLAMP_WL_SHFT                                     0x15
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_CLAMP_IO_BMSK                                 0x100000
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_CLAMP_IO_SHFT                                     0x14
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_SLP_RET_N_BMSK                                 0x80000
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_SLP_RET_N_SHFT                                    0x13
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_L1SDATA_STBY_N_BMSK                            0x40000
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_L1SDATA_STBY_N_SHFT                               0x12
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_L1S_SLP_NRET_N_BMSK                               0xff
#define HWIO_MSS_QDSP6SS_CP_PWR_CTL_L1S_SLP_NRET_N_SHFT                                0x0

#define HWIO_MSS_QDSP6SS_CP_PWR_STATUS_ADDR                                     (MSS_QDSP6SS_PUB_REG_BASE      + 0x000000f4)
#define HWIO_MSS_QDSP6SS_CP_PWR_STATUS_OFFS                                     (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x000000f4)
#define HWIO_MSS_QDSP6SS_CP_PWR_STATUS_RMSK                                            0x3
#define HWIO_MSS_QDSP6SS_CP_PWR_STATUS_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_CP_PWR_STATUS_ADDR, HWIO_MSS_QDSP6SS_CP_PWR_STATUS_RMSK)
#define HWIO_MSS_QDSP6SS_CP_PWR_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_CP_PWR_STATUS_ADDR, m)
#define HWIO_MSS_QDSP6SS_CP_PWR_STATUS_CP_ENF_ACK_BMSK                                 0x2
#define HWIO_MSS_QDSP6SS_CP_PWR_STATUS_CP_ENF_ACK_SHFT                                 0x1
#define HWIO_MSS_QDSP6SS_CP_PWR_STATUS_CP_ENR_ACK_BMSK                                 0x1
#define HWIO_MSS_QDSP6SS_CP_PWR_STATUS_CP_ENR_ACK_SHFT                                 0x0

#define HWIO_MSS_QDSP6SS_CP_RESET_ADDR                                          (MSS_QDSP6SS_PUB_REG_BASE      + 0x000000f8)
#define HWIO_MSS_QDSP6SS_CP_RESET_OFFS                                          (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x000000f8)
#define HWIO_MSS_QDSP6SS_CP_RESET_RMSK                                                 0x1
#define HWIO_MSS_QDSP6SS_CP_RESET_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_CP_RESET_ADDR, HWIO_MSS_QDSP6SS_CP_RESET_RMSK)
#define HWIO_MSS_QDSP6SS_CP_RESET_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_CP_RESET_ADDR, m)
#define HWIO_MSS_QDSP6SS_CP_RESET_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_CP_RESET_ADDR,v)
#define HWIO_MSS_QDSP6SS_CP_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_CP_RESET_ADDR,m,v,HWIO_MSS_QDSP6SS_CP_RESET_IN)
#define HWIO_MSS_QDSP6SS_CP_RESET_CP0_ARES_BMSK                                        0x1
#define HWIO_MSS_QDSP6SS_CP_RESET_CP0_ARES_SHFT                                        0x0

#define HWIO_MSS_QDSP6SS_STRAP_TCM_ADDR                                         (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000100)
#define HWIO_MSS_QDSP6SS_STRAP_TCM_OFFS                                         (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000100)
#define HWIO_MSS_QDSP6SS_STRAP_TCM_RMSK                                         0xfffc0000
#define HWIO_MSS_QDSP6SS_STRAP_TCM_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_STRAP_TCM_ADDR, HWIO_MSS_QDSP6SS_STRAP_TCM_RMSK)
#define HWIO_MSS_QDSP6SS_STRAP_TCM_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_STRAP_TCM_ADDR, m)
#define HWIO_MSS_QDSP6SS_STRAP_TCM_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_STRAP_TCM_ADDR,v)
#define HWIO_MSS_QDSP6SS_STRAP_TCM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_STRAP_TCM_ADDR,m,v,HWIO_MSS_QDSP6SS_STRAP_TCM_IN)
#define HWIO_MSS_QDSP6SS_STRAP_TCM_BASE_ADDR_BMSK                               0xfffc0000
#define HWIO_MSS_QDSP6SS_STRAP_TCM_BASE_ADDR_SHFT                                     0x12

#define HWIO_MSS_QDSP6SS_STRAP_AHBUPPER_ADDR                                    (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000104)
#define HWIO_MSS_QDSP6SS_STRAP_AHBUPPER_OFFS                                    (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000104)
#define HWIO_MSS_QDSP6SS_STRAP_AHBUPPER_RMSK                                    0xffffc000
#define HWIO_MSS_QDSP6SS_STRAP_AHBUPPER_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_STRAP_AHBUPPER_ADDR, HWIO_MSS_QDSP6SS_STRAP_AHBUPPER_RMSK)
#define HWIO_MSS_QDSP6SS_STRAP_AHBUPPER_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_STRAP_AHBUPPER_ADDR, m)
#define HWIO_MSS_QDSP6SS_STRAP_AHBUPPER_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_STRAP_AHBUPPER_ADDR,v)
#define HWIO_MSS_QDSP6SS_STRAP_AHBUPPER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_STRAP_AHBUPPER_ADDR,m,v,HWIO_MSS_QDSP6SS_STRAP_AHBUPPER_IN)
#define HWIO_MSS_QDSP6SS_STRAP_AHBUPPER_UPPER_ADDR_BMSK                         0xffffc000
#define HWIO_MSS_QDSP6SS_STRAP_AHBUPPER_UPPER_ADDR_SHFT                                0xe

#define HWIO_MSS_QDSP6SS_STRAP_AHBLOWER_ADDR                                    (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000108)
#define HWIO_MSS_QDSP6SS_STRAP_AHBLOWER_OFFS                                    (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000108)
#define HWIO_MSS_QDSP6SS_STRAP_AHBLOWER_RMSK                                    0xffffc000
#define HWIO_MSS_QDSP6SS_STRAP_AHBLOWER_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_STRAP_AHBLOWER_ADDR, HWIO_MSS_QDSP6SS_STRAP_AHBLOWER_RMSK)
#define HWIO_MSS_QDSP6SS_STRAP_AHBLOWER_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_STRAP_AHBLOWER_ADDR, m)
#define HWIO_MSS_QDSP6SS_STRAP_AHBLOWER_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_STRAP_AHBLOWER_ADDR,v)
#define HWIO_MSS_QDSP6SS_STRAP_AHBLOWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_STRAP_AHBLOWER_ADDR,m,v,HWIO_MSS_QDSP6SS_STRAP_AHBLOWER_IN)
#define HWIO_MSS_QDSP6SS_STRAP_AHBLOWER_LOWER_ADDR_BMSK                         0xffffc000
#define HWIO_MSS_QDSP6SS_STRAP_AHBLOWER_LOWER_ADDR_SHFT                                0xe

#define HWIO_MSS_QDSP6SS_STRAP_ACC_ADDR                                         (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000110)
#define HWIO_MSS_QDSP6SS_STRAP_ACC_OFFS                                         (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000110)
#define HWIO_MSS_QDSP6SS_STRAP_ACC_RMSK                                         0xffffffff
#define HWIO_MSS_QDSP6SS_STRAP_ACC_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_STRAP_ACC_ADDR, HWIO_MSS_QDSP6SS_STRAP_ACC_RMSK)
#define HWIO_MSS_QDSP6SS_STRAP_ACC_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_STRAP_ACC_ADDR, m)
#define HWIO_MSS_QDSP6SS_STRAP_ACC_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_STRAP_ACC_ADDR,v)
#define HWIO_MSS_QDSP6SS_STRAP_ACC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_STRAP_ACC_ADDR,m,v,HWIO_MSS_QDSP6SS_STRAP_ACC_IN)
#define HWIO_MSS_QDSP6SS_STRAP_ACC_DATA_BMSK                                    0xffffffff
#define HWIO_MSS_QDSP6SS_STRAP_ACC_DATA_SHFT                                           0x0

#define HWIO_MSS_QDSP6SS_STRAP_QMC_ACC_ADDR                                     (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000114)
#define HWIO_MSS_QDSP6SS_STRAP_QMC_ACC_OFFS                                     (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000114)
#define HWIO_MSS_QDSP6SS_STRAP_QMC_ACC_RMSK                                     0x800000ff
#define HWIO_MSS_QDSP6SS_STRAP_QMC_ACC_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_STRAP_QMC_ACC_ADDR, HWIO_MSS_QDSP6SS_STRAP_QMC_ACC_RMSK)
#define HWIO_MSS_QDSP6SS_STRAP_QMC_ACC_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_STRAP_QMC_ACC_ADDR, m)
#define HWIO_MSS_QDSP6SS_STRAP_QMC_ACC_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_STRAP_QMC_ACC_ADDR,v)
#define HWIO_MSS_QDSP6SS_STRAP_QMC_ACC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_STRAP_QMC_ACC_ADDR,m,v,HWIO_MSS_QDSP6SS_STRAP_QMC_ACC_IN)
#define HWIO_MSS_QDSP6SS_STRAP_QMC_ACC_STRAP_QMC_ACC_SEL_BMSK                   0x80000000
#define HWIO_MSS_QDSP6SS_STRAP_QMC_ACC_STRAP_QMC_ACC_SEL_SHFT                         0x1f
#define HWIO_MSS_QDSP6SS_STRAP_QMC_ACC_STRAP_QMC_ACC_BMSK                             0xff
#define HWIO_MSS_QDSP6SS_STRAP_QMC_ACC_STRAP_QMC_ACC_SHFT                              0x0

#define HWIO_MSS_QDSP6SS_DCC_CTRL_ADDR                                          (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000118)
#define HWIO_MSS_QDSP6SS_DCC_CTRL_OFFS                                          (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000118)
#define HWIO_MSS_QDSP6SS_DCC_CTRL_RMSK                                          0xffffffff
#define HWIO_MSS_QDSP6SS_DCC_CTRL_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_DCC_CTRL_ADDR, HWIO_MSS_QDSP6SS_DCC_CTRL_RMSK)
#define HWIO_MSS_QDSP6SS_DCC_CTRL_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_DCC_CTRL_ADDR, m)
#define HWIO_MSS_QDSP6SS_DCC_CTRL_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_DCC_CTRL_ADDR,v)
#define HWIO_MSS_QDSP6SS_DCC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_DCC_CTRL_ADDR,m,v,HWIO_MSS_QDSP6SS_DCC_CTRL_IN)
#define HWIO_MSS_QDSP6SS_DCC_CTRL_CTRL_BMSK                                     0xffffffff
#define HWIO_MSS_QDSP6SS_DCC_CTRL_CTRL_SHFT                                            0x0

#define HWIO_MSS_QDSP6SS_STRAP_AXIM2UPPER_ADDR                                  (MSS_QDSP6SS_PUB_REG_BASE      + 0x0000011c)
#define HWIO_MSS_QDSP6SS_STRAP_AXIM2UPPER_OFFS                                  (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MSS_QDSP6SS_STRAP_AXIM2UPPER_RMSK                                  0xffffc000
#define HWIO_MSS_QDSP6SS_STRAP_AXIM2UPPER_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_STRAP_AXIM2UPPER_ADDR, HWIO_MSS_QDSP6SS_STRAP_AXIM2UPPER_RMSK)
#define HWIO_MSS_QDSP6SS_STRAP_AXIM2UPPER_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_STRAP_AXIM2UPPER_ADDR, m)
#define HWIO_MSS_QDSP6SS_STRAP_AXIM2UPPER_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_STRAP_AXIM2UPPER_ADDR,v)
#define HWIO_MSS_QDSP6SS_STRAP_AXIM2UPPER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_STRAP_AXIM2UPPER_ADDR,m,v,HWIO_MSS_QDSP6SS_STRAP_AXIM2UPPER_IN)
#define HWIO_MSS_QDSP6SS_STRAP_AXIM2UPPER_UPPER_ADDR_BMSK                       0xffffc000
#define HWIO_MSS_QDSP6SS_STRAP_AXIM2UPPER_UPPER_ADDR_SHFT                              0xe

#define HWIO_MSS_QDSP6SS_STRAP_AXIM2LOWER_ADDR                                  (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000120)
#define HWIO_MSS_QDSP6SS_STRAP_AXIM2LOWER_OFFS                                  (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000120)
#define HWIO_MSS_QDSP6SS_STRAP_AXIM2LOWER_RMSK                                  0xffffc000
#define HWIO_MSS_QDSP6SS_STRAP_AXIM2LOWER_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_STRAP_AXIM2LOWER_ADDR, HWIO_MSS_QDSP6SS_STRAP_AXIM2LOWER_RMSK)
#define HWIO_MSS_QDSP6SS_STRAP_AXIM2LOWER_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_STRAP_AXIM2LOWER_ADDR, m)
#define HWIO_MSS_QDSP6SS_STRAP_AXIM2LOWER_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_STRAP_AXIM2LOWER_ADDR,v)
#define HWIO_MSS_QDSP6SS_STRAP_AXIM2LOWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_STRAP_AXIM2LOWER_ADDR,m,v,HWIO_MSS_QDSP6SS_STRAP_AXIM2LOWER_IN)
#define HWIO_MSS_QDSP6SS_STRAP_AXIM2LOWER_LOWER_ADDR_BMSK                       0xffffc000
#define HWIO_MSS_QDSP6SS_STRAP_AXIM2LOWER_LOWER_ADDR_SHFT                              0xe

#define HWIO_MSS_QDSP6SS_PLL_MODE_ADDR                                          (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000200)
#define HWIO_MSS_QDSP6SS_PLL_MODE_OFFS                                          (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000200)
#define HWIO_MSS_QDSP6SS_PLL_MODE_RMSK                                          0xffffffff
#define HWIO_MSS_QDSP6SS_PLL_MODE_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_MODE_ADDR, HWIO_MSS_QDSP6SS_PLL_MODE_RMSK)
#define HWIO_MSS_QDSP6SS_PLL_MODE_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_MODE_ADDR, m)
#define HWIO_MSS_QDSP6SS_PLL_MODE_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_PLL_MODE_ADDR,v)
#define HWIO_MSS_QDSP6SS_PLL_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_PLL_MODE_ADDR,m,v,HWIO_MSS_QDSP6SS_PLL_MODE_IN)
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_LOCK_DET_BMSK                             0x80000000
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_LOCK_DET_SHFT                                   0x1f
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_ACTIVE_FLAG_BMSK                          0x40000000
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_ACTIVE_FLAG_SHFT                                0x1e
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_ACK_LATCH_BMSK                            0x20000000
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_ACK_LATCH_SHFT                                  0x1d
#define HWIO_MSS_QDSP6SS_PLL_MODE_RESERVE_BITS28_24_BMSK                        0x1f000000
#define HWIO_MSS_QDSP6SS_PLL_MODE_RESERVE_BITS28_24_SHFT                              0x18
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                 0x800000
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                     0x17
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_UPDATE_BMSK                                 0x400000
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_UPDATE_SHFT                                     0x16
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_RESET_BMSK                         0x200000
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_RESET_SHFT                             0x15
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_ENA_BMSK                           0x100000
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_VOTE_FSM_ENA_SHFT                               0x14
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_BIAS_COUNT_BMSK                              0xfc000
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_BIAS_COUNT_SHFT                                  0xe
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_LOCK_COUNT_BMSK                               0x3f00
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_LOCK_COUNT_SHFT                                  0x8
#define HWIO_MSS_QDSP6SS_PLL_MODE_RESERVE_BITS7_4_BMSK                                0xf0
#define HWIO_MSS_QDSP6SS_PLL_MODE_RESERVE_BITS7_4_SHFT                                 0x4
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_PLLTEST_BMSK                                     0x8
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_PLLTEST_SHFT                                     0x3
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_RESET_N_BMSK                                     0x4
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_RESET_N_SHFT                                     0x2
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_BYPASSNL_BMSK                                    0x2
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_BYPASSNL_SHFT                                    0x1
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_OUTCTRL_BMSK                                     0x1
#define HWIO_MSS_QDSP6SS_PLL_MODE_PLL_OUTCTRL_SHFT                                     0x0

#define HWIO_MSS_QDSP6SS_PLL_L_VAL_ADDR                                         (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000204)
#define HWIO_MSS_QDSP6SS_PLL_L_VAL_OFFS                                         (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000204)
#define HWIO_MSS_QDSP6SS_PLL_L_VAL_RMSK                                             0xffff
#define HWIO_MSS_QDSP6SS_PLL_L_VAL_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_L_VAL_ADDR, HWIO_MSS_QDSP6SS_PLL_L_VAL_RMSK)
#define HWIO_MSS_QDSP6SS_PLL_L_VAL_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_L_VAL_ADDR, m)
#define HWIO_MSS_QDSP6SS_PLL_L_VAL_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_PLL_L_VAL_ADDR,v)
#define HWIO_MSS_QDSP6SS_PLL_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_PLL_L_VAL_ADDR,m,v,HWIO_MSS_QDSP6SS_PLL_L_VAL_IN)
#define HWIO_MSS_QDSP6SS_PLL_L_VAL_PLL_L_BMSK                                       0xffff
#define HWIO_MSS_QDSP6SS_PLL_L_VAL_PLL_L_SHFT                                          0x0

#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_ADDR                                     (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000208)
#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_OFFS                                     (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000208)
#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_RMSK                                     0xffffffff
#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_ADDR, HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_RMSK)
#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_ADDR, m)
#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_ADDR,v)
#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_ADDR,m,v,HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_IN)
#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_PLL_ALPHA_31_0_BMSK                      0xffffffff
#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_PLL_ALPHA_31_0_SHFT                             0x0

#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_U_ADDR                                   (MSS_QDSP6SS_PUB_REG_BASE      + 0x0000020c)
#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_U_OFFS                                   (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x0000020c)
#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_U_RMSK                                         0xff
#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_U_ADDR, HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_U_RMSK)
#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_U_ADDR, m)
#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_U_ADDR,v)
#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_U_ADDR,m,v,HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_U_IN)
#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_U_PLL_ALPHA_39_32_BMSK                         0xff
#define HWIO_MSS_QDSP6SS_PLL_ALPHA_VAL_U_PLL_ALPHA_39_32_SHFT                          0x0

#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_ADDR                                      (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000210)
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_OFFS                                      (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000210)
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_RMSK                                      0xffffffff
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_USER_CTL_ADDR, HWIO_MSS_QDSP6SS_PLL_USER_CTL_RMSK)
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_USER_CTL_ADDR, m)
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_PLL_USER_CTL_ADDR,v)
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_PLL_USER_CTL_ADDR,m,v,HWIO_MSS_QDSP6SS_PLL_USER_CTL_IN)
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_RESERVE_BITS31_28_BMSK                    0xf0000000
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_RESERVE_BITS31_28_SHFT                          0x1c
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_SSC_MODE_CONTROL_BMSK                      0x8000000
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_SSC_MODE_CONTROL_SHFT                           0x1b
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_RESERVE_BITS26_25_BMSK                     0x6000000
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_RESERVE_BITS26_25_SHFT                          0x19
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_ALPHA_EN_BMSK                              0x1000000
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_ALPHA_EN_SHFT                                   0x18
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_RESERVE_BITS23_22_BMSK                      0xc00000
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_RESERVE_BITS23_22_SHFT                          0x16
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_VCO_SEL_BMSK                                0x300000
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_VCO_SEL_SHFT                                    0x14
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_RESERVE_BITS19_15_BMSK                       0xf8000
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_RESERVE_BITS19_15_SHFT                           0xf
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_PRE_DIV_RATIO_BMSK                            0x7000
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_PRE_DIV_RATIO_SHFT                               0xc
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_BMSK                            0xf00
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_POST_DIV_RATIO_SHFT                              0x8
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_OUTPUT_INV_BMSK                                 0x80
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_OUTPUT_INV_SHFT                                  0x7
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_RESERVE_BITS6_5_BMSK                            0x60
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_RESERVE_BITS6_5_SHFT                             0x5
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_TEST_BMSK                             0x10
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_TEST_SHFT                              0x4
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_EARLY_BMSK                             0x8
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_EARLY_SHFT                             0x3
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_AUX2_BMSK                              0x4
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_AUX2_SHFT                              0x2
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_AUX_BMSK                               0x2
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_AUX_SHFT                               0x1
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_MAIN_BMSK                              0x1
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_PLLOUT_LV_MAIN_SHFT                              0x0

#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_ADDR                                    (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000214)
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_OFFS                                    (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000214)
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_RMSK                                    0xffffffff
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_ADDR, HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_RMSK)
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_ADDR, m)
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_ADDR,v)
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_ADDR,m,v,HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_IN)
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_CALIBRATION_L_BMSK                      0xffff0000
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_CALIBRATION_L_SHFT                            0x10
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_RESERVE_BITS15_12_BMSK                      0xf000
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_RESERVE_BITS15_12_SHFT                         0xc
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                  0x800
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                    0xb
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_STATUS_REGISTER_BMSK                         0x700
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_STATUS_REGISTER_SHFT                           0x8
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_DSM_BMSK                                      0x80
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_DSM_SHFT                                       0x7
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_WRITE_STATE_BMSK                              0x40
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_WRITE_STATE_SHFT                               0x6
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_TARGET_CTL_BMSK                               0x38
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_TARGET_CTL_SHFT                                0x3
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_LOCK_DET_BMSK                                  0x4
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_LOCK_DET_SHFT                                  0x2
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_FREEZE_PLL_BMSK                                0x2
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_FREEZE_PLL_SHFT                                0x1
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_TOGGLE_DET_BMSK                                0x1
#define HWIO_MSS_QDSP6SS_PLL_USER_CTL_U_TOGGLE_DET_SHFT                                0x0

#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_ADDR                                    (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000218)
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_OFFS                                    (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000218)
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_RMSK                                    0xffffffff
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_ADDR, HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_RMSK)
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_ADDR, m)
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_ADDR,v)
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_ADDR,m,v,HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_IN)
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK            0x80000000
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                  0x1f
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                 0x40000000
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                       0x1e
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK            0x3c000000
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                  0x1a
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                0x3800000
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                     0x17
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                    0x700000
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                        0x14
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                    0xff000
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                        0xc
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                    0xf00
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                      0x8
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_GLITCH_THRESHOLD_BMSK                         0xc0
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_GLITCH_THRESHOLD_SHFT                          0x6
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_REF_CYCLE_BMSK                                0x30
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_REF_CYCLE_SHFT                                 0x4
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_KFN_BMSK                                       0xf
#define HWIO_MSS_QDSP6SS_PLL_CONFIG_CTL_KFN_SHFT                                       0x0

#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_ADDR                                      (MSS_QDSP6SS_PUB_REG_BASE      + 0x0000021c)
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_OFFS                                      (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_RMSK                                      0xffffffff
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_TEST_CTL_ADDR, HWIO_MSS_QDSP6SS_PLL_TEST_CTL_RMSK)
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_TEST_CTL_ADDR, m)
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_PLL_TEST_CTL_ADDR,v)
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_PLL_TEST_CTL_ADDR,m,v,HWIO_MSS_QDSP6SS_PLL_TEST_CTL_IN)
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_BIAS_GEN_TRIM_BMSK                        0xe0000000
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_BIAS_GEN_TRIM_SHFT                              0x1d
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_DCO_BMSK                                  0x10000000
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_DCO_SHFT                                        0x1c
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_PROCESS_CALB_BMSK                          0xc000000
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_PROCESS_CALB_SHFT                               0x1a
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                 0x2000000
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                      0x19
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_FINE_FCW_BMSK                              0x1e00000
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_FINE_FCW_SHFT                                   0x15
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                      0x100000
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                          0x14
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_COARSE_FCW_BMSK                              0xfe000
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_COARSE_FCW_SHFT                                  0xd
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_OVERRIDE_COARSE_BMSK                          0x1000
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_OVERRIDE_COARSE_SHFT                             0xc
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_DISABLE_LFSR_BMSK                              0x800
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_DISABLE_LFSR_SHFT                                0xb
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_DTEST_SEL_BMSK                                 0x700
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_DTEST_SEL_SHFT                                   0x8
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_DTEST_EN_BMSK                                   0x80
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_DTEST_EN_SHFT                                    0x7
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_BYP_TESTAMP_BMSK                                0x40
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_BYP_TESTAMP_SHFT                                 0x6
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_ATEST1_SEL_BMSK                                 0x30
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_ATEST1_SEL_SHFT                                  0x4
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_ATEST0_SEL_BMSK                                  0xc
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_ATEST0_SEL_SHFT                                  0x2
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_ATEST1_EN_BMSK                                   0x2
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_ATEST1_EN_SHFT                                   0x1
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_ATEST0_EN_BMSK                                   0x1
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_ATEST0_EN_SHFT                                   0x0

#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_ADDR                                    (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000220)
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_OFFS                                    (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000220)
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_RMSK                                    0xffffffff
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_ADDR, HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_RMSK)
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_ADDR, m)
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_ADDR,v)
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_ADDR,m,v,HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_IN)
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_RESERVE_BITS31_14_BMSK                  0xffffc000
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_RESERVE_BITS31_14_SHFT                         0xe
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                  0x2000
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                     0xd
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_DTEST_MODE_SEL_BMSK                         0x1800
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_DTEST_MODE_SEL_SHFT                            0xb
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_NMO_OSC_SEL_BMSK                             0x600
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_NMO_OSC_SEL_SHFT                               0x9
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_NMO_EN_BMSK                                  0x100
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_NMO_EN_SHFT                                    0x8
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_NOISE_MAG_BMSK                                0xe0
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_NOISE_MAG_SHFT                                 0x5
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_NOISE_GEN_BMSK                                0x10
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_NOISE_GEN_SHFT                                 0x4
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_OSC_BIAS_GND_BMSK                              0x8
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_OSC_BIAS_GND_SHFT                              0x3
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                          0x6
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                          0x1
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                           0x1
#define HWIO_MSS_QDSP6SS_PLL_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                           0x0

#define HWIO_MSS_QDSP6SS_PLL_STATUS_ADDR                                        (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000224)
#define HWIO_MSS_QDSP6SS_PLL_STATUS_OFFS                                        (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000224)
#define HWIO_MSS_QDSP6SS_PLL_STATUS_RMSK                                        0xffffffff
#define HWIO_MSS_QDSP6SS_PLL_STATUS_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_STATUS_ADDR, HWIO_MSS_QDSP6SS_PLL_STATUS_RMSK)
#define HWIO_MSS_QDSP6SS_PLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_STATUS_ADDR, m)
#define HWIO_MSS_QDSP6SS_PLL_STATUS_STATUS_31_0_BMSK                            0xffffffff
#define HWIO_MSS_QDSP6SS_PLL_STATUS_STATUS_31_0_SHFT                                   0x0

#define HWIO_MSS_QDSP6SS_PLL_FREQ_CTL_ADDR                                      (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000228)
#define HWIO_MSS_QDSP6SS_PLL_FREQ_CTL_OFFS                                      (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000228)
#define HWIO_MSS_QDSP6SS_PLL_FREQ_CTL_RMSK                                      0xffffffff
#define HWIO_MSS_QDSP6SS_PLL_FREQ_CTL_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_FREQ_CTL_ADDR, HWIO_MSS_QDSP6SS_PLL_FREQ_CTL_RMSK)
#define HWIO_MSS_QDSP6SS_PLL_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_FREQ_CTL_ADDR, m)
#define HWIO_MSS_QDSP6SS_PLL_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_PLL_FREQ_CTL_ADDR,v)
#define HWIO_MSS_QDSP6SS_PLL_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_PLL_FREQ_CTL_ADDR,m,v,HWIO_MSS_QDSP6SS_PLL_FREQ_CTL_IN)
#define HWIO_MSS_QDSP6SS_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                   0xffffffff
#define HWIO_MSS_QDSP6SS_PLL_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                          0x0

#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR                                (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000240)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CFG_OFFS                                (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000240)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CFG_RMSK                                       0x3
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CFG_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR, HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CFG_RMSK)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR, m)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CFG_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR,v)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CFG_ADDR,m,v,HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CFG_IN)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CFG_RCG2PLL_UPD_EN_BMSK                        0x2
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CFG_RCG2PLL_UPD_EN_SHFT                        0x1
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CFG_PLL2RCG_UPD_EN_BMSK                        0x1
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CFG_PLL2RCG_UPD_EN_SHFT                        0x0

#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR                             (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000244)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_OFFS                             (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000244)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_RMSK                                   0x1f
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR, HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_RMSK)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR, m)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR,v)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_ADDR,m,v,HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_IN)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_MATCH_VALUE_BMSK                       0x1f
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL_MATCH_VALUE_SHFT                        0x0

#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CMD_ADDR                                (MSS_QDSP6SS_PUB_REG_BASE      + 0x00000248)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CMD_OFFS                                (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00000248)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CMD_RMSK                                       0x1
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CMD_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CMD_ADDR,v)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CMD_CMD_BMSK                                   0x1
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_CMD_CMD_SHFT                                   0x0

#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_STATUS_ADDR                             (MSS_QDSP6SS_PUB_REG_BASE      + 0x0000023c)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_STATUS_OFFS                             (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_STATUS_RMSK                                    0x3
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_STATUS_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_STATUS_ADDR, HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_STATUS_RMSK)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_STATUS_ADDR, m)
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_STATUS_RCG2PLL_UPD_STATUS_BMSK                 0x2
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_STATUS_RCG2PLL_UPD_STATUS_SHFT                 0x1
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_STATUS_PLL2RCG_UPD_STATUS_BMSK                 0x1
#define HWIO_MSS_QDSP6SS_PLL_RCG_UPDATE_STATUS_PLL2RCG_UPD_STATUS_SHFT                 0x0

#define HWIO_MSS_QDSP6SS_EXT_WAKEUP_ADDR                                        (MSS_QDSP6SS_PUB_REG_BASE      + 0x00001000)
#define HWIO_MSS_QDSP6SS_EXT_WAKEUP_OFFS                                        (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00001000)
#define HWIO_MSS_QDSP6SS_EXT_WAKEUP_RMSK                                               0x1
#define HWIO_MSS_QDSP6SS_EXT_WAKEUP_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_EXT_WAKEUP_ADDR,v)
#define HWIO_MSS_QDSP6SS_EXT_WAKEUP_CMD_BMSK                                           0x1
#define HWIO_MSS_QDSP6SS_EXT_WAKEUP_CMD_SHFT                                           0x0

#define HWIO_MSS_QDSP6SS_EXT_PD_ADDR                                            (MSS_QDSP6SS_PUB_REG_BASE      + 0x00001004)
#define HWIO_MSS_QDSP6SS_EXT_PD_OFFS                                            (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00001004)
#define HWIO_MSS_QDSP6SS_EXT_PD_RMSK                                                   0x1
#define HWIO_MSS_QDSP6SS_EXT_PD_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_EXT_PD_ADDR,v)
#define HWIO_MSS_QDSP6SS_EXT_PD_CMD_BMSK                                               0x1
#define HWIO_MSS_QDSP6SS_EXT_PD_CMD_SHFT                                               0x0

#define HWIO_MSS_QDSP6SS_TEST_BUS_CTL_ADDR                                      (MSS_QDSP6SS_PUB_REG_BASE      + 0x00002000)
#define HWIO_MSS_QDSP6SS_TEST_BUS_CTL_OFFS                                      (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00002000)
#define HWIO_MSS_QDSP6SS_TEST_BUS_CTL_RMSK                                      0xff03ffff
#define HWIO_MSS_QDSP6SS_TEST_BUS_CTL_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_TEST_BUS_CTL_ADDR, HWIO_MSS_QDSP6SS_TEST_BUS_CTL_RMSK)
#define HWIO_MSS_QDSP6SS_TEST_BUS_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_TEST_BUS_CTL_ADDR, m)
#define HWIO_MSS_QDSP6SS_TEST_BUS_CTL_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_TEST_BUS_CTL_ADDR,v)
#define HWIO_MSS_QDSP6SS_TEST_BUS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_TEST_BUS_CTL_ADDR,m,v,HWIO_MSS_QDSP6SS_TEST_BUS_CTL_IN)
#define HWIO_MSS_QDSP6SS_TEST_BUS_CTL_SPARE_CFG_BMSK                            0xff000000
#define HWIO_MSS_QDSP6SS_TEST_BUS_CTL_SPARE_CFG_SHFT                                  0x18
#define HWIO_MSS_QDSP6SS_TEST_BUS_CTL_TESTBUS_EN_BMSK                              0x20000
#define HWIO_MSS_QDSP6SS_TEST_BUS_CTL_TESTBUS_EN_SHFT                                 0x11
#define HWIO_MSS_QDSP6SS_TEST_BUS_CTL_Q6_SEL_BMSK                                  0x10000
#define HWIO_MSS_QDSP6SS_TEST_BUS_CTL_Q6_SEL_SHFT                                     0x10
#define HWIO_MSS_QDSP6SS_TEST_BUS_CTL_SEL_BMSK                                      0xffff
#define HWIO_MSS_QDSP6SS_TEST_BUS_CTL_SEL_SHFT                                         0x0

#define HWIO_MSS_QDSP6SS_TEST_BUS_VALUE_ADDR                                    (MSS_QDSP6SS_PUB_REG_BASE      + 0x00002004)
#define HWIO_MSS_QDSP6SS_TEST_BUS_VALUE_OFFS                                    (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00002004)
#define HWIO_MSS_QDSP6SS_TEST_BUS_VALUE_RMSK                                    0xffffffff
#define HWIO_MSS_QDSP6SS_TEST_BUS_VALUE_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_TEST_BUS_VALUE_ADDR, HWIO_MSS_QDSP6SS_TEST_BUS_VALUE_RMSK)
#define HWIO_MSS_QDSP6SS_TEST_BUS_VALUE_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_TEST_BUS_VALUE_ADDR, m)
#define HWIO_MSS_QDSP6SS_TEST_BUS_VALUE_VALUE_BMSK                              0xffffffff
#define HWIO_MSS_QDSP6SS_TEST_BUS_VALUE_VALUE_SHFT                                     0x0

#define HWIO_MSS_QDSP6SS_TEST_BUS_WDATA_ADDR                                    (MSS_QDSP6SS_PUB_REG_BASE      + 0x00002008)
#define HWIO_MSS_QDSP6SS_TEST_BUS_WDATA_OFFS                                    (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00002008)
#define HWIO_MSS_QDSP6SS_TEST_BUS_WDATA_RMSK                                    0xffffffff
#define HWIO_MSS_QDSP6SS_TEST_BUS_WDATA_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_TEST_BUS_WDATA_ADDR, HWIO_MSS_QDSP6SS_TEST_BUS_WDATA_RMSK)
#define HWIO_MSS_QDSP6SS_TEST_BUS_WDATA_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_TEST_BUS_WDATA_ADDR, m)
#define HWIO_MSS_QDSP6SS_TEST_BUS_WDATA_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_TEST_BUS_WDATA_ADDR,v)
#define HWIO_MSS_QDSP6SS_TEST_BUS_WDATA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_TEST_BUS_WDATA_ADDR,m,v,HWIO_MSS_QDSP6SS_TEST_BUS_WDATA_IN)
#define HWIO_MSS_QDSP6SS_TEST_BUS_WDATA_VALUE_BMSK                              0xffffffff
#define HWIO_MSS_QDSP6SS_TEST_BUS_WDATA_VALUE_SHFT                                     0x0

#define HWIO_MSS_QDSP6SS_PWRDBG_CTL_ADDR                                        (MSS_QDSP6SS_PUB_REG_BASE      + 0x0000200c)
#define HWIO_MSS_QDSP6SS_PWRDBG_CTL_OFFS                                        (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x0000200c)
#define HWIO_MSS_QDSP6SS_PWRDBG_CTL_RMSK                                               0x1
#define HWIO_MSS_QDSP6SS_PWRDBG_CTL_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_PWRDBG_CTL_ADDR, HWIO_MSS_QDSP6SS_PWRDBG_CTL_RMSK)
#define HWIO_MSS_QDSP6SS_PWRDBG_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_PWRDBG_CTL_ADDR, m)
#define HWIO_MSS_QDSP6SS_PWRDBG_CTL_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_PWRDBG_CTL_ADDR,v)
#define HWIO_MSS_QDSP6SS_PWRDBG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_PWRDBG_CTL_ADDR,m,v,HWIO_MSS_QDSP6SS_PWRDBG_CTL_IN)
#define HWIO_MSS_QDSP6SS_PWRDBG_CTL_ENA_BMSK                                           0x1
#define HWIO_MSS_QDSP6SS_PWRDBG_CTL_ENA_SHFT                                           0x0

#define HWIO_MSS_QDSP6SS_TEST_CLK_CTL_ADDR                                      (MSS_QDSP6SS_PUB_REG_BASE      + 0x00002010)
#define HWIO_MSS_QDSP6SS_TEST_CLK_CTL_OFFS                                      (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00002010)
#define HWIO_MSS_QDSP6SS_TEST_CLK_CTL_RMSK                                            0x7f
#define HWIO_MSS_QDSP6SS_TEST_CLK_CTL_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_TEST_CLK_CTL_ADDR, HWIO_MSS_QDSP6SS_TEST_CLK_CTL_RMSK)
#define HWIO_MSS_QDSP6SS_TEST_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_TEST_CLK_CTL_ADDR, m)
#define HWIO_MSS_QDSP6SS_TEST_CLK_CTL_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_TEST_CLK_CTL_ADDR,v)
#define HWIO_MSS_QDSP6SS_TEST_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_TEST_CLK_CTL_ADDR,m,v,HWIO_MSS_QDSP6SS_TEST_CLK_CTL_IN)
#define HWIO_MSS_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_EN_BMSK                              0x40
#define HWIO_MSS_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_EN_SHFT                               0x6
#define HWIO_MSS_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_INV_BMSK                             0x20
#define HWIO_MSS_QDSP6SS_TEST_CLK_CTL_Q6_DBG_CLK_INV_SHFT                              0x5
#define HWIO_MSS_QDSP6SS_TEST_CLK_CTL_DBG_CLK_SEL_BMSK                                0x1f
#define HWIO_MSS_QDSP6SS_TEST_CLK_CTL_DBG_CLK_SEL_SHFT                                 0x0

#define HWIO_MSS_QDSP6SS_PWRDBG_STATUS_ADDR                                     (MSS_QDSP6SS_PUB_REG_BASE      + 0x00002014)
#define HWIO_MSS_QDSP6SS_PWRDBG_STATUS_OFFS                                     (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00002014)
#define HWIO_MSS_QDSP6SS_PWRDBG_STATUS_RMSK                                     0xffffffff
#define HWIO_MSS_QDSP6SS_PWRDBG_STATUS_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_PWRDBG_STATUS_ADDR, HWIO_MSS_QDSP6SS_PWRDBG_STATUS_RMSK)
#define HWIO_MSS_QDSP6SS_PWRDBG_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_PWRDBG_STATUS_ADDR, m)
#define HWIO_MSS_QDSP6SS_PWRDBG_STATUS_STATUS_BMSK                              0xffffffff
#define HWIO_MSS_QDSP6SS_PWRDBG_STATUS_STATUS_SHFT                                     0x0

#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_ADDR                                      (MSS_QDSP6SS_PUB_REG_BASE      + 0x00002018)
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_OFFS                                      (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00002018)
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_RMSK                                        0xffffff
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_ADDR, HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_RMSK)
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_ADDR, m)
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_ADDR,v)
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_ADDR,m,v,HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_IN)
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_COUNT_BMSK                            0xffffe0
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_COUNT_SHFT                                 0x5
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_MUX_SEL_BMSK                                    0x10
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_MUX_SEL_SHFT                                     0x4
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CLK_R_ENA_BMSK                             0x8
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CLK_R_ENA_SHFT                             0x3
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CGC_EN_BMSK                                0x4
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_CGC_EN_SHFT                                0x2
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_BYPASS_BMSK                                0x2
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_BYPASS_SHFT                                0x1
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_SW_RESET_BMSK                              0x1
#define HWIO_MSS_QDSP6SS_ZMEAS_CONFIG_ZMEAS_SW_RESET_SHFT                              0x0

#define HWIO_MSS_QDSP6SS_LDO_ATEST_ADDR                                         (MSS_QDSP6SS_PUB_REG_BASE      + 0x0000201c)
#define HWIO_MSS_QDSP6SS_LDO_ATEST_OFFS                                         (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x0000201c)
#define HWIO_MSS_QDSP6SS_LDO_ATEST_RMSK                                            0x3ffff
#define HWIO_MSS_QDSP6SS_LDO_ATEST_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_ATEST_ADDR, HWIO_MSS_QDSP6SS_LDO_ATEST_RMSK)
#define HWIO_MSS_QDSP6SS_LDO_ATEST_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_ATEST_ADDR, m)
#define HWIO_MSS_QDSP6SS_LDO_ATEST_OUT(v)      \
        out_dword(HWIO_MSS_QDSP6SS_LDO_ATEST_ADDR,v)
#define HWIO_MSS_QDSP6SS_LDO_ATEST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_QDSP6SS_LDO_ATEST_ADDR,m,v,HWIO_MSS_QDSP6SS_LDO_ATEST_IN)
#define HWIO_MSS_QDSP6SS_LDO_ATEST_ATEST1_EN_BMSK                                  0x20000
#define HWIO_MSS_QDSP6SS_LDO_ATEST_ATEST1_EN_SHFT                                     0x11
#define HWIO_MSS_QDSP6SS_LDO_ATEST_ATEST0_EN_BMSK                                  0x10000
#define HWIO_MSS_QDSP6SS_LDO_ATEST_ATEST0_EN_SHFT                                     0x10
#define HWIO_MSS_QDSP6SS_LDO_ATEST_ATEST1_SEL_BMSK                                  0xff00
#define HWIO_MSS_QDSP6SS_LDO_ATEST_ATEST1_SEL_SHFT                                     0x8
#define HWIO_MSS_QDSP6SS_LDO_ATEST_ATEST0_SEL_BMSK                                    0xff
#define HWIO_MSS_QDSP6SS_LDO_ATEST_ATEST0_SEL_SHFT                                     0x0

#define HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_LOW_ADDR                                (MSS_QDSP6SS_PUB_REG_BASE      + 0x00002020)
#define HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_LOW_OFFS                                (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00002020)
#define HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_LOW_RMSK                                0xffffffff
#define HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_LOW_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_LOW_ADDR, HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_LOW_RMSK)
#define HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_LOW_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_LOW_ADDR, m)
#define HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_LOW_VALUE_BMSK                          0xffffffff
#define HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_LOW_VALUE_SHFT                                 0x0

#define HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_HIGH_ADDR                               (MSS_QDSP6SS_PUB_REG_BASE      + 0x00002024)
#define HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_HIGH_OFFS                               (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00002024)
#define HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_HIGH_RMSK                               0xffffffff
#define HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_HIGH_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_HIGH_ADDR, HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_HIGH_RMSK)
#define HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_HIGH_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_HIGH_ADDR, m)
#define HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_HIGH_VALUE_BMSK                         0xffffffff
#define HWIO_MSS_QDSP6SS_LDO_DAC_STATUS_HIGH_VALUE_SHFT                                0x0

#define HWIO_MSS_QDSP6SS_CORE_STATUS_ADDR                                       (MSS_QDSP6SS_PUB_REG_BASE      + 0x00002028)
#define HWIO_MSS_QDSP6SS_CORE_STATUS_OFFS                                       (MSS_QDSP6SS_PUB_REG_BASE_OFFS + 0x00002028)
#define HWIO_MSS_QDSP6SS_CORE_STATUS_RMSK                                              0x7
#define HWIO_MSS_QDSP6SS_CORE_STATUS_IN          \
        in_dword_masked(HWIO_MSS_QDSP6SS_CORE_STATUS_ADDR, HWIO_MSS_QDSP6SS_CORE_STATUS_RMSK)
#define HWIO_MSS_QDSP6SS_CORE_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_QDSP6SS_CORE_STATUS_ADDR, m)
#define HWIO_MSS_QDSP6SS_CORE_STATUS_CP_IDLE_BMSK                                      0x4
#define HWIO_MSS_QDSP6SS_CORE_STATUS_CP_IDLE_SHFT                                      0x2
#define HWIO_MSS_QDSP6SS_CORE_STATUS_CORE_IN_SLEEP_BMSK                                0x2
#define HWIO_MSS_QDSP6SS_CORE_STATUS_CORE_IN_SLEEP_SHFT                                0x1
#define HWIO_MSS_QDSP6SS_CORE_STATUS_CORE_STATE_BMSK                                   0x1
#define HWIO_MSS_QDSP6SS_CORE_STATUS_CORE_STATE_SHFT                                   0x0

/*----------------------------------------------------------------------------
 * MODULE: MSS_NAV
 *--------------------------------------------------------------------------*/

#define MSS_NAV_REG_BASE                                                             (MSS_TOP_BASE      + 0x00200000)
#define MSS_NAV_REG_BASE_OFFS                                                        0x00200000

#define HWIO_MSS_RC_CONTROL_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000000)
#define HWIO_MSS_RC_CONTROL_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000000)
#define HWIO_MSS_RC_CONTROL_RMSK                                                          0x1ff
#define HWIO_MSS_RC_CONTROL_IN          \
        in_dword_masked(HWIO_MSS_RC_CONTROL_ADDR, HWIO_MSS_RC_CONTROL_RMSK)
#define HWIO_MSS_RC_CONTROL_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_CONTROL_ADDR, m)
#define HWIO_MSS_RC_CONTROL_OUT(v)      \
        out_dword(HWIO_MSS_RC_CONTROL_ADDR,v)
#define HWIO_MSS_RC_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RC_CONTROL_ADDR,m,v,HWIO_MSS_RC_CONTROL_IN)
#define HWIO_MSS_RC_CONTROL_RC_AUTO_SYNC_EN_BMSK                                          0x100
#define HWIO_MSS_RC_CONTROL_RC_AUTO_SYNC_EN_SHFT                                            0x8
#define HWIO_MSS_RC_CONTROL_RC_CORE_INIT_BMSK                                              0x80
#define HWIO_MSS_RC_CONTROL_RC_CORE_INIT_SHFT                                               0x7
#define HWIO_MSS_RC_CONTROL_RC_GACC_RESET_BMSK                                             0x40
#define HWIO_MSS_RC_CONTROL_RC_GACC_RESET_SHFT                                              0x6
#define HWIO_MSS_RC_CONTROL_RC_DM_RESET_BMSK                                               0x20
#define HWIO_MSS_RC_CONTROL_RC_DM_RESET_SHFT                                                0x5
#define HWIO_MSS_RC_CONTROL_RC_DM_WAIT_ABORT_BMSK                                          0x10
#define HWIO_MSS_RC_CONTROL_RC_DM_WAIT_ABORT_SHFT                                           0x4
#define HWIO_MSS_RC_CONTROL_RC_DM_WAIT_ABORT_NO_FVAL                                        0x0
#define HWIO_MSS_RC_CONTROL_RC_DM_WAIT_ABORT_YES_FVAL                                       0x1
#define HWIO_MSS_RC_CONTROL_RC_CP_RESET_BMSK                                                0x8
#define HWIO_MSS_RC_CONTROL_RC_CP_RESET_SHFT                                                0x3
#define HWIO_MSS_RC_CONTROL_RC_CP_RESET_NO_FVAL                                             0x0
#define HWIO_MSS_RC_CONTROL_RC_CP_RESET_YES_FVAL                                            0x1
#define HWIO_MSS_RC_CONTROL_RC_CCP_RESETN_BMSK                                              0x4
#define HWIO_MSS_RC_CONTROL_RC_CCP_RESETN_SHFT                                              0x2
#define HWIO_MSS_RC_CONTROL_RC_CCP_RESETN_YES_FVAL                                          0x0
#define HWIO_MSS_RC_CONTROL_RC_CCP_RESETN_NO_FVAL                                           0x1
#define HWIO_MSS_RC_CONTROL_RC_INIT_BMSK                                                    0x2
#define HWIO_MSS_RC_CONTROL_RC_INIT_SHFT                                                    0x1
#define HWIO_MSS_RC_CONTROL_RC_INIT_NO_FVAL                                                 0x0
#define HWIO_MSS_RC_CONTROL_RC_INIT_YES_FVAL                                                0x1
#define HWIO_MSS_RC_CONTROL_RC_SW_RESET_BMSK                                                0x1
#define HWIO_MSS_RC_CONTROL_RC_SW_RESET_SHFT                                                0x0

#define HWIO_MSS_RC_CONFIG_ADDR                                                      (MSS_NAV_REG_BASE      + 0x00000004)
#define HWIO_MSS_RC_CONFIG_OFFS                                                      (MSS_NAV_REG_BASE_OFFS + 0x00000004)
#define HWIO_MSS_RC_CONFIG_RMSK                                                        0x7fffff
#define HWIO_MSS_RC_CONFIG_IN          \
        in_dword_masked(HWIO_MSS_RC_CONFIG_ADDR, HWIO_MSS_RC_CONFIG_RMSK)
#define HWIO_MSS_RC_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_CONFIG_ADDR, m)
#define HWIO_MSS_RC_CONFIG_OUT(v)      \
        out_dword(HWIO_MSS_RC_CONFIG_ADDR,v)
#define HWIO_MSS_RC_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RC_CONFIG_ADDR,m,v,HWIO_MSS_RC_CONFIG_IN)
#define HWIO_MSS_RC_CONFIG_RC_GACC_CLKEN_BMSK                                          0x400000
#define HWIO_MSS_RC_CONFIG_RC_GACC_CLKEN_SHFT                                              0x16
#define HWIO_MSS_RC_CONFIG_RC_ARS_CLKEN_BMSK                                           0x200000
#define HWIO_MSS_RC_CONFIG_RC_ARS_CLKEN_SHFT                                               0x15
#define HWIO_MSS_RC_CONFIG_RC_SL_IRQ_EN_BMSK                                           0x100000
#define HWIO_MSS_RC_CONFIG_RC_SL_IRQ_EN_SHFT                                               0x14
#define HWIO_MSS_RC_CONFIG_RC_DM_IRQ_EN_BMSK                                            0xf0000
#define HWIO_MSS_RC_CONFIG_RC_DM_IRQ_EN_SHFT                                               0x10
#define HWIO_MSS_RC_CONFIG_RC_DM_CLKEN_SEL_BMSK                                          0xe000
#define HWIO_MSS_RC_CONFIG_RC_DM_CLKEN_SEL_SHFT                                             0xd
#define HWIO_MSS_RC_CONFIG_RC_DM_CLKEN_SEL_OFF_FVAL                                         0x0
#define HWIO_MSS_RC_CONFIG_RC_DM_CLKEN_SEL_DIV1_FVAL                                        0x1
#define HWIO_MSS_RC_CONFIG_RC_DM_CLKEN_SEL_DIV2_FVAL                                        0x2
#define HWIO_MSS_RC_CONFIG_RC_DM_CLKEN_SEL_DIV4_FVAL                                        0x3
#define HWIO_MSS_RC_CONFIG_RC_DM_CLKEN_SEL_DIV8_FVAL                                        0x4
#define HWIO_MSS_RC_CONFIG_RC_DM_CLKEN_SEL_DIV16_FVAL                                       0x5
#define HWIO_MSS_RC_CONFIG_RC_DM_CLKEN_SEL_DIV32_FVAL                                       0x6
#define HWIO_MSS_RC_CONFIG_RC_DM_CLKEN_SEL_DIV64_FVAL                                       0x7
#define HWIO_MSS_RC_CONFIG_RC_XFER_SRC_BMSK                                              0x1800
#define HWIO_MSS_RC_CONFIG_RC_XFER_SRC_SHFT                                                 0xb
#define HWIO_MSS_RC_CONFIG_RC_XFER_SRC_OFF_FVAL                                             0x0
#define HWIO_MSS_RC_CONFIG_RC_XFER_SRC_FRAME_FVAL                                           0x1
#define HWIO_MSS_RC_CONFIG_RC_XFER_SRC_STB_FVAL                                             0x2
#define HWIO_MSS_RC_CONFIG_RC_XFER_SRC_OFF2_FVAL                                            0x3
#define HWIO_MSS_RC_CONFIG_RC_SYNC_MASTER_BMSK                                            0x600
#define HWIO_MSS_RC_CONFIG_RC_SYNC_MASTER_SHFT                                              0x9
#define HWIO_MSS_RC_CONFIG_RC_SYNC_MASTER_BP_1_FVAL                                         0x0
#define HWIO_MSS_RC_CONFIG_RC_SYNC_MASTER_BP_2_FVAL                                         0x1
#define HWIO_MSS_RC_CONFIG_RC_SYNC_MASTER_BP_3_FVAL                                         0x2
#define HWIO_MSS_RC_CONFIG_RC_SYNC_MASTER_BP_4_FVAL                                         0x3
#define HWIO_MSS_RC_CONFIG_RC_MEM_CLKEN_BMSK                                              0x100
#define HWIO_MSS_RC_CONFIG_RC_MEM_CLKEN_SHFT                                                0x8
#define HWIO_MSS_RC_CONFIG_RC_CCP_CLKEN_BMSK                                               0x80
#define HWIO_MSS_RC_CONFIG_RC_CCP_CLKEN_SHFT                                                0x7
#define HWIO_MSS_RC_CONFIG_RC_CP_CLKEN_BMSK                                                0x40
#define HWIO_MSS_RC_CONFIG_RC_CP_CLKEN_SHFT                                                 0x6
#define HWIO_MSS_RC_CONFIG_RC_BP4_CLKEN_BMSK                                               0x20
#define HWIO_MSS_RC_CONFIG_RC_BP4_CLKEN_SHFT                                                0x5
#define HWIO_MSS_RC_CONFIG_RC_BP3_CLKEN_BMSK                                               0x10
#define HWIO_MSS_RC_CONFIG_RC_BP3_CLKEN_SHFT                                                0x4
#define HWIO_MSS_RC_CONFIG_RC_BP2_CLKEN_BMSK                                                0x8
#define HWIO_MSS_RC_CONFIG_RC_BP2_CLKEN_SHFT                                                0x3
#define HWIO_MSS_RC_CONFIG_RC_BP1_CLKEN_BMSK                                                0x4
#define HWIO_MSS_RC_CONFIG_RC_BP1_CLKEN_SHFT                                                0x2
#define HWIO_MSS_RC_CONFIG_RC_TSG_CLKEN_BMSK                                                0x2
#define HWIO_MSS_RC_CONFIG_RC_TSG_CLKEN_SHFT                                                0x1
#define HWIO_MSS_RC_CONFIG_RC_RC_CLKEN_BMSK                                                 0x1
#define HWIO_MSS_RC_CONFIG_RC_RC_CLKEN_SHFT                                                 0x0

#define HWIO_MSS_RC_LPM_RTC_CONTROL_ADDR                                             (MSS_NAV_REG_BASE      + 0x00000008)
#define HWIO_MSS_RC_LPM_RTC_CONTROL_OFFS                                             (MSS_NAV_REG_BASE_OFFS + 0x00000008)
#define HWIO_MSS_RC_LPM_RTC_CONTROL_RMSK                                                   0x37
#define HWIO_MSS_RC_LPM_RTC_CONTROL_IN          \
        in_dword_masked(HWIO_MSS_RC_LPM_RTC_CONTROL_ADDR, HWIO_MSS_RC_LPM_RTC_CONTROL_RMSK)
#define HWIO_MSS_RC_LPM_RTC_CONTROL_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_LPM_RTC_CONTROL_ADDR, m)
#define HWIO_MSS_RC_LPM_RTC_CONTROL_OUT(v)      \
        out_dword(HWIO_MSS_RC_LPM_RTC_CONTROL_ADDR,v)
#define HWIO_MSS_RC_LPM_RTC_CONTROL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RC_LPM_RTC_CONTROL_ADDR,m,v,HWIO_MSS_RC_LPM_RTC_CONTROL_IN)
#define HWIO_MSS_RC_LPM_RTC_CONTROL_RC_CDMA_TT_ENABLE_BMSK                                 0x20
#define HWIO_MSS_RC_LPM_RTC_CONTROL_RC_CDMA_TT_ENABLE_SHFT                                  0x5
#define HWIO_MSS_RC_LPM_RTC_CONTROL_RC_FRAME_TT_ENABLE_BMSK                                0x10
#define HWIO_MSS_RC_LPM_RTC_CONTROL_RC_FRAME_TT_ENABLE_SHFT                                 0x4
#define HWIO_MSS_RC_LPM_RTC_CONTROL_RC_PPSO_POLARITY_BMSK                                   0x4
#define HWIO_MSS_RC_LPM_RTC_CONTROL_RC_PPSO_POLARITY_SHFT                                   0x2
#define HWIO_MSS_RC_LPM_RTC_CONTROL_RC_PPSO_ENABLE_BMSK                                     0x2
#define HWIO_MSS_RC_LPM_RTC_CONTROL_RC_PPSO_ENABLE_SHFT                                     0x1
#define HWIO_MSS_RC_LPM_RTC_CONTROL_RC_PPSI_ENABLE_BMSK                                     0x1
#define HWIO_MSS_RC_LPM_RTC_CONTROL_RC_PPSI_ENABLE_SHFT                                     0x0

#define HWIO_MSS_RC_PPSO_ASSERT_ADDR                                                 (MSS_NAV_REG_BASE      + 0x0000000c)
#define HWIO_MSS_RC_PPSO_ASSERT_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x0000000c)
#define HWIO_MSS_RC_PPSO_ASSERT_RMSK                                                 0xffffffff
#define HWIO_MSS_RC_PPSO_ASSERT_IN          \
        in_dword_masked(HWIO_MSS_RC_PPSO_ASSERT_ADDR, HWIO_MSS_RC_PPSO_ASSERT_RMSK)
#define HWIO_MSS_RC_PPSO_ASSERT_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_PPSO_ASSERT_ADDR, m)
#define HWIO_MSS_RC_PPSO_ASSERT_OUT(v)      \
        out_dword(HWIO_MSS_RC_PPSO_ASSERT_ADDR,v)
#define HWIO_MSS_RC_PPSO_ASSERT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RC_PPSO_ASSERT_ADDR,m,v,HWIO_MSS_RC_PPSO_ASSERT_IN)
#define HWIO_MSS_RC_PPSO_ASSERT_RC_PPSO_ASSERT_BMSK                                  0xffffffff
#define HWIO_MSS_RC_PPSO_ASSERT_RC_PPSO_ASSERT_SHFT                                         0x0

#define HWIO_MSS_RC_PPSO_DEASSERT_ADDR                                               (MSS_NAV_REG_BASE      + 0x00000010)
#define HWIO_MSS_RC_PPSO_DEASSERT_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x00000010)
#define HWIO_MSS_RC_PPSO_DEASSERT_RMSK                                               0xffffffff
#define HWIO_MSS_RC_PPSO_DEASSERT_IN          \
        in_dword_masked(HWIO_MSS_RC_PPSO_DEASSERT_ADDR, HWIO_MSS_RC_PPSO_DEASSERT_RMSK)
#define HWIO_MSS_RC_PPSO_DEASSERT_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_PPSO_DEASSERT_ADDR, m)
#define HWIO_MSS_RC_PPSO_DEASSERT_OUT(v)      \
        out_dword(HWIO_MSS_RC_PPSO_DEASSERT_ADDR,v)
#define HWIO_MSS_RC_PPSO_DEASSERT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RC_PPSO_DEASSERT_ADDR,m,v,HWIO_MSS_RC_PPSO_DEASSERT_IN)
#define HWIO_MSS_RC_PPSO_DEASSERT_RC_PPSO_DEASSERT_BMSK                              0xffffffff
#define HWIO_MSS_RC_PPSO_DEASSERT_RC_PPSO_DEASSERT_SHFT                                     0x0

#define HWIO_MSS_RC_GPS_ON_ADDR                                                      (MSS_NAV_REG_BASE      + 0x00000014)
#define HWIO_MSS_RC_GPS_ON_OFFS                                                      (MSS_NAV_REG_BASE_OFFS + 0x00000014)
#define HWIO_MSS_RC_GPS_ON_RMSK                                                      0xffffffff
#define HWIO_MSS_RC_GPS_ON_IN          \
        in_dword_masked(HWIO_MSS_RC_GPS_ON_ADDR, HWIO_MSS_RC_GPS_ON_RMSK)
#define HWIO_MSS_RC_GPS_ON_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_GPS_ON_ADDR, m)
#define HWIO_MSS_RC_GPS_ON_OUT(v)      \
        out_dword(HWIO_MSS_RC_GPS_ON_ADDR,v)
#define HWIO_MSS_RC_GPS_ON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RC_GPS_ON_ADDR,m,v,HWIO_MSS_RC_GPS_ON_IN)
#define HWIO_MSS_RC_GPS_ON_RC_GPS_ON_BMSK                                            0xffffffff
#define HWIO_MSS_RC_GPS_ON_RC_GPS_ON_SHFT                                                   0x0

#define HWIO_MSS_RC_TIME_TRANSFER_ADDR                                               (MSS_NAV_REG_BASE      + 0x00000018)
#define HWIO_MSS_RC_TIME_TRANSFER_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x00000018)
#define HWIO_MSS_RC_TIME_TRANSFER_RMSK                                                      0x1
#define HWIO_MSS_RC_TIME_TRANSFER_IN          \
        in_dword_masked(HWIO_MSS_RC_TIME_TRANSFER_ADDR, HWIO_MSS_RC_TIME_TRANSFER_RMSK)
#define HWIO_MSS_RC_TIME_TRANSFER_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_TIME_TRANSFER_ADDR, m)
#define HWIO_MSS_RC_TIME_TRANSFER_OUT(v)      \
        out_dword(HWIO_MSS_RC_TIME_TRANSFER_ADDR,v)
#define HWIO_MSS_RC_TIME_TRANSFER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RC_TIME_TRANSFER_ADDR,m,v,HWIO_MSS_RC_TIME_TRANSFER_IN)
#define HWIO_MSS_RC_TIME_TRANSFER_RC_TT_BMSK                                                0x1
#define HWIO_MSS_RC_TIME_TRANSFER_RC_TT_SHFT                                                0x0

#define HWIO_MSS_RC_GNSS_RTC_STATUS_ADDR                                             (MSS_NAV_REG_BASE      + 0x0000001c)
#define HWIO_MSS_RC_GNSS_RTC_STATUS_OFFS                                             (MSS_NAV_REG_BASE_OFFS + 0x0000001c)
#define HWIO_MSS_RC_GNSS_RTC_STATUS_RMSK                                             0xffffffff
#define HWIO_MSS_RC_GNSS_RTC_STATUS_IN          \
        in_dword_masked(HWIO_MSS_RC_GNSS_RTC_STATUS_ADDR, HWIO_MSS_RC_GNSS_RTC_STATUS_RMSK)
#define HWIO_MSS_RC_GNSS_RTC_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_GNSS_RTC_STATUS_ADDR, m)
#define HWIO_MSS_RC_GNSS_RTC_STATUS_RC_FRAME_COUNT_BMSK                              0xfffe0000
#define HWIO_MSS_RC_GNSS_RTC_STATUS_RC_FRAME_COUNT_SHFT                                    0x11
#define HWIO_MSS_RC_GNSS_RTC_STATUS_RC_CHIP_COUNT_BMSK                                  0x1ff80
#define HWIO_MSS_RC_GNSS_RTC_STATUS_RC_CHIP_COUNT_SHFT                                      0x7
#define HWIO_MSS_RC_GNSS_RTC_STATUS_RC_SAMPLE_COUNT_BMSK                                   0x7f
#define HWIO_MSS_RC_GNSS_RTC_STATUS_RC_SAMPLE_COUNT_SHFT                                    0x0

#define HWIO_MSS_RC_BP1_COUNT_STATUS_ADDR                                            (MSS_NAV_REG_BASE      + 0x00000020)
#define HWIO_MSS_RC_BP1_COUNT_STATUS_OFFS                                            (MSS_NAV_REG_BASE_OFFS + 0x00000020)
#define HWIO_MSS_RC_BP1_COUNT_STATUS_RMSK                                               0xfffff
#define HWIO_MSS_RC_BP1_COUNT_STATUS_IN          \
        in_dword_masked(HWIO_MSS_RC_BP1_COUNT_STATUS_ADDR, HWIO_MSS_RC_BP1_COUNT_STATUS_RMSK)
#define HWIO_MSS_RC_BP1_COUNT_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_BP1_COUNT_STATUS_ADDR, m)
#define HWIO_MSS_RC_BP1_COUNT_STATUS_RC_BP1_COUNT_BMSK                                  0xfffff
#define HWIO_MSS_RC_BP1_COUNT_STATUS_RC_BP1_COUNT_SHFT                                      0x0

#define HWIO_MSS_RC_BP1_PHASE_STATUS_ADDR                                            (MSS_NAV_REG_BASE      + 0x00000024)
#define HWIO_MSS_RC_BP1_PHASE_STATUS_OFFS                                            (MSS_NAV_REG_BASE_OFFS + 0x00000024)
#define HWIO_MSS_RC_BP1_PHASE_STATUS_RMSK                                            0xffffffff
#define HWIO_MSS_RC_BP1_PHASE_STATUS_IN          \
        in_dword_masked(HWIO_MSS_RC_BP1_PHASE_STATUS_ADDR, HWIO_MSS_RC_BP1_PHASE_STATUS_RMSK)
#define HWIO_MSS_RC_BP1_PHASE_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_BP1_PHASE_STATUS_ADDR, m)
#define HWIO_MSS_RC_BP1_PHASE_STATUS_RC_BP1_PHASE_BMSK                               0xffffffff
#define HWIO_MSS_RC_BP1_PHASE_STATUS_RC_BP1_PHASE_SHFT                                      0x0

#define HWIO_MSS_RC_BP2_COUNT_STATUS_ADDR                                            (MSS_NAV_REG_BASE      + 0x00000028)
#define HWIO_MSS_RC_BP2_COUNT_STATUS_OFFS                                            (MSS_NAV_REG_BASE_OFFS + 0x00000028)
#define HWIO_MSS_RC_BP2_COUNT_STATUS_RMSK                                               0xfffff
#define HWIO_MSS_RC_BP2_COUNT_STATUS_IN          \
        in_dword_masked(HWIO_MSS_RC_BP2_COUNT_STATUS_ADDR, HWIO_MSS_RC_BP2_COUNT_STATUS_RMSK)
#define HWIO_MSS_RC_BP2_COUNT_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_BP2_COUNT_STATUS_ADDR, m)
#define HWIO_MSS_RC_BP2_COUNT_STATUS_RC_BP2_COUNT_BMSK                                  0xfffff
#define HWIO_MSS_RC_BP2_COUNT_STATUS_RC_BP2_COUNT_SHFT                                      0x0

#define HWIO_MSS_RC_BP2_PHASE_STATUS_ADDR                                            (MSS_NAV_REG_BASE      + 0x0000002c)
#define HWIO_MSS_RC_BP2_PHASE_STATUS_OFFS                                            (MSS_NAV_REG_BASE_OFFS + 0x0000002c)
#define HWIO_MSS_RC_BP2_PHASE_STATUS_RMSK                                            0xffffffff
#define HWIO_MSS_RC_BP2_PHASE_STATUS_IN          \
        in_dword_masked(HWIO_MSS_RC_BP2_PHASE_STATUS_ADDR, HWIO_MSS_RC_BP2_PHASE_STATUS_RMSK)
#define HWIO_MSS_RC_BP2_PHASE_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_BP2_PHASE_STATUS_ADDR, m)
#define HWIO_MSS_RC_BP2_PHASE_STATUS_RC_BP2_PHASE_BMSK                               0xffffffff
#define HWIO_MSS_RC_BP2_PHASE_STATUS_RC_BP2_PHASE_SHFT                                      0x0

#define HWIO_MSS_RC_BP3_COUNT_STATUS_ADDR                                            (MSS_NAV_REG_BASE      + 0x00000030)
#define HWIO_MSS_RC_BP3_COUNT_STATUS_OFFS                                            (MSS_NAV_REG_BASE_OFFS + 0x00000030)
#define HWIO_MSS_RC_BP3_COUNT_STATUS_RMSK                                               0xfffff
#define HWIO_MSS_RC_BP3_COUNT_STATUS_IN          \
        in_dword_masked(HWIO_MSS_RC_BP3_COUNT_STATUS_ADDR, HWIO_MSS_RC_BP3_COUNT_STATUS_RMSK)
#define HWIO_MSS_RC_BP3_COUNT_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_BP3_COUNT_STATUS_ADDR, m)
#define HWIO_MSS_RC_BP3_COUNT_STATUS_RC_BP3_COUNT_BMSK                                  0xfffff
#define HWIO_MSS_RC_BP3_COUNT_STATUS_RC_BP3_COUNT_SHFT                                      0x0

#define HWIO_MSS_RC_BP3_PHASE_STATUS_ADDR                                            (MSS_NAV_REG_BASE      + 0x00000034)
#define HWIO_MSS_RC_BP3_PHASE_STATUS_OFFS                                            (MSS_NAV_REG_BASE_OFFS + 0x00000034)
#define HWIO_MSS_RC_BP3_PHASE_STATUS_RMSK                                            0xffffffff
#define HWIO_MSS_RC_BP3_PHASE_STATUS_IN          \
        in_dword_masked(HWIO_MSS_RC_BP3_PHASE_STATUS_ADDR, HWIO_MSS_RC_BP3_PHASE_STATUS_RMSK)
#define HWIO_MSS_RC_BP3_PHASE_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_BP3_PHASE_STATUS_ADDR, m)
#define HWIO_MSS_RC_BP3_PHASE_STATUS_RC_BP3_PHASE_BMSK                               0xffffffff
#define HWIO_MSS_RC_BP3_PHASE_STATUS_RC_BP3_PHASE_SHFT                                      0x0

#define HWIO_MSS_RC_BP4_COUNT_STATUS_ADDR                                            (MSS_NAV_REG_BASE      + 0x00000038)
#define HWIO_MSS_RC_BP4_COUNT_STATUS_OFFS                                            (MSS_NAV_REG_BASE_OFFS + 0x00000038)
#define HWIO_MSS_RC_BP4_COUNT_STATUS_RMSK                                               0xfffff
#define HWIO_MSS_RC_BP4_COUNT_STATUS_IN          \
        in_dword_masked(HWIO_MSS_RC_BP4_COUNT_STATUS_ADDR, HWIO_MSS_RC_BP4_COUNT_STATUS_RMSK)
#define HWIO_MSS_RC_BP4_COUNT_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_BP4_COUNT_STATUS_ADDR, m)
#define HWIO_MSS_RC_BP4_COUNT_STATUS_RC_BP4_COUNT_BMSK                                  0xfffff
#define HWIO_MSS_RC_BP4_COUNT_STATUS_RC_BP4_COUNT_SHFT                                      0x0

#define HWIO_MSS_RC_BP4_PHASE_STATUS_ADDR                                            (MSS_NAV_REG_BASE      + 0x0000003c)
#define HWIO_MSS_RC_BP4_PHASE_STATUS_OFFS                                            (MSS_NAV_REG_BASE_OFFS + 0x0000003c)
#define HWIO_MSS_RC_BP4_PHASE_STATUS_RMSK                                            0xffffffff
#define HWIO_MSS_RC_BP4_PHASE_STATUS_IN          \
        in_dword_masked(HWIO_MSS_RC_BP4_PHASE_STATUS_ADDR, HWIO_MSS_RC_BP4_PHASE_STATUS_RMSK)
#define HWIO_MSS_RC_BP4_PHASE_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_BP4_PHASE_STATUS_ADDR, m)
#define HWIO_MSS_RC_BP4_PHASE_STATUS_RC_BP4_PHASE_BMSK                               0xffffffff
#define HWIO_MSS_RC_BP4_PHASE_STATUS_RC_BP4_PHASE_SHFT                                      0x0

#define HWIO_MSS_RC_TT_STATUS_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000040)
#define HWIO_MSS_RC_TT_STATUS_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000040)
#define HWIO_MSS_RC_TT_STATUS_RMSK                                                          0x1
#define HWIO_MSS_RC_TT_STATUS_IN          \
        in_dword_masked(HWIO_MSS_RC_TT_STATUS_ADDR, HWIO_MSS_RC_TT_STATUS_RMSK)
#define HWIO_MSS_RC_TT_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_TT_STATUS_ADDR, m)
#define HWIO_MSS_RC_TT_STATUS_RC_TT_ACTIVE_BMSK                                             0x1
#define HWIO_MSS_RC_TT_STATUS_RC_TT_ACTIVE_SHFT                                             0x0

#define HWIO_MSS_RC_IRQ_STATUS_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000044)
#define HWIO_MSS_RC_IRQ_STATUS_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000044)
#define HWIO_MSS_RC_IRQ_STATUS_RMSK                                                  0xff00000f
#define HWIO_MSS_RC_IRQ_STATUS_IN          \
        in_dword_masked(HWIO_MSS_RC_IRQ_STATUS_ADDR, HWIO_MSS_RC_IRQ_STATUS_RMSK)
#define HWIO_MSS_RC_IRQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_IRQ_STATUS_ADDR, m)
#define HWIO_MSS_RC_IRQ_STATUS_NAV_VERSION_BMSK                                      0xff000000
#define HWIO_MSS_RC_IRQ_STATUS_NAV_VERSION_SHFT                                            0x18
#define HWIO_MSS_RC_IRQ_STATUS_RC_IRQ_BMSK                                                  0xf
#define HWIO_MSS_RC_IRQ_STATUS_RC_IRQ_SHFT                                                  0x0

#define HWIO_MSS_RC_PPSI_RTC_ADDR                                                    (MSS_NAV_REG_BASE      + 0x00000048)
#define HWIO_MSS_RC_PPSI_RTC_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x00000048)
#define HWIO_MSS_RC_PPSI_RTC_RMSK                                                    0xffffffff
#define HWIO_MSS_RC_PPSI_RTC_IN          \
        in_dword_masked(HWIO_MSS_RC_PPSI_RTC_ADDR, HWIO_MSS_RC_PPSI_RTC_RMSK)
#define HWIO_MSS_RC_PPSI_RTC_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_PPSI_RTC_ADDR, m)
#define HWIO_MSS_RC_PPSI_RTC_RC_PPSI_RTC_BMSK                                        0xffffffff
#define HWIO_MSS_RC_PPSI_RTC_RC_PPSI_RTC_SHFT                                               0x0

#define HWIO_MSS_RC_NAV_TT_RTC_ADDR                                                  (MSS_NAV_REG_BASE      + 0x0000004c)
#define HWIO_MSS_RC_NAV_TT_RTC_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x0000004c)
#define HWIO_MSS_RC_NAV_TT_RTC_RMSK                                                  0xffffffff
#define HWIO_MSS_RC_NAV_TT_RTC_IN          \
        in_dword_masked(HWIO_MSS_RC_NAV_TT_RTC_ADDR, HWIO_MSS_RC_NAV_TT_RTC_RMSK)
#define HWIO_MSS_RC_NAV_TT_RTC_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_NAV_TT_RTC_ADDR, m)
#define HWIO_MSS_RC_NAV_TT_RTC_RC_NAV_TT_RTC_BMSK                                    0xffffffff
#define HWIO_MSS_RC_NAV_TT_RTC_RC_NAV_TT_RTC_SHFT                                           0x0

#define HWIO_MSS_RC_CDMA_TT_RTC_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00000050)
#define HWIO_MSS_RC_CDMA_TT_RTC_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00000050)
#define HWIO_MSS_RC_CDMA_TT_RTC_RMSK                                                 0xffffffff
#define HWIO_MSS_RC_CDMA_TT_RTC_IN          \
        in_dword_masked(HWIO_MSS_RC_CDMA_TT_RTC_ADDR, HWIO_MSS_RC_CDMA_TT_RTC_RMSK)
#define HWIO_MSS_RC_CDMA_TT_RTC_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_CDMA_TT_RTC_ADDR, m)
#define HWIO_MSS_RC_CDMA_TT_RTC_RC_CDMA_TT_RTC_BMSK                                  0xffffffff
#define HWIO_MSS_RC_CDMA_TT_RTC_RC_CDMA_TT_RTC_SHFT                                         0x0

#define HWIO_MSS_RC_GNSS_TT_CNT_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00000054)
#define HWIO_MSS_RC_GNSS_TT_CNT_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00000054)
#define HWIO_MSS_RC_GNSS_TT_CNT_RMSK                                                 0xffffffff
#define HWIO_MSS_RC_GNSS_TT_CNT_IN          \
        in_dword_masked(HWIO_MSS_RC_GNSS_TT_CNT_ADDR, HWIO_MSS_RC_GNSS_TT_CNT_RMSK)
#define HWIO_MSS_RC_GNSS_TT_CNT_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_GNSS_TT_CNT_ADDR, m)
#define HWIO_MSS_RC_GNSS_TT_CNT_RC_GNSS_TT_RTC_BMSK                                  0xffffffff
#define HWIO_MSS_RC_GNSS_TT_CNT_RC_GNSS_TT_RTC_SHFT                                         0x0

#define HWIO_MSS_RC_NAV_TEST_BUS_ADDR                                                (MSS_NAV_REG_BASE      + 0x00000058)
#define HWIO_MSS_RC_NAV_TEST_BUS_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x00000058)
#define HWIO_MSS_RC_NAV_TEST_BUS_RMSK                                                0xffffffff
#define HWIO_MSS_RC_NAV_TEST_BUS_IN          \
        in_dword_masked(HWIO_MSS_RC_NAV_TEST_BUS_ADDR, HWIO_MSS_RC_NAV_TEST_BUS_RMSK)
#define HWIO_MSS_RC_NAV_TEST_BUS_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_NAV_TEST_BUS_ADDR, m)
#define HWIO_MSS_RC_NAV_TEST_BUS_RC_NAV_TEST_BUS_BMSK                                0xffffffff
#define HWIO_MSS_RC_NAV_TEST_BUS_RC_NAV_TEST_BUS_SHFT                                       0x0

#define HWIO_MSS_RC_B1_POLYNOMIAL_MASK_ADDR                                          (MSS_NAV_REG_BASE      + 0x0000005c)
#define HWIO_MSS_RC_B1_POLYNOMIAL_MASK_OFFS                                          (MSS_NAV_REG_BASE_OFFS + 0x0000005c)
#define HWIO_MSS_RC_B1_POLYNOMIAL_MASK_RMSK                                            0x3fffff
#define HWIO_MSS_RC_B1_POLYNOMIAL_MASK_IN          \
        in_dword_masked(HWIO_MSS_RC_B1_POLYNOMIAL_MASK_ADDR, HWIO_MSS_RC_B1_POLYNOMIAL_MASK_RMSK)
#define HWIO_MSS_RC_B1_POLYNOMIAL_MASK_INM(m)      \
        in_dword_masked(HWIO_MSS_RC_B1_POLYNOMIAL_MASK_ADDR, m)
#define HWIO_MSS_RC_B1_POLYNOMIAL_MASK_OUT(v)      \
        out_dword(HWIO_MSS_RC_B1_POLYNOMIAL_MASK_ADDR,v)
#define HWIO_MSS_RC_B1_POLYNOMIAL_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_RC_B1_POLYNOMIAL_MASK_ADDR,m,v,HWIO_MSS_RC_B1_POLYNOMIAL_MASK_IN)
#define HWIO_MSS_RC_B1_POLYNOMIAL_MASK_RC_B1_POLYNOMIAL_MASK_BMSK                      0x3fffff
#define HWIO_MSS_RC_B1_POLYNOMIAL_MASK_RC_B1_POLYNOMIAL_MASK_SHFT                           0x0

#define HWIO_MSS_AD_MODE_ADDR                                                        (MSS_NAV_REG_BASE      + 0x00000080)
#define HWIO_MSS_AD_MODE_OFFS                                                        (MSS_NAV_REG_BASE_OFFS + 0x00000080)
#define HWIO_MSS_AD_MODE_RMSK                                                           0x3ffff
#define HWIO_MSS_AD_MODE_IN          \
        in_dword_masked(HWIO_MSS_AD_MODE_ADDR, HWIO_MSS_AD_MODE_RMSK)
#define HWIO_MSS_AD_MODE_INM(m)      \
        in_dword_masked(HWIO_MSS_AD_MODE_ADDR, m)
#define HWIO_MSS_AD_MODE_OUT(v)      \
        out_dword(HWIO_MSS_AD_MODE_ADDR,v)
#define HWIO_MSS_AD_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_AD_MODE_ADDR,m,v,HWIO_MSS_AD_MODE_IN)
#define HWIO_MSS_AD_MODE_AD_TESTINSEL_BMSK                                              0x30000
#define HWIO_MSS_AD_MODE_AD_TESTINSEL_SHFT                                                 0x10
#define HWIO_MSS_AD_MODE_AD_TESTSEL_BMSK                                                 0x8000
#define HWIO_MSS_AD_MODE_AD_TESTSEL_SHFT                                                    0xf
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_MODE_BMSK                                          0x6000
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_MODE_SHFT                                             0xd
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_MODE_OFF_FVAL                                         0x0
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_MODE_VECTOR_FVAL                                      0x1
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_MODE_CIRCULAR_FVAL                                    0x2
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_MODE_FRAME_FVAL                                       0x3
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_START_BMSK                                         0x1000
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_START_SHFT                                            0xc
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_SRC_BMSK                                            0xf00
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_SRC_SHFT                                              0x8
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_SRC_RX1IQ1_FVAL                                       0x0
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_SRC_RX1IQ2_FVAL                                       0x1
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_SRC_RX1IQ3_FVAL                                       0x2
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_SRC_RX2IQ1_FVAL                                       0x3
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_SRC_RX2IQ2_FVAL                                       0x4
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_SRC_RX2IQ3_FVAL                                       0x5
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_SRC_RX12IQ1_FVAL                                      0x6
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_SRC_RX12IQ2_FVAL                                      0x7
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_SRC_RX1IQ8_FVAL                                       0x8
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_SRC_RX2IQ8_FVAL                                       0x9
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_SRC_SAIQ8_FVAL                                        0xf
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_DEPTH_BMSK                                           0xe0
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_DEPTH_SHFT                                            0x5
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_DEPTH_N512_FVAL                                       0x0
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_DEPTH_N1K_FVAL                                        0x1
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_DEPTH_N2K_FVAL                                        0x2
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_DEPTH_N4K_FVAL                                        0x3
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_DEPTH_N8K_FVAL                                        0x4
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_DEPTH_N16K_FVAL                                       0x5
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_DEPTH_N32K_FVAL                                       0x6
#define HWIO_MSS_AD_MODE_AD_SAMPLELOG_DEPTH_NMAX_FVAL                                       0x7
#define HWIO_MSS_AD_MODE_AD_MEAS_PERIOD_BMSK                                               0x18
#define HWIO_MSS_AD_MODE_AD_MEAS_PERIOD_SHFT                                                0x3
#define HWIO_MSS_AD_MODE_AD_MEAS_PERIOD_OFF_FVAL                                            0x0
#define HWIO_MSS_AD_MODE_AD_MEAS_PERIOD_PROG1_FVAL                                          0x1
#define HWIO_MSS_AD_MODE_AD_MEAS_PERIOD_PROG2_FVAL                                          0x2
#define HWIO_MSS_AD_MODE_AD_MEAS_PERIOD_FRAME_FVAL                                          0x3
#define HWIO_MSS_AD_MODE_AD_MEAS_ENABLE_BMSK                                                0x4
#define HWIO_MSS_AD_MODE_AD_MEAS_ENABLE_SHFT                                                0x2
#define HWIO_MSS_AD_MODE_AD_UPDATE_BMSK                                                     0x2
#define HWIO_MSS_AD_MODE_AD_UPDATE_SHFT                                                     0x1
#define HWIO_MSS_AD_MODE_AD_INIT_BMSK                                                       0x1
#define HWIO_MSS_AD_MODE_AD_INIT_SHFT                                                       0x0
#define HWIO_MSS_AD_MODE_AD_INIT_NO_FVAL                                                    0x0
#define HWIO_MSS_AD_MODE_AD_INIT_YES_FVAL                                                   0x1

#define HWIO_MSS_AD_RX1_CONFIG_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000084)
#define HWIO_MSS_AD_RX1_CONFIG_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000084)
#define HWIO_MSS_AD_RX1_CONFIG_RMSK                                                    0x7fffff
#define HWIO_MSS_AD_RX1_CONFIG_IN          \
        in_dword_masked(HWIO_MSS_AD_RX1_CONFIG_ADDR, HWIO_MSS_AD_RX1_CONFIG_RMSK)
#define HWIO_MSS_AD_RX1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MSS_AD_RX1_CONFIG_ADDR, m)
#define HWIO_MSS_AD_RX1_CONFIG_OUT(v)      \
        out_dword(HWIO_MSS_AD_RX1_CONFIG_ADDR,v)
#define HWIO_MSS_AD_RX1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_AD_RX1_CONFIG_ADDR,m,v,HWIO_MSS_AD_RX1_CONFIG_IN)
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKPOL5_BMSK                                   0x400000
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKPOL5_SHFT                                       0x16
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKEN5_BMSK                                    0x200000
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKEN5_SHFT                                        0x15
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKPOL4_BMSK                                   0x100000
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKPOL4_SHFT                                       0x14
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKEN4_BMSK                                     0x80000
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKEN4_SHFT                                        0x13
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_QUANTSEL_BMSK                                     0x60000
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_QUANTSEL_SHFT                                        0x11
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_QUANTSEL_OFF_FVAL                                     0x0
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_QUANTSEL_SDM_FVAL                                     0x1
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_QUANTSEL_LINEAR_FVAL                                  0x2
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_QUANTSEL_LIMITER_FVAL                                 0x3
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKSIG_BMSK                                     0x10000
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKSIG_SHFT                                        0x10
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKPOL3_BMSK                                     0x8000
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKPOL3_SHFT                                        0xf
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKEN3_BMSK                                      0x4000
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKEN3_SHFT                                         0xe
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKPOL2_BMSK                                     0x2000
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKPOL2_SHFT                                        0xd
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKEN2_BMSK                                      0x1000
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKEN2_SHFT                                         0xc
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKPOL1_BMSK                                      0x800
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKPOL1_SHFT                                        0xb
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKEN1_BMSK                                       0x400
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKEN1_SHFT                                         0xa
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKPOL0_BMSK                                      0x200
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKPOL0_SHFT                                        0x9
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKPOL0_POS_FVAL                                    0x0
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKPOL0_NEG_FVAL                                    0x1
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKEN0_BMSK                                       0x100
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKEN0_SHFT                                         0x8
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKEN0_OFF_FVAL                                     0x0
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_BLANKEN0_ON_FVAL                                      0x1
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_NULLQ_BMSK                                           0x80
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_NULLQ_SHFT                                            0x7
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_NULLQ_NO_FVAL                                         0x0
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_NULLQ_YES_FVAL                                        0x1
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_NULLI_BMSK                                           0x40
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_NULLI_SHFT                                            0x6
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_NULLI_NO_FVAL                                         0x0
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_NULLI_YES_FVAL                                        0x1
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_SIGNINVQ_BMSK                                        0x20
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_SIGNINVQ_SHFT                                         0x5
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_SIGNINVQ_NO_FVAL                                      0x0
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_SIGNINVQ_YES_FVAL                                     0x1
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_SIGNINVI_BMSK                                        0x10
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_SIGNINVI_SHFT                                         0x4
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_SIGNINVI_NO_FVAL                                      0x0
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_SIGNINVI_YES_FVAL                                     0x1
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_SWAPIQ_BMSK                                           0x8
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_SWAPIQ_SHFT                                           0x3
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_SWAPIQ_NO_FVAL                                        0x0
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_SWAPIQ_YES_FVAL                                       0x1
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_SRCSEL_BMSK                                           0x4
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_SRCSEL_SHFT                                           0x2
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_SRCSEL_TSG_FVAL                                       0x0
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_SRCSEL_ADC_FVAL                                       0x1
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_RATE_BMSK                                             0x3
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_RATE_SHFT                                             0x0
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_RATE_OFF_FVAL                                         0x0
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_RATE_FULL_FVAL                                        0x1
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_RATE_HALF_FVAL                                        0x2
#define HWIO_MSS_AD_RX1_CONFIG_AD_RX1_RATE_QTR_FVAL                                         0x3

#define HWIO_MSS_AD_RX2_CONFIG_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000088)
#define HWIO_MSS_AD_RX2_CONFIG_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000088)
#define HWIO_MSS_AD_RX2_CONFIG_RMSK                                                    0x7fffff
#define HWIO_MSS_AD_RX2_CONFIG_IN          \
        in_dword_masked(HWIO_MSS_AD_RX2_CONFIG_ADDR, HWIO_MSS_AD_RX2_CONFIG_RMSK)
#define HWIO_MSS_AD_RX2_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MSS_AD_RX2_CONFIG_ADDR, m)
#define HWIO_MSS_AD_RX2_CONFIG_OUT(v)      \
        out_dword(HWIO_MSS_AD_RX2_CONFIG_ADDR,v)
#define HWIO_MSS_AD_RX2_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_AD_RX2_CONFIG_ADDR,m,v,HWIO_MSS_AD_RX2_CONFIG_IN)
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKPOL5_BMSK                                   0x400000
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKPOL5_SHFT                                       0x16
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKEN5_BMSK                                    0x200000
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKEN5_SHFT                                        0x15
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKPOL4_BMSK                                   0x100000
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKPOL4_SHFT                                       0x14
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKEN4_BMSK                                     0x80000
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKEN4_SHFT                                        0x13
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_QUANTSEL_BMSK                                     0x60000
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_QUANTSEL_SHFT                                        0x11
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKSIG_BMSK                                     0x10000
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKSIG_SHFT                                        0x10
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKPOL3_BMSK                                     0x8000
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKPOL3_SHFT                                        0xf
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKEN3_BMSK                                      0x4000
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKEN3_SHFT                                         0xe
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKPOL2_BMSK                                     0x2000
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKPOL2_SHFT                                        0xd
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKEN2_BMSK                                      0x1000
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKEN2_SHFT                                         0xc
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKPOL1_BMSK                                      0x800
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKPOL1_SHFT                                        0xb
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKEN1_BMSK                                       0x400
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKEN1_SHFT                                         0xa
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKPOL0_BMSK                                      0x200
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKPOL0_SHFT                                        0x9
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKEN0_BMSK                                       0x100
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_BLANKEN0_SHFT                                         0x8
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_NULLQ_BMSK                                           0x80
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_NULLQ_SHFT                                            0x7
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_NULLI_BMSK                                           0x40
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_NULLI_SHFT                                            0x6
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_SIGNINVQ_BMSK                                        0x20
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_SIGNINVQ_SHFT                                         0x5
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_SIGNINVI_BMSK                                        0x10
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_SIGNINVI_SHFT                                         0x4
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_SWAPIQ_BMSK                                           0x8
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_SWAPIQ_SHFT                                           0x3
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_SRCSEL_BMSK                                           0x4
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_SRCSEL_SHFT                                           0x2
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_SRCSEL_TSG_FVAL                                       0x0
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_SRCSEL_ADC_FVAL                                       0x1
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_RATE_BMSK                                             0x3
#define HWIO_MSS_AD_RX2_CONFIG_AD_RX2_RATE_SHFT                                             0x0

#define HWIO_MSS_AD_RX1_QUANTMAP_ADDR                                                (MSS_NAV_REG_BASE      + 0x0000008c)
#define HWIO_MSS_AD_RX1_QUANTMAP_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x0000008c)
#define HWIO_MSS_AD_RX1_QUANTMAP_RMSK                                                0xffffffff
#define HWIO_MSS_AD_RX1_QUANTMAP_IN          \
        in_dword_masked(HWIO_MSS_AD_RX1_QUANTMAP_ADDR, HWIO_MSS_AD_RX1_QUANTMAP_RMSK)
#define HWIO_MSS_AD_RX1_QUANTMAP_INM(m)      \
        in_dword_masked(HWIO_MSS_AD_RX1_QUANTMAP_ADDR, m)
#define HWIO_MSS_AD_RX1_QUANTMAP_OUT(v)      \
        out_dword(HWIO_MSS_AD_RX1_QUANTMAP_ADDR,v)
#define HWIO_MSS_AD_RX1_QUANTMAP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_AD_RX1_QUANTMAP_ADDR,m,v,HWIO_MSS_AD_RX1_QUANTMAP_IN)
#define HWIO_MSS_AD_RX1_QUANTMAP_AD_RX1_QUANTMAP_BMSK                                0xffffffff
#define HWIO_MSS_AD_RX1_QUANTMAP_AD_RX1_QUANTMAP_SHFT                                       0x0

#define HWIO_MSS_AD_RX2_QUANTMAP_ADDR                                                (MSS_NAV_REG_BASE      + 0x00000090)
#define HWIO_MSS_AD_RX2_QUANTMAP_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x00000090)
#define HWIO_MSS_AD_RX2_QUANTMAP_RMSK                                                0xffffffff
#define HWIO_MSS_AD_RX2_QUANTMAP_IN          \
        in_dword_masked(HWIO_MSS_AD_RX2_QUANTMAP_ADDR, HWIO_MSS_AD_RX2_QUANTMAP_RMSK)
#define HWIO_MSS_AD_RX2_QUANTMAP_INM(m)      \
        in_dword_masked(HWIO_MSS_AD_RX2_QUANTMAP_ADDR, m)
#define HWIO_MSS_AD_RX2_QUANTMAP_OUT(v)      \
        out_dword(HWIO_MSS_AD_RX2_QUANTMAP_ADDR,v)
#define HWIO_MSS_AD_RX2_QUANTMAP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_AD_RX2_QUANTMAP_ADDR,m,v,HWIO_MSS_AD_RX2_QUANTMAP_IN)
#define HWIO_MSS_AD_RX2_QUANTMAP_AD_RX2_QUANTMAP_BMSK                                0xffffffff
#define HWIO_MSS_AD_RX2_QUANTMAP_AD_RX2_QUANTMAP_SHFT                                       0x0

#define HWIO_MSS_AD_MEAS_STATUS_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00000094)
#define HWIO_MSS_AD_MEAS_STATUS_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00000094)
#define HWIO_MSS_AD_MEAS_STATUS_RMSK                                                    0x3ffff
#define HWIO_MSS_AD_MEAS_STATUS_IN          \
        in_dword_masked(HWIO_MSS_AD_MEAS_STATUS_ADDR, HWIO_MSS_AD_MEAS_STATUS_RMSK)
#define HWIO_MSS_AD_MEAS_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_AD_MEAS_STATUS_ADDR, m)
#define HWIO_MSS_AD_MEAS_STATUS_AD_RX2_MEAS_BLANK_BMSK                                  0x20000
#define HWIO_MSS_AD_MEAS_STATUS_AD_RX2_MEAS_BLANK_SHFT                                     0x11
#define HWIO_MSS_AD_MEAS_STATUS_AD_RX1_MEAS_BLANK_BMSK                                  0x10000
#define HWIO_MSS_AD_MEAS_STATUS_AD_RX1_MEAS_BLANK_SHFT                                     0x10
#define HWIO_MSS_AD_MEAS_STATUS_AD_MEAS_LENGTH_BMSK                                      0xffff
#define HWIO_MSS_AD_MEAS_STATUS_AD_MEAS_LENGTH_SHFT                                         0x0

#define HWIO_MSS_AD_RX1_MEAN_MON_ADDR                                                (MSS_NAV_REG_BASE      + 0x00000098)
#define HWIO_MSS_AD_RX1_MEAN_MON_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x00000098)
#define HWIO_MSS_AD_RX1_MEAN_MON_RMSK                                                0xffffffff
#define HWIO_MSS_AD_RX1_MEAN_MON_IN          \
        in_dword_masked(HWIO_MSS_AD_RX1_MEAN_MON_ADDR, HWIO_MSS_AD_RX1_MEAN_MON_RMSK)
#define HWIO_MSS_AD_RX1_MEAN_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_AD_RX1_MEAN_MON_ADDR, m)
#define HWIO_MSS_AD_RX1_MEAN_MON_AD_RX1_MEANMONQ_BMSK                                0xffff0000
#define HWIO_MSS_AD_RX1_MEAN_MON_AD_RX1_MEANMONQ_SHFT                                      0x10
#define HWIO_MSS_AD_RX1_MEAN_MON_AD_RX1_MEANMONI_BMSK                                    0xffff
#define HWIO_MSS_AD_RX1_MEAN_MON_AD_RX1_MEANMONI_SHFT                                       0x0

#define HWIO_MSS_AD_RX2_MEAN_MON_ADDR                                                (MSS_NAV_REG_BASE      + 0x0000009c)
#define HWIO_MSS_AD_RX2_MEAN_MON_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x0000009c)
#define HWIO_MSS_AD_RX2_MEAN_MON_RMSK                                                0xffffffff
#define HWIO_MSS_AD_RX2_MEAN_MON_IN          \
        in_dword_masked(HWIO_MSS_AD_RX2_MEAN_MON_ADDR, HWIO_MSS_AD_RX2_MEAN_MON_RMSK)
#define HWIO_MSS_AD_RX2_MEAN_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_AD_RX2_MEAN_MON_ADDR, m)
#define HWIO_MSS_AD_RX2_MEAN_MON_AD_RX2_MEANMONQ_BMSK                                0xffff0000
#define HWIO_MSS_AD_RX2_MEAN_MON_AD_RX2_MEANMONQ_SHFT                                      0x10
#define HWIO_MSS_AD_RX2_MEAN_MON_AD_RX2_MEANMONI_BMSK                                    0xffff
#define HWIO_MSS_AD_RX2_MEAN_MON_AD_RX2_MEANMONI_SHFT                                       0x0

#define HWIO_MSS_AD_RX1_BLANK_MONITOR_ADDR                                           (MSS_NAV_REG_BASE      + 0x000000a0)
#define HWIO_MSS_AD_RX1_BLANK_MONITOR_OFFS                                           (MSS_NAV_REG_BASE_OFFS + 0x000000a0)
#define HWIO_MSS_AD_RX1_BLANK_MONITOR_RMSK                                              0x3ffff
#define HWIO_MSS_AD_RX1_BLANK_MONITOR_IN          \
        in_dword_masked(HWIO_MSS_AD_RX1_BLANK_MONITOR_ADDR, HWIO_MSS_AD_RX1_BLANK_MONITOR_RMSK)
#define HWIO_MSS_AD_RX1_BLANK_MONITOR_INM(m)      \
        in_dword_masked(HWIO_MSS_AD_RX1_BLANK_MONITOR_ADDR, m)
#define HWIO_MSS_AD_RX1_BLANK_MONITOR_AD_RX1_BLANKMON_BMSK                              0x3ffff
#define HWIO_MSS_AD_RX1_BLANK_MONITOR_AD_RX1_BLANKMON_SHFT                                  0x0

#define HWIO_MSS_AD_RX2_BLANK_MONITOR_ADDR                                           (MSS_NAV_REG_BASE      + 0x000000a4)
#define HWIO_MSS_AD_RX2_BLANK_MONITOR_OFFS                                           (MSS_NAV_REG_BASE_OFFS + 0x000000a4)
#define HWIO_MSS_AD_RX2_BLANK_MONITOR_RMSK                                              0x3ffff
#define HWIO_MSS_AD_RX2_BLANK_MONITOR_IN          \
        in_dword_masked(HWIO_MSS_AD_RX2_BLANK_MONITOR_ADDR, HWIO_MSS_AD_RX2_BLANK_MONITOR_RMSK)
#define HWIO_MSS_AD_RX2_BLANK_MONITOR_INM(m)      \
        in_dword_masked(HWIO_MSS_AD_RX2_BLANK_MONITOR_ADDR, m)
#define HWIO_MSS_AD_RX2_BLANK_MONITOR_AD_RX2_BLANKMON_BMSK                              0x3ffff
#define HWIO_MSS_AD_RX2_BLANK_MONITOR_AD_RX2_BLANKMON_SHFT                                  0x0

#define HWIO_MSS_AD_SL_INDEX_ADDR                                                    (MSS_NAV_REG_BASE      + 0x000000a8)
#define HWIO_MSS_AD_SL_INDEX_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x000000a8)
#define HWIO_MSS_AD_SL_INDEX_RMSK                                                       0x1ffff
#define HWIO_MSS_AD_SL_INDEX_IN          \
        in_dword_masked(HWIO_MSS_AD_SL_INDEX_ADDR, HWIO_MSS_AD_SL_INDEX_RMSK)
#define HWIO_MSS_AD_SL_INDEX_INM(m)      \
        in_dword_masked(HWIO_MSS_AD_SL_INDEX_ADDR, m)
#define HWIO_MSS_AD_SL_INDEX_AD_SAMPLELOG_DONE_BMSK                                     0x10000
#define HWIO_MSS_AD_SL_INDEX_AD_SAMPLELOG_DONE_SHFT                                        0x10
#define HWIO_MSS_AD_SL_INDEX_AD_SL_INDEX_BMSK                                            0xffff
#define HWIO_MSS_AD_SL_INDEX_AD_SL_INDEX_SHFT                                               0x0

#define HWIO_MSS_AD_RX1_AMPL_MON_ADDR                                                (MSS_NAV_REG_BASE      + 0x000000ac)
#define HWIO_MSS_AD_RX1_AMPL_MON_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x000000ac)
#define HWIO_MSS_AD_RX1_AMPL_MON_RMSK                                                0xffffffff
#define HWIO_MSS_AD_RX1_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_AD_RX1_AMPL_MON_ADDR, HWIO_MSS_AD_RX1_AMPL_MON_RMSK)
#define HWIO_MSS_AD_RX1_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_AD_RX1_AMPL_MON_ADDR, m)
#define HWIO_MSS_AD_RX1_AMPL_MON_AD_RX1_AMPLMONQ_BMSK                                0xffff0000
#define HWIO_MSS_AD_RX1_AMPL_MON_AD_RX1_AMPLMONQ_SHFT                                      0x10
#define HWIO_MSS_AD_RX1_AMPL_MON_AD_RX1_AMPLMONI_BMSK                                    0xffff
#define HWIO_MSS_AD_RX1_AMPL_MON_AD_RX1_AMPLMONI_SHFT                                       0x0

#define HWIO_MSS_AD_RX2_AMPL_MON_ADDR                                                (MSS_NAV_REG_BASE      + 0x000000b0)
#define HWIO_MSS_AD_RX2_AMPL_MON_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x000000b0)
#define HWIO_MSS_AD_RX2_AMPL_MON_RMSK                                                0xffffffff
#define HWIO_MSS_AD_RX2_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_AD_RX2_AMPL_MON_ADDR, HWIO_MSS_AD_RX2_AMPL_MON_RMSK)
#define HWIO_MSS_AD_RX2_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_AD_RX2_AMPL_MON_ADDR, m)
#define HWIO_MSS_AD_RX2_AMPL_MON_AD_RX2_AMPLMONQ_BMSK                                0xffff0000
#define HWIO_MSS_AD_RX2_AMPL_MON_AD_RX2_AMPLMONQ_SHFT                                      0x10
#define HWIO_MSS_AD_RX2_AMPL_MON_AD_RX2_AMPLMONI_BMSK                                    0xffff
#define HWIO_MSS_AD_RX2_AMPL_MON_AD_RX2_AMPLMONI_SHFT                                       0x0

#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_ADDR                                           (MSS_NAV_REG_BASE      + 0x000000b4)
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_OFFS                                           (MSS_NAV_REG_BASE_OFFS + 0x000000b4)
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_RMSK                                            0x1ffffff
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_IN          \
        in_dword_masked(HWIO_MSS_AD_SPEC_ANALYZER_CMD_ADDR, HWIO_MSS_AD_SPEC_ANALYZER_CMD_RMSK)
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_INM(m)      \
        in_dword_masked(HWIO_MSS_AD_SPEC_ANALYZER_CMD_ADDR, m)
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_OUT(v)      \
        out_dword(HWIO_MSS_AD_SPEC_ANALYZER_CMD_ADDR,v)
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_AD_SPEC_ANALYZER_CMD_ADDR,m,v,HWIO_MSS_AD_SPEC_ANALYZER_CMD_IN)
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_GAINSTEP_BMSK                             0x1e00000
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_GAINSTEP_SHFT                                  0x15
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_GAINSTEP_G0_FVAL                                0x0
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_GAINSTEP_G3_FVAL                                0x1
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_GAINSTEP_G6_FVAL                                0x2
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_GAINSTEP_G9_FVAL                                0x3
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_GAINSTEP_G12_FVAL                               0x4
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_GAINSTEP_G15_FVAL                               0x5
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_GAINSTEP_G18_FVAL                               0x6
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_GAINSTEP_G21_FVAL                               0x7
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_GAINSTEP_G24_FVAL                               0x8
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_GAINSTEP_G27_FVAL                               0x9
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_SRC_SEL_BMSK                               0x180000
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_SRC_SEL_SHFT                                   0x13
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_SRC_SEL_BP1_FVAL                                0x0
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_SRC_SEL_BP2_FVAL                                0x1
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_SRC_SEL_BP3_FVAL                                0x2
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_SRC_SEL_BP4_FVAL                                0x3
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_MODE_BMSK                                   0x70000
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_MODE_SHFT                                      0x10
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_MODE_OFF_FVAL                                   0x0
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_MODE_BYPASS_FVAL                                0x1
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_MODE_DEC32_FVAL                                 0x2
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_MODE_DEC64_FVAL                                 0x3
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_MODE_DEC128_FVAL                                0x4
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_MODE_DEC256_FVAL                                0x5
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_MODE_OFF2_FVAL                                  0x6
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_MODE_OFF3_FVAL                                  0x7
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_FREQ_BMSK                                    0xffff
#define HWIO_MSS_AD_SPEC_ANALYZER_CMD_AD_SA_FREQ_SHFT                                       0x0

#define HWIO_MSS_AD_SPEC_ANALYZER_STATUS_ADDR                                        (MSS_NAV_REG_BASE      + 0x000000b8)
#define HWIO_MSS_AD_SPEC_ANALYZER_STATUS_OFFS                                        (MSS_NAV_REG_BASE_OFFS + 0x000000b8)
#define HWIO_MSS_AD_SPEC_ANALYZER_STATUS_RMSK                                            0x3fff
#define HWIO_MSS_AD_SPEC_ANALYZER_STATUS_IN          \
        in_dword_masked(HWIO_MSS_AD_SPEC_ANALYZER_STATUS_ADDR, HWIO_MSS_AD_SPEC_ANALYZER_STATUS_RMSK)
#define HWIO_MSS_AD_SPEC_ANALYZER_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_AD_SPEC_ANALYZER_STATUS_ADDR, m)
#define HWIO_MSS_AD_SPEC_ANALYZER_STATUS_AD_SA_BLANKMON_BMSK                             0x3fff
#define HWIO_MSS_AD_SPEC_ANALYZER_STATUS_AD_SA_BLANKMON_SHFT                                0x0

#define HWIO_MSS_BP1_CONFIG_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000200)
#define HWIO_MSS_BP1_CONFIG_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000200)
#define HWIO_MSS_BP1_CONFIG_RMSK                                                     0x7fffffff
#define HWIO_MSS_BP1_CONFIG_IN          \
        in_dword_masked(HWIO_MSS_BP1_CONFIG_ADDR, HWIO_MSS_BP1_CONFIG_RMSK)
#define HWIO_MSS_BP1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_CONFIG_ADDR, m)
#define HWIO_MSS_BP1_CONFIG_OUT(v)      \
        out_dword(HWIO_MSS_BP1_CONFIG_ADDR,v)
#define HWIO_MSS_BP1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP1_CONFIG_ADDR,m,v,HWIO_MSS_BP1_CONFIG_IN)
#define HWIO_MSS_BP1_CONFIG_BP1_SCH3_CMFSEL_BMSK                                     0x40000000
#define HWIO_MSS_BP1_CONFIG_BP1_SCH3_CMFSEL_SHFT                                           0x1e
#define HWIO_MSS_BP1_CONFIG_BP1_SCH3_CMFSEL_BOC_FVAL                                        0x0
#define HWIO_MSS_BP1_CONFIG_BP1_SCH3_CMFSEL_BPSK_FVAL                                       0x1
#define HWIO_MSS_BP1_CONFIG_BP1_SA_PROBE_BMSK                                        0x30000000
#define HWIO_MSS_BP1_CONFIG_BP1_SA_PROBE_SHFT                                              0x1c
#define HWIO_MSS_BP1_CONFIG_BP1_SA_PROBE_P1_FVAL                                            0x0
#define HWIO_MSS_BP1_CONFIG_BP1_SA_PROBE_P2_FVAL                                            0x1
#define HWIO_MSS_BP1_CONFIG_BP1_SA_PROBE_P3_FVAL                                            0x2
#define HWIO_MSS_BP1_CONFIG_BP1_SA_PROBE_P4_FVAL                                            0x3
#define HWIO_MSS_BP1_CONFIG_BP1_TESTINSEL_BMSK                                        0x8000000
#define HWIO_MSS_BP1_CONFIG_BP1_TESTINSEL_SHFT                                             0x1b
#define HWIO_MSS_BP1_CONFIG_BP1_TESTSEL_BMSK                                          0x7000000
#define HWIO_MSS_BP1_CONFIG_BP1_TESTSEL_SHFT                                               0x18
#define HWIO_MSS_BP1_CONFIG_BP1_TESTSEL_OFF_FVAL                                            0x0
#define HWIO_MSS_BP1_CONFIG_BP1_TESTSEL_P1_FVAL                                             0x1
#define HWIO_MSS_BP1_CONFIG_BP1_TESTSEL_P2_FVAL                                             0x2
#define HWIO_MSS_BP1_CONFIG_BP1_TESTSEL_P3_FVAL                                             0x3
#define HWIO_MSS_BP1_CONFIG_BP1_TESTSEL_P4_FVAL                                             0x4
#define HWIO_MSS_BP1_CONFIG_BP1_TESTSEL_P5_FVAL                                             0x5
#define HWIO_MSS_BP1_CONFIG_BP1_TESTSEL_P6_FVAL                                             0x6
#define HWIO_MSS_BP1_CONFIG_BP1_TESTSEL_P7_FVAL                                             0x7
#define HWIO_MSS_BP1_CONFIG_BP1_PREAMPLMON_EN_BMSK                                     0x800000
#define HWIO_MSS_BP1_CONFIG_BP1_PREAMPLMON_EN_SHFT                                         0x17
#define HWIO_MSS_BP1_CONFIG_BP1_PREAMPLMON_EN_OFF_FVAL                                      0x0
#define HWIO_MSS_BP1_CONFIG_BP1_PREAMPLMON_EN_ON_FVAL                                       0x1
#define HWIO_MSS_BP1_CONFIG_BP1_GAINSTEP_BMSK                                          0x780000
#define HWIO_MSS_BP1_CONFIG_BP1_GAINSTEP_SHFT                                              0x13
#define HWIO_MSS_BP1_CONFIG_BP1_GAINSTEP_G0_FVAL                                            0x0
#define HWIO_MSS_BP1_CONFIG_BP1_GAINSTEP_G3_FVAL                                            0x1
#define HWIO_MSS_BP1_CONFIG_BP1_GAINSTEP_G6_FVAL                                            0x2
#define HWIO_MSS_BP1_CONFIG_BP1_GAINSTEP_G9_FVAL                                            0x3
#define HWIO_MSS_BP1_CONFIG_BP1_GAINSTEP_G12_FVAL                                           0x4
#define HWIO_MSS_BP1_CONFIG_BP1_GAINSTEP_G15_FVAL                                           0x5
#define HWIO_MSS_BP1_CONFIG_BP1_GAINSTEP_G18_FVAL                                           0x6
#define HWIO_MSS_BP1_CONFIG_BP1_GAINSTEP_G21_FVAL                                           0x7
#define HWIO_MSS_BP1_CONFIG_BP1_GAINSTEP_G24_FVAL                                           0x8
#define HWIO_MSS_BP1_CONFIG_BP1_GAINSTEP_G27_FVAL                                           0x9
#define HWIO_MSS_BP1_CONFIG_BP1_DCNOTCHPOLE_BMSK                                        0x70000
#define HWIO_MSS_BP1_CONFIG_BP1_DCNOTCHPOLE_SHFT                                           0x10
#define HWIO_MSS_BP1_CONFIG_BP1_GAINALIGN_BMSK                                           0x8000
#define HWIO_MSS_BP1_CONFIG_BP1_GAINALIGN_SHFT                                              0xf
#define HWIO_MSS_BP1_CONFIG_BP1_GAINALIGN_OFF_FVAL                                          0x0
#define HWIO_MSS_BP1_CONFIG_BP1_GAINALIGN_ON_FVAL                                           0x1
#define HWIO_MSS_BP1_CONFIG_BP1_MEANMONMODE_BMSK                                         0x6000
#define HWIO_MSS_BP1_CONFIG_BP1_MEANMONMODE_SHFT                                            0xd
#define HWIO_MSS_BP1_CONFIG_BP1_MEANMONMODE_OFF_FVAL                                        0x0
#define HWIO_MSS_BP1_CONFIG_BP1_MEANMONMODE_INT_FVAL                                        0x1
#define HWIO_MSS_BP1_CONFIG_BP1_MEANMONMODE_IIR_FVAL                                        0x2
#define HWIO_MSS_BP1_CONFIG_BP1_MEANMONMODE_OFF2_FVAL                                       0x3
#define HWIO_MSS_BP1_CONFIG_BP1_DCALIGN_BMSK                                             0x1000
#define HWIO_MSS_BP1_CONFIG_BP1_DCALIGN_SHFT                                                0xc
#define HWIO_MSS_BP1_CONFIG_BP1_DCALIGN_OFF_FVAL                                            0x0
#define HWIO_MSS_BP1_CONFIG_BP1_DCALIGN_ON_FVAL                                             0x1
#define HWIO_MSS_BP1_CONFIG_BP1_AAF_EN_BMSK                                               0x800
#define HWIO_MSS_BP1_CONFIG_BP1_AAF_EN_SHFT                                                 0xb
#define HWIO_MSS_BP1_CONFIG_BP1_AAF_EN_OFF_FVAL                                             0x0
#define HWIO_MSS_BP1_CONFIG_BP1_AAF_EN_ON_FVAL                                              0x1
#define HWIO_MSS_BP1_CONFIG_BP1_RS_EN_BMSK                                                0x400
#define HWIO_MSS_BP1_CONFIG_BP1_RS_EN_SHFT                                                  0xa
#define HWIO_MSS_BP1_CONFIG_BP1_RS_EN_OFF_FVAL                                              0x0
#define HWIO_MSS_BP1_CONFIG_BP1_RS_EN_ON_FVAL                                               0x1
#define HWIO_MSS_BP1_CONFIG_BP1_RS_LOAD_BMSK                                              0x200
#define HWIO_MSS_BP1_CONFIG_BP1_RS_LOAD_SHFT                                                0x9
#define HWIO_MSS_BP1_CONFIG_BP1_RS_LOAD_NO_FVAL                                             0x0
#define HWIO_MSS_BP1_CONFIG_BP1_RS_LOAD_YES_FVAL                                            0x1
#define HWIO_MSS_BP1_CONFIG_BP1_IF_TYPE_BMSK                                              0x100
#define HWIO_MSS_BP1_CONFIG_BP1_IF_TYPE_SHFT                                                0x8
#define HWIO_MSS_BP1_CONFIG_BP1_IF_TYPE_ZIF_FVAL                                            0x0
#define HWIO_MSS_BP1_CONFIG_BP1_IF_TYPE_LIF_FVAL                                            0x1
#define HWIO_MSS_BP1_CONFIG_BP1_AUXSEL_BMSK                                                0x80
#define HWIO_MSS_BP1_CONFIG_BP1_AUXSEL_SHFT                                                 0x7
#define HWIO_MSS_BP1_CONFIG_BP1_AUXSEL_NO_FVAL                                              0x0
#define HWIO_MSS_BP1_CONFIG_BP1_AUXSEL_YES_FVAL                                             0x1
#define HWIO_MSS_BP1_CONFIG_BP1_ADCSEL_BMSK                                                0x40
#define HWIO_MSS_BP1_CONFIG_BP1_ADCSEL_SHFT                                                 0x6
#define HWIO_MSS_BP1_CONFIG_BP1_ADCSEL_AD1_FVAL                                             0x0
#define HWIO_MSS_BP1_CONFIG_BP1_ADCSEL_AD2_FVAL                                             0x1
#define HWIO_MSS_BP1_CONFIG_BP1_SCH3_EN_BMSK                                               0x20
#define HWIO_MSS_BP1_CONFIG_BP1_SCH3_EN_SHFT                                                0x5
#define HWIO_MSS_BP1_CONFIG_BP1_SCH3_EN_OFF_FVAL                                            0x0
#define HWIO_MSS_BP1_CONFIG_BP1_SCH3_EN_ON_FVAL                                             0x1
#define HWIO_MSS_BP1_CONFIG_BP1_SCH2_EN_BMSK                                               0x10
#define HWIO_MSS_BP1_CONFIG_BP1_SCH2_EN_SHFT                                                0x4
#define HWIO_MSS_BP1_CONFIG_BP1_SCH2_EN_OFF_FVAL                                            0x0
#define HWIO_MSS_BP1_CONFIG_BP1_SCH2_EN_ON_FVAL                                             0x1
#define HWIO_MSS_BP1_CONFIG_BP1_RATE_BMSK                                                   0xc
#define HWIO_MSS_BP1_CONFIG_BP1_RATE_SHFT                                                   0x2
#define HWIO_MSS_BP1_CONFIG_BP1_RATE_OFF_FVAL                                               0x0
#define HWIO_MSS_BP1_CONFIG_BP1_RATE_FULL_FVAL                                              0x1
#define HWIO_MSS_BP1_CONFIG_BP1_RATE_HALF_FVAL                                              0x2
#define HWIO_MSS_BP1_CONFIG_BP1_RATE_QTR_FVAL                                               0x3
#define HWIO_MSS_BP1_CONFIG_BP1_UPDATE_BMSK                                                 0x2
#define HWIO_MSS_BP1_CONFIG_BP1_UPDATE_SHFT                                                 0x1
#define HWIO_MSS_BP1_CONFIG_BP1_INIT_BMSK                                                   0x1
#define HWIO_MSS_BP1_CONFIG_BP1_INIT_SHFT                                                   0x0
#define HWIO_MSS_BP1_CONFIG_BP1_INIT_NO_FVAL                                                0x0
#define HWIO_MSS_BP1_CONFIG_BP1_INIT_YES_FVAL                                               0x1

#define HWIO_MSS_BP1_IF_FREQ_ADDR                                                    (MSS_NAV_REG_BASE      + 0x00000204)
#define HWIO_MSS_BP1_IF_FREQ_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x00000204)
#define HWIO_MSS_BP1_IF_FREQ_RMSK                                                     0x1ffffff
#define HWIO_MSS_BP1_IF_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP1_IF_FREQ_ADDR, HWIO_MSS_BP1_IF_FREQ_RMSK)
#define HWIO_MSS_BP1_IF_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_IF_FREQ_ADDR, m)
#define HWIO_MSS_BP1_IF_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP1_IF_FREQ_ADDR,v)
#define HWIO_MSS_BP1_IF_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP1_IF_FREQ_ADDR,m,v,HWIO_MSS_BP1_IF_FREQ_IN)
#define HWIO_MSS_BP1_IF_FREQ_BP1_INTDELAY_BMSK                                        0x1c00000
#define HWIO_MSS_BP1_IF_FREQ_BP1_INTDELAY_SHFT                                             0x16
#define HWIO_MSS_BP1_IF_FREQ_BP1_FRACDELAY_BMSK                                        0x3f0000
#define HWIO_MSS_BP1_IF_FREQ_BP1_FRACDELAY_SHFT                                            0x10
#define HWIO_MSS_BP1_IF_FREQ_BP1_IFFREQ_BMSK                                             0xffff
#define HWIO_MSS_BP1_IF_FREQ_BP1_IFFREQ_SHFT                                                0x0

#define HWIO_MSS_BP1_RS_RATE_ADDR                                                    (MSS_NAV_REG_BASE      + 0x00000208)
#define HWIO_MSS_BP1_RS_RATE_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x00000208)
#define HWIO_MSS_BP1_RS_RATE_RMSK                                                    0xffffffff
#define HWIO_MSS_BP1_RS_RATE_IN          \
        in_dword_masked(HWIO_MSS_BP1_RS_RATE_ADDR, HWIO_MSS_BP1_RS_RATE_RMSK)
#define HWIO_MSS_BP1_RS_RATE_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_RS_RATE_ADDR, m)
#define HWIO_MSS_BP1_RS_RATE_OUT(v)      \
        out_dword(HWIO_MSS_BP1_RS_RATE_ADDR,v)
#define HWIO_MSS_BP1_RS_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP1_RS_RATE_ADDR,m,v,HWIO_MSS_BP1_RS_RATE_IN)
#define HWIO_MSS_BP1_RS_RATE_BP1_RSRATE_BMSK                                         0xffffffff
#define HWIO_MSS_BP1_RS_RATE_BP1_RSRATE_SHFT                                                0x0

#define HWIO_MSS_BP1_OFFSET_ADDR                                                     (MSS_NAV_REG_BASE      + 0x0000020c)
#define HWIO_MSS_BP1_OFFSET_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x0000020c)
#define HWIO_MSS_BP1_OFFSET_RMSK                                                     0xffffffff
#define HWIO_MSS_BP1_OFFSET_IN          \
        in_dword_masked(HWIO_MSS_BP1_OFFSET_ADDR, HWIO_MSS_BP1_OFFSET_RMSK)
#define HWIO_MSS_BP1_OFFSET_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_OFFSET_ADDR, m)
#define HWIO_MSS_BP1_OFFSET_OUT(v)      \
        out_dword(HWIO_MSS_BP1_OFFSET_ADDR,v)
#define HWIO_MSS_BP1_OFFSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP1_OFFSET_ADDR,m,v,HWIO_MSS_BP1_OFFSET_IN)
#define HWIO_MSS_BP1_OFFSET_BP1_OFFSETQ_BMSK                                         0xffff0000
#define HWIO_MSS_BP1_OFFSET_BP1_OFFSETQ_SHFT                                               0x10
#define HWIO_MSS_BP1_OFFSET_BP1_OFFSETI_BMSK                                             0xffff
#define HWIO_MSS_BP1_OFFSET_BP1_OFFSETI_SHFT                                                0x0

#define HWIO_MSS_BP1_NOTCH1_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000210)
#define HWIO_MSS_BP1_NOTCH1_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000210)
#define HWIO_MSS_BP1_NOTCH1_RMSK                                                       0xffffff
#define HWIO_MSS_BP1_NOTCH1_IN          \
        in_dword_masked(HWIO_MSS_BP1_NOTCH1_ADDR, HWIO_MSS_BP1_NOTCH1_RMSK)
#define HWIO_MSS_BP1_NOTCH1_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_NOTCH1_ADDR, m)
#define HWIO_MSS_BP1_NOTCH1_OUT(v)      \
        out_dword(HWIO_MSS_BP1_NOTCH1_ADDR,v)
#define HWIO_MSS_BP1_NOTCH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP1_NOTCH1_ADDR,m,v,HWIO_MSS_BP1_NOTCH1_IN)
#define HWIO_MSS_BP1_NOTCH1_BP1_NOTCHMODE1_BMSK                                        0x800000
#define HWIO_MSS_BP1_NOTCH1_BP1_NOTCHMODE1_SHFT                                            0x17
#define HWIO_MSS_BP1_NOTCH1_BP1_NOTCHMODE1_OFF_FVAL                                         0x0
#define HWIO_MSS_BP1_NOTCH1_BP1_NOTCHMODE1_ON_FVAL                                          0x1
#define HWIO_MSS_BP1_NOTCH1_BP1_NOTCHPOLE1_BMSK                                        0x700000
#define HWIO_MSS_BP1_NOTCH1_BP1_NOTCHPOLE1_SHFT                                            0x14
#define HWIO_MSS_BP1_NOTCH1_BP1_NOTCHFREQ1_BMSK                                         0xfffff
#define HWIO_MSS_BP1_NOTCH1_BP1_NOTCHFREQ1_SHFT                                             0x0

#define HWIO_MSS_BP1_NOTCH2_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000214)
#define HWIO_MSS_BP1_NOTCH2_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000214)
#define HWIO_MSS_BP1_NOTCH2_RMSK                                                       0xffffff
#define HWIO_MSS_BP1_NOTCH2_IN          \
        in_dword_masked(HWIO_MSS_BP1_NOTCH2_ADDR, HWIO_MSS_BP1_NOTCH2_RMSK)
#define HWIO_MSS_BP1_NOTCH2_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_NOTCH2_ADDR, m)
#define HWIO_MSS_BP1_NOTCH2_OUT(v)      \
        out_dword(HWIO_MSS_BP1_NOTCH2_ADDR,v)
#define HWIO_MSS_BP1_NOTCH2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP1_NOTCH2_ADDR,m,v,HWIO_MSS_BP1_NOTCH2_IN)
#define HWIO_MSS_BP1_NOTCH2_BP1_NOTCHMODE2_BMSK                                        0x800000
#define HWIO_MSS_BP1_NOTCH2_BP1_NOTCHMODE2_SHFT                                            0x17
#define HWIO_MSS_BP1_NOTCH2_BP1_NOTCHPOLE2_BMSK                                        0x700000
#define HWIO_MSS_BP1_NOTCH2_BP1_NOTCHPOLE2_SHFT                                            0x14
#define HWIO_MSS_BP1_NOTCH2_BP1_NOTCHFREQ2_BMSK                                         0xfffff
#define HWIO_MSS_BP1_NOTCH2_BP1_NOTCHFREQ2_SHFT                                             0x0

#define HWIO_MSS_BP1_NOTCH3_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000218)
#define HWIO_MSS_BP1_NOTCH3_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000218)
#define HWIO_MSS_BP1_NOTCH3_RMSK                                                       0xffffff
#define HWIO_MSS_BP1_NOTCH3_IN          \
        in_dword_masked(HWIO_MSS_BP1_NOTCH3_ADDR, HWIO_MSS_BP1_NOTCH3_RMSK)
#define HWIO_MSS_BP1_NOTCH3_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_NOTCH3_ADDR, m)
#define HWIO_MSS_BP1_NOTCH3_OUT(v)      \
        out_dword(HWIO_MSS_BP1_NOTCH3_ADDR,v)
#define HWIO_MSS_BP1_NOTCH3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP1_NOTCH3_ADDR,m,v,HWIO_MSS_BP1_NOTCH3_IN)
#define HWIO_MSS_BP1_NOTCH3_BP1_NOTCHMODE3_BMSK                                        0x800000
#define HWIO_MSS_BP1_NOTCH3_BP1_NOTCHMODE3_SHFT                                            0x17
#define HWIO_MSS_BP1_NOTCH3_BP1_NOTCHPOLE3_BMSK                                        0x700000
#define HWIO_MSS_BP1_NOTCH3_BP1_NOTCHPOLE3_SHFT                                            0x14
#define HWIO_MSS_BP1_NOTCH3_BP1_NOTCHFREQ3_BMSK                                         0xfffff
#define HWIO_MSS_BP1_NOTCH3_BP1_NOTCHFREQ3_SHFT                                             0x0

#define HWIO_MSS_BP1_NOTCH4_ADDR                                                     (MSS_NAV_REG_BASE      + 0x0000021c)
#define HWIO_MSS_BP1_NOTCH4_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x0000021c)
#define HWIO_MSS_BP1_NOTCH4_RMSK                                                       0xffffff
#define HWIO_MSS_BP1_NOTCH4_IN          \
        in_dword_masked(HWIO_MSS_BP1_NOTCH4_ADDR, HWIO_MSS_BP1_NOTCH4_RMSK)
#define HWIO_MSS_BP1_NOTCH4_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_NOTCH4_ADDR, m)
#define HWIO_MSS_BP1_NOTCH4_OUT(v)      \
        out_dword(HWIO_MSS_BP1_NOTCH4_ADDR,v)
#define HWIO_MSS_BP1_NOTCH4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP1_NOTCH4_ADDR,m,v,HWIO_MSS_BP1_NOTCH4_IN)
#define HWIO_MSS_BP1_NOTCH4_BP1_NOTCHMODE4_BMSK                                        0x800000
#define HWIO_MSS_BP1_NOTCH4_BP1_NOTCHMODE4_SHFT                                            0x17
#define HWIO_MSS_BP1_NOTCH4_BP1_NOTCHPOLE4_BMSK                                        0x700000
#define HWIO_MSS_BP1_NOTCH4_BP1_NOTCHPOLE4_SHFT                                            0x14
#define HWIO_MSS_BP1_NOTCH4_BP1_NOTCHFREQ4_BMSK                                         0xfffff
#define HWIO_MSS_BP1_NOTCH4_BP1_NOTCHFREQ4_SHFT                                             0x0

#define HWIO_MSS_BP1_NOTCH5_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000220)
#define HWIO_MSS_BP1_NOTCH5_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000220)
#define HWIO_MSS_BP1_NOTCH5_RMSK                                                       0xffffff
#define HWIO_MSS_BP1_NOTCH5_IN          \
        in_dword_masked(HWIO_MSS_BP1_NOTCH5_ADDR, HWIO_MSS_BP1_NOTCH5_RMSK)
#define HWIO_MSS_BP1_NOTCH5_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_NOTCH5_ADDR, m)
#define HWIO_MSS_BP1_NOTCH5_OUT(v)      \
        out_dword(HWIO_MSS_BP1_NOTCH5_ADDR,v)
#define HWIO_MSS_BP1_NOTCH5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP1_NOTCH5_ADDR,m,v,HWIO_MSS_BP1_NOTCH5_IN)
#define HWIO_MSS_BP1_NOTCH5_BP1_NOTCHMODE5_BMSK                                        0x800000
#define HWIO_MSS_BP1_NOTCH5_BP1_NOTCHMODE5_SHFT                                            0x17
#define HWIO_MSS_BP1_NOTCH5_BP1_NOTCHPOLE5_BMSK                                        0x700000
#define HWIO_MSS_BP1_NOTCH5_BP1_NOTCHPOLE5_SHFT                                            0x14
#define HWIO_MSS_BP1_NOTCH5_BP1_NOTCHFREQ5_BMSK                                         0xfffff
#define HWIO_MSS_BP1_NOTCH5_BP1_NOTCHFREQ5_SHFT                                             0x0

#define HWIO_MSS_BP1_NOTCH6_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000224)
#define HWIO_MSS_BP1_NOTCH6_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000224)
#define HWIO_MSS_BP1_NOTCH6_RMSK                                                       0xffffff
#define HWIO_MSS_BP1_NOTCH6_IN          \
        in_dword_masked(HWIO_MSS_BP1_NOTCH6_ADDR, HWIO_MSS_BP1_NOTCH6_RMSK)
#define HWIO_MSS_BP1_NOTCH6_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_NOTCH6_ADDR, m)
#define HWIO_MSS_BP1_NOTCH6_OUT(v)      \
        out_dword(HWIO_MSS_BP1_NOTCH6_ADDR,v)
#define HWIO_MSS_BP1_NOTCH6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP1_NOTCH6_ADDR,m,v,HWIO_MSS_BP1_NOTCH6_IN)
#define HWIO_MSS_BP1_NOTCH6_BP1_NOTCHMODE6_BMSK                                        0x800000
#define HWIO_MSS_BP1_NOTCH6_BP1_NOTCHMODE6_SHFT                                            0x17
#define HWIO_MSS_BP1_NOTCH6_BP1_NOTCHPOLE6_BMSK                                        0x700000
#define HWIO_MSS_BP1_NOTCH6_BP1_NOTCHPOLE6_SHFT                                            0x14
#define HWIO_MSS_BP1_NOTCH6_BP1_NOTCHFREQ6_BMSK                                         0xfffff
#define HWIO_MSS_BP1_NOTCH6_BP1_NOTCHFREQ6_SHFT                                             0x0

#define HWIO_MSS_BP1_EQ_COEF_REAL_ADDR                                               (MSS_NAV_REG_BASE      + 0x00000228)
#define HWIO_MSS_BP1_EQ_COEF_REAL_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x00000228)
#define HWIO_MSS_BP1_EQ_COEF_REAL_RMSK                                                 0xffffff
#define HWIO_MSS_BP1_EQ_COEF_REAL_IN          \
        in_dword_masked(HWIO_MSS_BP1_EQ_COEF_REAL_ADDR, HWIO_MSS_BP1_EQ_COEF_REAL_RMSK)
#define HWIO_MSS_BP1_EQ_COEF_REAL_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_EQ_COEF_REAL_ADDR, m)
#define HWIO_MSS_BP1_EQ_COEF_REAL_OUT(v)      \
        out_dword(HWIO_MSS_BP1_EQ_COEF_REAL_ADDR,v)
#define HWIO_MSS_BP1_EQ_COEF_REAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP1_EQ_COEF_REAL_ADDR,m,v,HWIO_MSS_BP1_EQ_COEF_REAL_IN)
#define HWIO_MSS_BP1_EQ_COEF_REAL_BP1_EQCOEF3I_BMSK                                    0xff0000
#define HWIO_MSS_BP1_EQ_COEF_REAL_BP1_EQCOEF3I_SHFT                                        0x10
#define HWIO_MSS_BP1_EQ_COEF_REAL_BP1_EQCOEF2I_BMSK                                      0xff00
#define HWIO_MSS_BP1_EQ_COEF_REAL_BP1_EQCOEF2I_SHFT                                         0x8
#define HWIO_MSS_BP1_EQ_COEF_REAL_BP1_EQCOEF1I_BMSK                                        0xff
#define HWIO_MSS_BP1_EQ_COEF_REAL_BP1_EQCOEF1I_SHFT                                         0x0

#define HWIO_MSS_BP1_EQ_COEF_IMAG_ADDR                                               (MSS_NAV_REG_BASE      + 0x0000022c)
#define HWIO_MSS_BP1_EQ_COEF_IMAG_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x0000022c)
#define HWIO_MSS_BP1_EQ_COEF_IMAG_RMSK                                                 0xffffff
#define HWIO_MSS_BP1_EQ_COEF_IMAG_IN          \
        in_dword_masked(HWIO_MSS_BP1_EQ_COEF_IMAG_ADDR, HWIO_MSS_BP1_EQ_COEF_IMAG_RMSK)
#define HWIO_MSS_BP1_EQ_COEF_IMAG_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_EQ_COEF_IMAG_ADDR, m)
#define HWIO_MSS_BP1_EQ_COEF_IMAG_OUT(v)      \
        out_dword(HWIO_MSS_BP1_EQ_COEF_IMAG_ADDR,v)
#define HWIO_MSS_BP1_EQ_COEF_IMAG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP1_EQ_COEF_IMAG_ADDR,m,v,HWIO_MSS_BP1_EQ_COEF_IMAG_IN)
#define HWIO_MSS_BP1_EQ_COEF_IMAG_BP1_EQCOEF3Q_BMSK                                    0xff0000
#define HWIO_MSS_BP1_EQ_COEF_IMAG_BP1_EQCOEF3Q_SHFT                                        0x10
#define HWIO_MSS_BP1_EQ_COEF_IMAG_BP1_EQCOEF2Q_BMSK                                      0xff00
#define HWIO_MSS_BP1_EQ_COEF_IMAG_BP1_EQCOEF2Q_SHFT                                         0x8
#define HWIO_MSS_BP1_EQ_COEF_IMAG_BP1_EQCOEF1Q_BMSK                                        0xff
#define HWIO_MSS_BP1_EQ_COEF_IMAG_BP1_EQCOEF1Q_SHFT                                         0x0

#define HWIO_MSS_BP1_FREQ_ADDR                                                       (MSS_NAV_REG_BASE      + 0x00000230)
#define HWIO_MSS_BP1_FREQ_OFFS                                                       (MSS_NAV_REG_BASE_OFFS + 0x00000230)
#define HWIO_MSS_BP1_FREQ_RMSK                                                       0xffffffff
#define HWIO_MSS_BP1_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP1_FREQ_ADDR, HWIO_MSS_BP1_FREQ_RMSK)
#define HWIO_MSS_BP1_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_FREQ_ADDR, m)
#define HWIO_MSS_BP1_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP1_FREQ_ADDR,v)
#define HWIO_MSS_BP1_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP1_FREQ_ADDR,m,v,HWIO_MSS_BP1_FREQ_IN)
#define HWIO_MSS_BP1_FREQ_BP1_FREQ_BMSK                                              0xffffffff
#define HWIO_MSS_BP1_FREQ_BP1_FREQ_SHFT                                                     0x0

#define HWIO_MSS_BP1_THRESH_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000234)
#define HWIO_MSS_BP1_THRESH_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000234)
#define HWIO_MSS_BP1_THRESH_RMSK                                                     0xffffffff
#define HWIO_MSS_BP1_THRESH_IN          \
        in_dword_masked(HWIO_MSS_BP1_THRESH_ADDR, HWIO_MSS_BP1_THRESH_RMSK)
#define HWIO_MSS_BP1_THRESH_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_THRESH_ADDR, m)
#define HWIO_MSS_BP1_THRESH_OUT(v)      \
        out_dword(HWIO_MSS_BP1_THRESH_ADDR,v)
#define HWIO_MSS_BP1_THRESH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP1_THRESH_ADDR,m,v,HWIO_MSS_BP1_THRESH_IN)
#define HWIO_MSS_BP1_THRESH_BP1_SCH3_THRESHQ_BMSK                                    0xff000000
#define HWIO_MSS_BP1_THRESH_BP1_SCH3_THRESHQ_SHFT                                          0x18
#define HWIO_MSS_BP1_THRESH_BP1_SCH3_THRESHI_BMSK                                      0xff0000
#define HWIO_MSS_BP1_THRESH_BP1_SCH3_THRESHI_SHFT                                          0x10
#define HWIO_MSS_BP1_THRESH_BP1_SCH2_THRESHQ_BMSK                                        0xff00
#define HWIO_MSS_BP1_THRESH_BP1_SCH2_THRESHQ_SHFT                                           0x8
#define HWIO_MSS_BP1_THRESH_BP1_SCH2_THRESHI_BMSK                                          0xff
#define HWIO_MSS_BP1_THRESH_BP1_SCH2_THRESHI_SHFT                                           0x0

#define HWIO_MSS_BP1_PRE_NOTCH_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000238)
#define HWIO_MSS_BP1_PRE_NOTCH_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000238)
#define HWIO_MSS_BP1_PRE_NOTCH_RMSK                                                    0xffffff
#define HWIO_MSS_BP1_PRE_NOTCH_IN          \
        in_dword_masked(HWIO_MSS_BP1_PRE_NOTCH_ADDR, HWIO_MSS_BP1_PRE_NOTCH_RMSK)
#define HWIO_MSS_BP1_PRE_NOTCH_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_PRE_NOTCH_ADDR, m)
#define HWIO_MSS_BP1_PRE_NOTCH_OUT(v)      \
        out_dword(HWIO_MSS_BP1_PRE_NOTCH_ADDR,v)
#define HWIO_MSS_BP1_PRE_NOTCH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP1_PRE_NOTCH_ADDR,m,v,HWIO_MSS_BP1_PRE_NOTCH_IN)
#define HWIO_MSS_BP1_PRE_NOTCH_BP1_PRENOTCHMODE_BMSK                                   0x800000
#define HWIO_MSS_BP1_PRE_NOTCH_BP1_PRENOTCHMODE_SHFT                                       0x17
#define HWIO_MSS_BP1_PRE_NOTCH_BP1_PRENOTCHPOLE_BMSK                                   0x700000
#define HWIO_MSS_BP1_PRE_NOTCH_BP1_PRENOTCHPOLE_SHFT                                       0x14
#define HWIO_MSS_BP1_PRE_NOTCH_BP1_PRENOTCHFREQ_BMSK                                    0xfffff
#define HWIO_MSS_BP1_PRE_NOTCH_BP1_PRENOTCHFREQ_SHFT                                        0x0

#define HWIO_MSS_BP1_RS_PHASE_ADDR                                                   (MSS_NAV_REG_BASE      + 0x0000023c)
#define HWIO_MSS_BP1_RS_PHASE_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x0000023c)
#define HWIO_MSS_BP1_RS_PHASE_RMSK                                                   0xffffffff
#define HWIO_MSS_BP1_RS_PHASE_IN          \
        in_dword_masked(HWIO_MSS_BP1_RS_PHASE_ADDR, HWIO_MSS_BP1_RS_PHASE_RMSK)
#define HWIO_MSS_BP1_RS_PHASE_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_RS_PHASE_ADDR, m)
#define HWIO_MSS_BP1_RS_PHASE_OUT(v)      \
        out_dword(HWIO_MSS_BP1_RS_PHASE_ADDR,v)
#define HWIO_MSS_BP1_RS_PHASE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP1_RS_PHASE_ADDR,m,v,HWIO_MSS_BP1_RS_PHASE_IN)
#define HWIO_MSS_BP1_RS_PHASE_BP1_RSPHASE_BMSK                                       0xffffffff
#define HWIO_MSS_BP1_RS_PHASE_BP1_RSPHASE_SHFT                                              0x0

#define HWIO_MSS_BP1_PRE_AMPL_MON_ADDR                                               (MSS_NAV_REG_BASE      + 0x00000240)
#define HWIO_MSS_BP1_PRE_AMPL_MON_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x00000240)
#define HWIO_MSS_BP1_PRE_AMPL_MON_RMSK                                               0xffffffff
#define HWIO_MSS_BP1_PRE_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP1_PRE_AMPL_MON_ADDR, HWIO_MSS_BP1_PRE_AMPL_MON_RMSK)
#define HWIO_MSS_BP1_PRE_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_PRE_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP1_PRE_AMPL_MON_BP1_PREAMPLMONQ_BMSK                               0xffff0000
#define HWIO_MSS_BP1_PRE_AMPL_MON_BP1_PREAMPLMONQ_SHFT                                     0x10
#define HWIO_MSS_BP1_PRE_AMPL_MON_BP1_PREAMPLMONI_BMSK                                   0xffff
#define HWIO_MSS_BP1_PRE_AMPL_MON_BP1_PREAMPLMONI_SHFT                                      0x0

#define HWIO_MSS_BP1_MEAN_MON_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000244)
#define HWIO_MSS_BP1_MEAN_MON_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000244)
#define HWIO_MSS_BP1_MEAN_MON_RMSK                                                   0xffffffff
#define HWIO_MSS_BP1_MEAN_MON_IN          \
        in_dword_masked(HWIO_MSS_BP1_MEAN_MON_ADDR, HWIO_MSS_BP1_MEAN_MON_RMSK)
#define HWIO_MSS_BP1_MEAN_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_MEAN_MON_ADDR, m)
#define HWIO_MSS_BP1_MEAN_MON_BP1_MEANMONQ_BMSK                                      0xffff0000
#define HWIO_MSS_BP1_MEAN_MON_BP1_MEANMONQ_SHFT                                            0x10
#define HWIO_MSS_BP1_MEAN_MON_BP1_MEANMONI_BMSK                                          0xffff
#define HWIO_MSS_BP1_MEAN_MON_BP1_MEANMONI_SHFT                                             0x0

#define HWIO_MSS_BP1_SCH2_AMPL_MON_ADDR                                              (MSS_NAV_REG_BASE      + 0x00000248)
#define HWIO_MSS_BP1_SCH2_AMPL_MON_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x00000248)
#define HWIO_MSS_BP1_SCH2_AMPL_MON_RMSK                                                0x3fffff
#define HWIO_MSS_BP1_SCH2_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP1_SCH2_AMPL_MON_ADDR, HWIO_MSS_BP1_SCH2_AMPL_MON_RMSK)
#define HWIO_MSS_BP1_SCH2_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_SCH2_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP1_SCH2_AMPL_MON_BP1_SCH2_AMPLMONQ_BMSK                              0x3ff800
#define HWIO_MSS_BP1_SCH2_AMPL_MON_BP1_SCH2_AMPLMONQ_SHFT                                   0xb
#define HWIO_MSS_BP1_SCH2_AMPL_MON_BP1_SCH2_AMPLMONI_BMSK                                 0x7ff
#define HWIO_MSS_BP1_SCH2_AMPL_MON_BP1_SCH2_AMPLMONI_SHFT                                   0x0

#define HWIO_MSS_BP1_SCH3_AMPL_MON_ADDR                                              (MSS_NAV_REG_BASE      + 0x0000024c)
#define HWIO_MSS_BP1_SCH3_AMPL_MON_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x0000024c)
#define HWIO_MSS_BP1_SCH3_AMPL_MON_RMSK                                                0x3fffff
#define HWIO_MSS_BP1_SCH3_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP1_SCH3_AMPL_MON_ADDR, HWIO_MSS_BP1_SCH3_AMPL_MON_RMSK)
#define HWIO_MSS_BP1_SCH3_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP1_SCH3_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP1_SCH3_AMPL_MON_BP1_SCH3_AMPLMONQ_BMSK                              0x3ff800
#define HWIO_MSS_BP1_SCH3_AMPL_MON_BP1_SCH3_AMPLMONQ_SHFT                                   0xb
#define HWIO_MSS_BP1_SCH3_AMPL_MON_BP1_SCH3_AMPLMONI_BMSK                                 0x7ff
#define HWIO_MSS_BP1_SCH3_AMPL_MON_BP1_SCH3_AMPLMONI_SHFT                                   0x0

#define HWIO_MSS_BP2_CONFIG_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000300)
#define HWIO_MSS_BP2_CONFIG_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000300)
#define HWIO_MSS_BP2_CONFIG_RMSK                                                     0x7fffffff
#define HWIO_MSS_BP2_CONFIG_IN          \
        in_dword_masked(HWIO_MSS_BP2_CONFIG_ADDR, HWIO_MSS_BP2_CONFIG_RMSK)
#define HWIO_MSS_BP2_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_CONFIG_ADDR, m)
#define HWIO_MSS_BP2_CONFIG_OUT(v)      \
        out_dword(HWIO_MSS_BP2_CONFIG_ADDR,v)
#define HWIO_MSS_BP2_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP2_CONFIG_ADDR,m,v,HWIO_MSS_BP2_CONFIG_IN)
#define HWIO_MSS_BP2_CONFIG_BP2_SCH3_CMFSEL_BMSK                                     0x40000000
#define HWIO_MSS_BP2_CONFIG_BP2_SCH3_CMFSEL_SHFT                                           0x1e
#define HWIO_MSS_BP2_CONFIG_BP2_SA_PROBE_BMSK                                        0x30000000
#define HWIO_MSS_BP2_CONFIG_BP2_SA_PROBE_SHFT                                              0x1c
#define HWIO_MSS_BP2_CONFIG_BP2_TESTINSEL_BMSK                                        0x8000000
#define HWIO_MSS_BP2_CONFIG_BP2_TESTINSEL_SHFT                                             0x1b
#define HWIO_MSS_BP2_CONFIG_BP2_TESTSEL_BMSK                                          0x7000000
#define HWIO_MSS_BP2_CONFIG_BP2_TESTSEL_SHFT                                               0x18
#define HWIO_MSS_BP2_CONFIG_BP2_PREAMPLMON_EN_BMSK                                     0x800000
#define HWIO_MSS_BP2_CONFIG_BP2_PREAMPLMON_EN_SHFT                                         0x17
#define HWIO_MSS_BP2_CONFIG_BP2_GAINSTEP_BMSK                                          0x780000
#define HWIO_MSS_BP2_CONFIG_BP2_GAINSTEP_SHFT                                              0x13
#define HWIO_MSS_BP2_CONFIG_BP2_DCNOTCHPOLE_BMSK                                        0x70000
#define HWIO_MSS_BP2_CONFIG_BP2_DCNOTCHPOLE_SHFT                                           0x10
#define HWIO_MSS_BP2_CONFIG_BP2_GAINALIGN_BMSK                                           0x8000
#define HWIO_MSS_BP2_CONFIG_BP2_GAINALIGN_SHFT                                              0xf
#define HWIO_MSS_BP2_CONFIG_BP2_MEANMONMODE_BMSK                                         0x6000
#define HWIO_MSS_BP2_CONFIG_BP2_MEANMONMODE_SHFT                                            0xd
#define HWIO_MSS_BP2_CONFIG_BP2_DCALIGN_BMSK                                             0x1000
#define HWIO_MSS_BP2_CONFIG_BP2_DCALIGN_SHFT                                                0xc
#define HWIO_MSS_BP2_CONFIG_BP2_AAF_EN_BMSK                                               0x800
#define HWIO_MSS_BP2_CONFIG_BP2_AAF_EN_SHFT                                                 0xb
#define HWIO_MSS_BP2_CONFIG_BP2_RS_EN_BMSK                                                0x400
#define HWIO_MSS_BP2_CONFIG_BP2_RS_EN_SHFT                                                  0xa
#define HWIO_MSS_BP2_CONFIG_BP2_RS_LOAD_BMSK                                              0x200
#define HWIO_MSS_BP2_CONFIG_BP2_RS_LOAD_SHFT                                                0x9
#define HWIO_MSS_BP2_CONFIG_BP2_IF_TYPE_BMSK                                              0x100
#define HWIO_MSS_BP2_CONFIG_BP2_IF_TYPE_SHFT                                                0x8
#define HWIO_MSS_BP2_CONFIG_BP2_AUXSEL_BMSK                                                0x80
#define HWIO_MSS_BP2_CONFIG_BP2_AUXSEL_SHFT                                                 0x7
#define HWIO_MSS_BP2_CONFIG_BP2_ADCSEL_BMSK                                                0x40
#define HWIO_MSS_BP2_CONFIG_BP2_ADCSEL_SHFT                                                 0x6
#define HWIO_MSS_BP2_CONFIG_BP2_SCH3_EN_BMSK                                               0x20
#define HWIO_MSS_BP2_CONFIG_BP2_SCH3_EN_SHFT                                                0x5
#define HWIO_MSS_BP2_CONFIG_BP2_SCH2_EN_BMSK                                               0x10
#define HWIO_MSS_BP2_CONFIG_BP2_SCH2_EN_SHFT                                                0x4
#define HWIO_MSS_BP2_CONFIG_BP2_RATE_BMSK                                                   0xc
#define HWIO_MSS_BP2_CONFIG_BP2_RATE_SHFT                                                   0x2
#define HWIO_MSS_BP2_CONFIG_BP2_UPDATE_BMSK                                                 0x2
#define HWIO_MSS_BP2_CONFIG_BP2_UPDATE_SHFT                                                 0x1
#define HWIO_MSS_BP2_CONFIG_BP2_INIT_BMSK                                                   0x1
#define HWIO_MSS_BP2_CONFIG_BP2_INIT_SHFT                                                   0x0

#define HWIO_MSS_BP2_IF_FREQ_ADDR                                                    (MSS_NAV_REG_BASE      + 0x00000304)
#define HWIO_MSS_BP2_IF_FREQ_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x00000304)
#define HWIO_MSS_BP2_IF_FREQ_RMSK                                                     0x1ffffff
#define HWIO_MSS_BP2_IF_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP2_IF_FREQ_ADDR, HWIO_MSS_BP2_IF_FREQ_RMSK)
#define HWIO_MSS_BP2_IF_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_IF_FREQ_ADDR, m)
#define HWIO_MSS_BP2_IF_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP2_IF_FREQ_ADDR,v)
#define HWIO_MSS_BP2_IF_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP2_IF_FREQ_ADDR,m,v,HWIO_MSS_BP2_IF_FREQ_IN)
#define HWIO_MSS_BP2_IF_FREQ_BP2_INTDELAY_BMSK                                        0x1c00000
#define HWIO_MSS_BP2_IF_FREQ_BP2_INTDELAY_SHFT                                             0x16
#define HWIO_MSS_BP2_IF_FREQ_BP2_FRACDELAY_BMSK                                        0x3f0000
#define HWIO_MSS_BP2_IF_FREQ_BP2_FRACDELAY_SHFT                                            0x10
#define HWIO_MSS_BP2_IF_FREQ_BP2_IFFREQ_BMSK                                             0xffff
#define HWIO_MSS_BP2_IF_FREQ_BP2_IFFREQ_SHFT                                                0x0

#define HWIO_MSS_BP2_RS_RATE_ADDR                                                    (MSS_NAV_REG_BASE      + 0x00000308)
#define HWIO_MSS_BP2_RS_RATE_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x00000308)
#define HWIO_MSS_BP2_RS_RATE_RMSK                                                    0xffffffff
#define HWIO_MSS_BP2_RS_RATE_IN          \
        in_dword_masked(HWIO_MSS_BP2_RS_RATE_ADDR, HWIO_MSS_BP2_RS_RATE_RMSK)
#define HWIO_MSS_BP2_RS_RATE_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_RS_RATE_ADDR, m)
#define HWIO_MSS_BP2_RS_RATE_OUT(v)      \
        out_dword(HWIO_MSS_BP2_RS_RATE_ADDR,v)
#define HWIO_MSS_BP2_RS_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP2_RS_RATE_ADDR,m,v,HWIO_MSS_BP2_RS_RATE_IN)
#define HWIO_MSS_BP2_RS_RATE_BP2_RSRATE_BMSK                                         0xffffffff
#define HWIO_MSS_BP2_RS_RATE_BP2_RSRATE_SHFT                                                0x0

#define HWIO_MSS_BP2_OFFSET_ADDR                                                     (MSS_NAV_REG_BASE      + 0x0000030c)
#define HWIO_MSS_BP2_OFFSET_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x0000030c)
#define HWIO_MSS_BP2_OFFSET_RMSK                                                     0xffffffff
#define HWIO_MSS_BP2_OFFSET_IN          \
        in_dword_masked(HWIO_MSS_BP2_OFFSET_ADDR, HWIO_MSS_BP2_OFFSET_RMSK)
#define HWIO_MSS_BP2_OFFSET_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_OFFSET_ADDR, m)
#define HWIO_MSS_BP2_OFFSET_OUT(v)      \
        out_dword(HWIO_MSS_BP2_OFFSET_ADDR,v)
#define HWIO_MSS_BP2_OFFSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP2_OFFSET_ADDR,m,v,HWIO_MSS_BP2_OFFSET_IN)
#define HWIO_MSS_BP2_OFFSET_BP2_OFFSETQ_BMSK                                         0xffff0000
#define HWIO_MSS_BP2_OFFSET_BP2_OFFSETQ_SHFT                                               0x10
#define HWIO_MSS_BP2_OFFSET_BP2_OFFSETI_BMSK                                             0xffff
#define HWIO_MSS_BP2_OFFSET_BP2_OFFSETI_SHFT                                                0x0

#define HWIO_MSS_BP2_NOTCH1_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000310)
#define HWIO_MSS_BP2_NOTCH1_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000310)
#define HWIO_MSS_BP2_NOTCH1_RMSK                                                       0xffffff
#define HWIO_MSS_BP2_NOTCH1_IN          \
        in_dword_masked(HWIO_MSS_BP2_NOTCH1_ADDR, HWIO_MSS_BP2_NOTCH1_RMSK)
#define HWIO_MSS_BP2_NOTCH1_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_NOTCH1_ADDR, m)
#define HWIO_MSS_BP2_NOTCH1_OUT(v)      \
        out_dword(HWIO_MSS_BP2_NOTCH1_ADDR,v)
#define HWIO_MSS_BP2_NOTCH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP2_NOTCH1_ADDR,m,v,HWIO_MSS_BP2_NOTCH1_IN)
#define HWIO_MSS_BP2_NOTCH1_BP2_NOTCHMODE1_BMSK                                        0x800000
#define HWIO_MSS_BP2_NOTCH1_BP2_NOTCHMODE1_SHFT                                            0x17
#define HWIO_MSS_BP2_NOTCH1_BP2_NOTCHPOLE1_BMSK                                        0x700000
#define HWIO_MSS_BP2_NOTCH1_BP2_NOTCHPOLE1_SHFT                                            0x14
#define HWIO_MSS_BP2_NOTCH1_BP2_NOTCHFREQ1_BMSK                                         0xfffff
#define HWIO_MSS_BP2_NOTCH1_BP2_NOTCHFREQ1_SHFT                                             0x0

#define HWIO_MSS_BP2_NOTCH2_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000314)
#define HWIO_MSS_BP2_NOTCH2_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000314)
#define HWIO_MSS_BP2_NOTCH2_RMSK                                                       0xffffff
#define HWIO_MSS_BP2_NOTCH2_IN          \
        in_dword_masked(HWIO_MSS_BP2_NOTCH2_ADDR, HWIO_MSS_BP2_NOTCH2_RMSK)
#define HWIO_MSS_BP2_NOTCH2_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_NOTCH2_ADDR, m)
#define HWIO_MSS_BP2_NOTCH2_OUT(v)      \
        out_dword(HWIO_MSS_BP2_NOTCH2_ADDR,v)
#define HWIO_MSS_BP2_NOTCH2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP2_NOTCH2_ADDR,m,v,HWIO_MSS_BP2_NOTCH2_IN)
#define HWIO_MSS_BP2_NOTCH2_BP2_NOTCHMODE2_BMSK                                        0x800000
#define HWIO_MSS_BP2_NOTCH2_BP2_NOTCHMODE2_SHFT                                            0x17
#define HWIO_MSS_BP2_NOTCH2_BP2_NOTCHPOLE2_BMSK                                        0x700000
#define HWIO_MSS_BP2_NOTCH2_BP2_NOTCHPOLE2_SHFT                                            0x14
#define HWIO_MSS_BP2_NOTCH2_BP2_NOTCHFREQ2_BMSK                                         0xfffff
#define HWIO_MSS_BP2_NOTCH2_BP2_NOTCHFREQ2_SHFT                                             0x0

#define HWIO_MSS_BP2_NOTCH3_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000318)
#define HWIO_MSS_BP2_NOTCH3_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000318)
#define HWIO_MSS_BP2_NOTCH3_RMSK                                                       0xffffff
#define HWIO_MSS_BP2_NOTCH3_IN          \
        in_dword_masked(HWIO_MSS_BP2_NOTCH3_ADDR, HWIO_MSS_BP2_NOTCH3_RMSK)
#define HWIO_MSS_BP2_NOTCH3_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_NOTCH3_ADDR, m)
#define HWIO_MSS_BP2_NOTCH3_OUT(v)      \
        out_dword(HWIO_MSS_BP2_NOTCH3_ADDR,v)
#define HWIO_MSS_BP2_NOTCH3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP2_NOTCH3_ADDR,m,v,HWIO_MSS_BP2_NOTCH3_IN)
#define HWIO_MSS_BP2_NOTCH3_BP2_NOTCHMODE3_BMSK                                        0x800000
#define HWIO_MSS_BP2_NOTCH3_BP2_NOTCHMODE3_SHFT                                            0x17
#define HWIO_MSS_BP2_NOTCH3_BP2_NOTCHPOLE3_BMSK                                        0x700000
#define HWIO_MSS_BP2_NOTCH3_BP2_NOTCHPOLE3_SHFT                                            0x14
#define HWIO_MSS_BP2_NOTCH3_BP2_NOTCHFREQ3_BMSK                                         0xfffff
#define HWIO_MSS_BP2_NOTCH3_BP2_NOTCHFREQ3_SHFT                                             0x0

#define HWIO_MSS_BP2_NOTCH4_ADDR                                                     (MSS_NAV_REG_BASE      + 0x0000031c)
#define HWIO_MSS_BP2_NOTCH4_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x0000031c)
#define HWIO_MSS_BP2_NOTCH4_RMSK                                                       0xffffff
#define HWIO_MSS_BP2_NOTCH4_IN          \
        in_dword_masked(HWIO_MSS_BP2_NOTCH4_ADDR, HWIO_MSS_BP2_NOTCH4_RMSK)
#define HWIO_MSS_BP2_NOTCH4_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_NOTCH4_ADDR, m)
#define HWIO_MSS_BP2_NOTCH4_OUT(v)      \
        out_dword(HWIO_MSS_BP2_NOTCH4_ADDR,v)
#define HWIO_MSS_BP2_NOTCH4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP2_NOTCH4_ADDR,m,v,HWIO_MSS_BP2_NOTCH4_IN)
#define HWIO_MSS_BP2_NOTCH4_BP2_NOTCHMODE4_BMSK                                        0x800000
#define HWIO_MSS_BP2_NOTCH4_BP2_NOTCHMODE4_SHFT                                            0x17
#define HWIO_MSS_BP2_NOTCH4_BP2_NOTCHPOLE4_BMSK                                        0x700000
#define HWIO_MSS_BP2_NOTCH4_BP2_NOTCHPOLE4_SHFT                                            0x14
#define HWIO_MSS_BP2_NOTCH4_BP2_NOTCHFREQ4_BMSK                                         0xfffff
#define HWIO_MSS_BP2_NOTCH4_BP2_NOTCHFREQ4_SHFT                                             0x0

#define HWIO_MSS_BP2_NOTCH5_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000320)
#define HWIO_MSS_BP2_NOTCH5_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000320)
#define HWIO_MSS_BP2_NOTCH5_RMSK                                                       0xffffff
#define HWIO_MSS_BP2_NOTCH5_IN          \
        in_dword_masked(HWIO_MSS_BP2_NOTCH5_ADDR, HWIO_MSS_BP2_NOTCH5_RMSK)
#define HWIO_MSS_BP2_NOTCH5_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_NOTCH5_ADDR, m)
#define HWIO_MSS_BP2_NOTCH5_OUT(v)      \
        out_dword(HWIO_MSS_BP2_NOTCH5_ADDR,v)
#define HWIO_MSS_BP2_NOTCH5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP2_NOTCH5_ADDR,m,v,HWIO_MSS_BP2_NOTCH5_IN)
#define HWIO_MSS_BP2_NOTCH5_BP2_NOTCHMODE5_BMSK                                        0x800000
#define HWIO_MSS_BP2_NOTCH5_BP2_NOTCHMODE5_SHFT                                            0x17
#define HWIO_MSS_BP2_NOTCH5_BP2_NOTCHPOLE5_BMSK                                        0x700000
#define HWIO_MSS_BP2_NOTCH5_BP2_NOTCHPOLE5_SHFT                                            0x14
#define HWIO_MSS_BP2_NOTCH5_BP2_NOTCHFREQ5_BMSK                                         0xfffff
#define HWIO_MSS_BP2_NOTCH5_BP2_NOTCHFREQ5_SHFT                                             0x0

#define HWIO_MSS_BP2_NOTCH6_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000324)
#define HWIO_MSS_BP2_NOTCH6_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000324)
#define HWIO_MSS_BP2_NOTCH6_RMSK                                                       0xffffff
#define HWIO_MSS_BP2_NOTCH6_IN          \
        in_dword_masked(HWIO_MSS_BP2_NOTCH6_ADDR, HWIO_MSS_BP2_NOTCH6_RMSK)
#define HWIO_MSS_BP2_NOTCH6_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_NOTCH6_ADDR, m)
#define HWIO_MSS_BP2_NOTCH6_OUT(v)      \
        out_dword(HWIO_MSS_BP2_NOTCH6_ADDR,v)
#define HWIO_MSS_BP2_NOTCH6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP2_NOTCH6_ADDR,m,v,HWIO_MSS_BP2_NOTCH6_IN)
#define HWIO_MSS_BP2_NOTCH6_BP2_NOTCHMODE6_BMSK                                        0x800000
#define HWIO_MSS_BP2_NOTCH6_BP2_NOTCHMODE6_SHFT                                            0x17
#define HWIO_MSS_BP2_NOTCH6_BP2_NOTCHPOLE6_BMSK                                        0x700000
#define HWIO_MSS_BP2_NOTCH6_BP2_NOTCHPOLE6_SHFT                                            0x14
#define HWIO_MSS_BP2_NOTCH6_BP2_NOTCHFREQ6_BMSK                                         0xfffff
#define HWIO_MSS_BP2_NOTCH6_BP2_NOTCHFREQ6_SHFT                                             0x0

#define HWIO_MSS_BP2_EQ_COEF_REAL_ADDR                                               (MSS_NAV_REG_BASE      + 0x00000328)
#define HWIO_MSS_BP2_EQ_COEF_REAL_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x00000328)
#define HWIO_MSS_BP2_EQ_COEF_REAL_RMSK                                                 0xffffff
#define HWIO_MSS_BP2_EQ_COEF_REAL_IN          \
        in_dword_masked(HWIO_MSS_BP2_EQ_COEF_REAL_ADDR, HWIO_MSS_BP2_EQ_COEF_REAL_RMSK)
#define HWIO_MSS_BP2_EQ_COEF_REAL_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_EQ_COEF_REAL_ADDR, m)
#define HWIO_MSS_BP2_EQ_COEF_REAL_OUT(v)      \
        out_dword(HWIO_MSS_BP2_EQ_COEF_REAL_ADDR,v)
#define HWIO_MSS_BP2_EQ_COEF_REAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP2_EQ_COEF_REAL_ADDR,m,v,HWIO_MSS_BP2_EQ_COEF_REAL_IN)
#define HWIO_MSS_BP2_EQ_COEF_REAL_BP2_EQCOEF3I_BMSK                                    0xff0000
#define HWIO_MSS_BP2_EQ_COEF_REAL_BP2_EQCOEF3I_SHFT                                        0x10
#define HWIO_MSS_BP2_EQ_COEF_REAL_BP2_EQCOEF2I_BMSK                                      0xff00
#define HWIO_MSS_BP2_EQ_COEF_REAL_BP2_EQCOEF2I_SHFT                                         0x8
#define HWIO_MSS_BP2_EQ_COEF_REAL_BP2_EQCOEF1I_BMSK                                        0xff
#define HWIO_MSS_BP2_EQ_COEF_REAL_BP2_EQCOEF1I_SHFT                                         0x0

#define HWIO_MSS_BP2_EQ_COEF_IMAG_ADDR                                               (MSS_NAV_REG_BASE      + 0x0000032c)
#define HWIO_MSS_BP2_EQ_COEF_IMAG_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x0000032c)
#define HWIO_MSS_BP2_EQ_COEF_IMAG_RMSK                                                 0xffffff
#define HWIO_MSS_BP2_EQ_COEF_IMAG_IN          \
        in_dword_masked(HWIO_MSS_BP2_EQ_COEF_IMAG_ADDR, HWIO_MSS_BP2_EQ_COEF_IMAG_RMSK)
#define HWIO_MSS_BP2_EQ_COEF_IMAG_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_EQ_COEF_IMAG_ADDR, m)
#define HWIO_MSS_BP2_EQ_COEF_IMAG_OUT(v)      \
        out_dword(HWIO_MSS_BP2_EQ_COEF_IMAG_ADDR,v)
#define HWIO_MSS_BP2_EQ_COEF_IMAG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP2_EQ_COEF_IMAG_ADDR,m,v,HWIO_MSS_BP2_EQ_COEF_IMAG_IN)
#define HWIO_MSS_BP2_EQ_COEF_IMAG_BP2_EQCOEF3Q_BMSK                                    0xff0000
#define HWIO_MSS_BP2_EQ_COEF_IMAG_BP2_EQCOEF3Q_SHFT                                        0x10
#define HWIO_MSS_BP2_EQ_COEF_IMAG_BP2_EQCOEF2Q_BMSK                                      0xff00
#define HWIO_MSS_BP2_EQ_COEF_IMAG_BP2_EQCOEF2Q_SHFT                                         0x8
#define HWIO_MSS_BP2_EQ_COEF_IMAG_BP2_EQCOEF1Q_BMSK                                        0xff
#define HWIO_MSS_BP2_EQ_COEF_IMAG_BP2_EQCOEF1Q_SHFT                                         0x0

#define HWIO_MSS_BP2_FREQ_ADDR                                                       (MSS_NAV_REG_BASE      + 0x00000330)
#define HWIO_MSS_BP2_FREQ_OFFS                                                       (MSS_NAV_REG_BASE_OFFS + 0x00000330)
#define HWIO_MSS_BP2_FREQ_RMSK                                                       0xffffffff
#define HWIO_MSS_BP2_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP2_FREQ_ADDR, HWIO_MSS_BP2_FREQ_RMSK)
#define HWIO_MSS_BP2_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_FREQ_ADDR, m)
#define HWIO_MSS_BP2_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP2_FREQ_ADDR,v)
#define HWIO_MSS_BP2_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP2_FREQ_ADDR,m,v,HWIO_MSS_BP2_FREQ_IN)
#define HWIO_MSS_BP2_FREQ_BP2_FREQ_BMSK                                              0xffffffff
#define HWIO_MSS_BP2_FREQ_BP2_FREQ_SHFT                                                     0x0

#define HWIO_MSS_BP2_THRESH_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000334)
#define HWIO_MSS_BP2_THRESH_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000334)
#define HWIO_MSS_BP2_THRESH_RMSK                                                     0xffffffff
#define HWIO_MSS_BP2_THRESH_IN          \
        in_dword_masked(HWIO_MSS_BP2_THRESH_ADDR, HWIO_MSS_BP2_THRESH_RMSK)
#define HWIO_MSS_BP2_THRESH_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_THRESH_ADDR, m)
#define HWIO_MSS_BP2_THRESH_OUT(v)      \
        out_dword(HWIO_MSS_BP2_THRESH_ADDR,v)
#define HWIO_MSS_BP2_THRESH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP2_THRESH_ADDR,m,v,HWIO_MSS_BP2_THRESH_IN)
#define HWIO_MSS_BP2_THRESH_BP2_SCH3_THRESHQ_BMSK                                    0xff000000
#define HWIO_MSS_BP2_THRESH_BP2_SCH3_THRESHQ_SHFT                                          0x18
#define HWIO_MSS_BP2_THRESH_BP2_SCH3_THRESHI_BMSK                                      0xff0000
#define HWIO_MSS_BP2_THRESH_BP2_SCH3_THRESHI_SHFT                                          0x10
#define HWIO_MSS_BP2_THRESH_BP2_SCH2_THRESHQ_BMSK                                        0xff00
#define HWIO_MSS_BP2_THRESH_BP2_SCH2_THRESHQ_SHFT                                           0x8
#define HWIO_MSS_BP2_THRESH_BP2_SCH2_THRESHI_BMSK                                          0xff
#define HWIO_MSS_BP2_THRESH_BP2_SCH2_THRESHI_SHFT                                           0x0

#define HWIO_MSS_BP2_PRE_NOTCH_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000338)
#define HWIO_MSS_BP2_PRE_NOTCH_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000338)
#define HWIO_MSS_BP2_PRE_NOTCH_RMSK                                                    0xffffff
#define HWIO_MSS_BP2_PRE_NOTCH_IN          \
        in_dword_masked(HWIO_MSS_BP2_PRE_NOTCH_ADDR, HWIO_MSS_BP2_PRE_NOTCH_RMSK)
#define HWIO_MSS_BP2_PRE_NOTCH_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_PRE_NOTCH_ADDR, m)
#define HWIO_MSS_BP2_PRE_NOTCH_OUT(v)      \
        out_dword(HWIO_MSS_BP2_PRE_NOTCH_ADDR,v)
#define HWIO_MSS_BP2_PRE_NOTCH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP2_PRE_NOTCH_ADDR,m,v,HWIO_MSS_BP2_PRE_NOTCH_IN)
#define HWIO_MSS_BP2_PRE_NOTCH_BP2_PRENOTCHMODE_BMSK                                   0x800000
#define HWIO_MSS_BP2_PRE_NOTCH_BP2_PRENOTCHMODE_SHFT                                       0x17
#define HWIO_MSS_BP2_PRE_NOTCH_BP2_PRENOTCHPOLE_BMSK                                   0x700000
#define HWIO_MSS_BP2_PRE_NOTCH_BP2_PRENOTCHPOLE_SHFT                                       0x14
#define HWIO_MSS_BP2_PRE_NOTCH_BP2_PRENOTCHFREQ_BMSK                                    0xfffff
#define HWIO_MSS_BP2_PRE_NOTCH_BP2_PRENOTCHFREQ_SHFT                                        0x0

#define HWIO_MSS_BP2_RS_PHASE_ADDR                                                   (MSS_NAV_REG_BASE      + 0x0000033c)
#define HWIO_MSS_BP2_RS_PHASE_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x0000033c)
#define HWIO_MSS_BP2_RS_PHASE_RMSK                                                   0xffffffff
#define HWIO_MSS_BP2_RS_PHASE_IN          \
        in_dword_masked(HWIO_MSS_BP2_RS_PHASE_ADDR, HWIO_MSS_BP2_RS_PHASE_RMSK)
#define HWIO_MSS_BP2_RS_PHASE_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_RS_PHASE_ADDR, m)
#define HWIO_MSS_BP2_RS_PHASE_OUT(v)      \
        out_dword(HWIO_MSS_BP2_RS_PHASE_ADDR,v)
#define HWIO_MSS_BP2_RS_PHASE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP2_RS_PHASE_ADDR,m,v,HWIO_MSS_BP2_RS_PHASE_IN)
#define HWIO_MSS_BP2_RS_PHASE_BP2_RSPHASE_BMSK                                       0xffffffff
#define HWIO_MSS_BP2_RS_PHASE_BP2_RSPHASE_SHFT                                              0x0

#define HWIO_MSS_BP2_PRE_AMPL_MON_ADDR                                               (MSS_NAV_REG_BASE      + 0x00000340)
#define HWIO_MSS_BP2_PRE_AMPL_MON_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x00000340)
#define HWIO_MSS_BP2_PRE_AMPL_MON_RMSK                                               0xffffffff
#define HWIO_MSS_BP2_PRE_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP2_PRE_AMPL_MON_ADDR, HWIO_MSS_BP2_PRE_AMPL_MON_RMSK)
#define HWIO_MSS_BP2_PRE_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_PRE_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP2_PRE_AMPL_MON_BP2_PREAMPLMONQ_BMSK                               0xffff0000
#define HWIO_MSS_BP2_PRE_AMPL_MON_BP2_PREAMPLMONQ_SHFT                                     0x10
#define HWIO_MSS_BP2_PRE_AMPL_MON_BP2_PREAMPLMONI_BMSK                                   0xffff
#define HWIO_MSS_BP2_PRE_AMPL_MON_BP2_PREAMPLMONI_SHFT                                      0x0

#define HWIO_MSS_BP2_MEAN_MON_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000344)
#define HWIO_MSS_BP2_MEAN_MON_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000344)
#define HWIO_MSS_BP2_MEAN_MON_RMSK                                                   0xffffffff
#define HWIO_MSS_BP2_MEAN_MON_IN          \
        in_dword_masked(HWIO_MSS_BP2_MEAN_MON_ADDR, HWIO_MSS_BP2_MEAN_MON_RMSK)
#define HWIO_MSS_BP2_MEAN_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_MEAN_MON_ADDR, m)
#define HWIO_MSS_BP2_MEAN_MON_BP2_MEANMONQ_BMSK                                      0xffff0000
#define HWIO_MSS_BP2_MEAN_MON_BP2_MEANMONQ_SHFT                                            0x10
#define HWIO_MSS_BP2_MEAN_MON_BP2_MEANMONI_BMSK                                          0xffff
#define HWIO_MSS_BP2_MEAN_MON_BP2_MEANMONI_SHFT                                             0x0

#define HWIO_MSS_BP2_SCH2_AMPL_MON_ADDR                                              (MSS_NAV_REG_BASE      + 0x00000348)
#define HWIO_MSS_BP2_SCH2_AMPL_MON_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x00000348)
#define HWIO_MSS_BP2_SCH2_AMPL_MON_RMSK                                                0x3fffff
#define HWIO_MSS_BP2_SCH2_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP2_SCH2_AMPL_MON_ADDR, HWIO_MSS_BP2_SCH2_AMPL_MON_RMSK)
#define HWIO_MSS_BP2_SCH2_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_SCH2_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP2_SCH2_AMPL_MON_BP2_SCH2_AMPLMONQ_BMSK                              0x3ff800
#define HWIO_MSS_BP2_SCH2_AMPL_MON_BP2_SCH2_AMPLMONQ_SHFT                                   0xb
#define HWIO_MSS_BP2_SCH2_AMPL_MON_BP2_SCH2_AMPLMONI_BMSK                                 0x7ff
#define HWIO_MSS_BP2_SCH2_AMPL_MON_BP2_SCH2_AMPLMONI_SHFT                                   0x0

#define HWIO_MSS_BP2_SCH3_AMPL_MON_ADDR                                              (MSS_NAV_REG_BASE      + 0x0000034c)
#define HWIO_MSS_BP2_SCH3_AMPL_MON_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x0000034c)
#define HWIO_MSS_BP2_SCH3_AMPL_MON_RMSK                                                0x3fffff
#define HWIO_MSS_BP2_SCH3_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP2_SCH3_AMPL_MON_ADDR, HWIO_MSS_BP2_SCH3_AMPL_MON_RMSK)
#define HWIO_MSS_BP2_SCH3_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP2_SCH3_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP2_SCH3_AMPL_MON_BP2_SCH3_AMPLMONQ_BMSK                              0x3ff800
#define HWIO_MSS_BP2_SCH3_AMPL_MON_BP2_SCH3_AMPLMONQ_SHFT                                   0xb
#define HWIO_MSS_BP2_SCH3_AMPL_MON_BP2_SCH3_AMPLMONI_BMSK                                 0x7ff
#define HWIO_MSS_BP2_SCH3_AMPL_MON_BP2_SCH3_AMPLMONI_SHFT                                   0x0

#define HWIO_MSS_BP3_CONFIG_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000400)
#define HWIO_MSS_BP3_CONFIG_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000400)
#define HWIO_MSS_BP3_CONFIG_RMSK                                                     0x3fffffff
#define HWIO_MSS_BP3_CONFIG_IN          \
        in_dword_masked(HWIO_MSS_BP3_CONFIG_ADDR, HWIO_MSS_BP3_CONFIG_RMSK)
#define HWIO_MSS_BP3_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_CONFIG_ADDR, m)
#define HWIO_MSS_BP3_CONFIG_OUT(v)      \
        out_dword(HWIO_MSS_BP3_CONFIG_ADDR,v)
#define HWIO_MSS_BP3_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_CONFIG_ADDR,m,v,HWIO_MSS_BP3_CONFIG_IN)
#define HWIO_MSS_BP3_CONFIG_BP3_SA_PROBE_BMSK                                        0x30000000
#define HWIO_MSS_BP3_CONFIG_BP3_SA_PROBE_SHFT                                              0x1c
#define HWIO_MSS_BP3_CONFIG_BP3_TESTINSEL_BMSK                                        0x8000000
#define HWIO_MSS_BP3_CONFIG_BP3_TESTINSEL_SHFT                                             0x1b
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_BMSK                                          0x7800000
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_SHFT                                               0x17
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_OFF_FVAL                                            0x0
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_P1_FVAL                                             0x1
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_P2_FVAL                                             0x2
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_P3_FVAL                                             0x3
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_P4_FVAL                                             0x4
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_P5_FVAL                                             0x5
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_P6_FVAL                                             0x6
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_P7_FVAL                                             0x7
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_P8_FVAL                                             0x8
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_P9_FVAL                                             0x9
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_P10_FVAL                                            0xa
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_P11_FVAL                                            0xb
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_P12_FVAL                                            0xc
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_P13_FVAL                                            0xd
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_P14_FVAL                                            0xe
#define HWIO_MSS_BP3_CONFIG_BP3_TESTSEL_P15_FVAL                                            0xf
#define HWIO_MSS_BP3_CONFIG_BP3_PREAMPLMON_EN_BMSK                                     0x400000
#define HWIO_MSS_BP3_CONFIG_BP3_PREAMPLMON_EN_SHFT                                         0x16
#define HWIO_MSS_BP3_CONFIG_BP3_GAINSTEP_BMSK                                          0x3c0000
#define HWIO_MSS_BP3_CONFIG_BP3_GAINSTEP_SHFT                                              0x12
#define HWIO_MSS_BP3_CONFIG_BP3_DCNOTCHPOLE_BMSK                                        0x38000
#define HWIO_MSS_BP3_CONFIG_BP3_DCNOTCHPOLE_SHFT                                            0xf
#define HWIO_MSS_BP3_CONFIG_BP3_GAINALIGN_BMSK                                           0x4000
#define HWIO_MSS_BP3_CONFIG_BP3_GAINALIGN_SHFT                                              0xe
#define HWIO_MSS_BP3_CONFIG_BP3_MEANMONMODE_BMSK                                         0x3000
#define HWIO_MSS_BP3_CONFIG_BP3_MEANMONMODE_SHFT                                            0xc
#define HWIO_MSS_BP3_CONFIG_BP3_DCALIGN_BMSK                                              0x800
#define HWIO_MSS_BP3_CONFIG_BP3_DCALIGN_SHFT                                                0xb
#define HWIO_MSS_BP3_CONFIG_BP3_AAF_EN_BMSK                                               0x400
#define HWIO_MSS_BP3_CONFIG_BP3_AAF_EN_SHFT                                                 0xa
#define HWIO_MSS_BP3_CONFIG_BP3_RS_EN_BMSK                                                0x200
#define HWIO_MSS_BP3_CONFIG_BP3_RS_EN_SHFT                                                  0x9
#define HWIO_MSS_BP3_CONFIG_BP3_RS_LOAD_BMSK                                              0x100
#define HWIO_MSS_BP3_CONFIG_BP3_RS_LOAD_SHFT                                                0x8
#define HWIO_MSS_BP3_CONFIG_BP3_IF_TYPE_BMSK                                               0x80
#define HWIO_MSS_BP3_CONFIG_BP3_IF_TYPE_SHFT                                                0x7
#define HWIO_MSS_BP3_CONFIG_BP3_AUXSEL_BMSK                                                0x40
#define HWIO_MSS_BP3_CONFIG_BP3_AUXSEL_SHFT                                                 0x6
#define HWIO_MSS_BP3_CONFIG_BP3_ADCSEL_BMSK                                                0x20
#define HWIO_MSS_BP3_CONFIG_BP3_ADCSEL_SHFT                                                 0x5
#define HWIO_MSS_BP3_CONFIG_BP3_MODE_BMSK                                                  0x10
#define HWIO_MSS_BP3_CONFIG_BP3_MODE_SHFT                                                   0x4
#define HWIO_MSS_BP3_CONFIG_BP3_MODE_OFF_FVAL                                               0x0
#define HWIO_MSS_BP3_CONFIG_BP3_MODE_ON_FVAL                                                0x1
#define HWIO_MSS_BP3_CONFIG_BP3_RATE_BMSK                                                   0xc
#define HWIO_MSS_BP3_CONFIG_BP3_RATE_SHFT                                                   0x2
#define HWIO_MSS_BP3_CONFIG_BP3_RATE_OFF_FVAL                                               0x0
#define HWIO_MSS_BP3_CONFIG_BP3_RATE_FULL_FVAL                                              0x1
#define HWIO_MSS_BP3_CONFIG_BP3_RATE_HALF_FVAL                                              0x2
#define HWIO_MSS_BP3_CONFIG_BP3_RATE_OFF2_FVAL                                              0x3
#define HWIO_MSS_BP3_CONFIG_BP3_UPDATE_BMSK                                                 0x2
#define HWIO_MSS_BP3_CONFIG_BP3_UPDATE_SHFT                                                 0x1
#define HWIO_MSS_BP3_CONFIG_BP3_INIT_BMSK                                                   0x1
#define HWIO_MSS_BP3_CONFIG_BP3_INIT_SHFT                                                   0x0

#define HWIO_MSS_BP3_IF_FREQ_ADDR                                                    (MSS_NAV_REG_BASE      + 0x00000404)
#define HWIO_MSS_BP3_IF_FREQ_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x00000404)
#define HWIO_MSS_BP3_IF_FREQ_RMSK                                                     0x1ffffff
#define HWIO_MSS_BP3_IF_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP3_IF_FREQ_ADDR, HWIO_MSS_BP3_IF_FREQ_RMSK)
#define HWIO_MSS_BP3_IF_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_IF_FREQ_ADDR, m)
#define HWIO_MSS_BP3_IF_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP3_IF_FREQ_ADDR,v)
#define HWIO_MSS_BP3_IF_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_IF_FREQ_ADDR,m,v,HWIO_MSS_BP3_IF_FREQ_IN)
#define HWIO_MSS_BP3_IF_FREQ_BP3_INTDELAY_BMSK                                        0x1c00000
#define HWIO_MSS_BP3_IF_FREQ_BP3_INTDELAY_SHFT                                             0x16
#define HWIO_MSS_BP3_IF_FREQ_BP3_FRACDELAY_BMSK                                        0x3f0000
#define HWIO_MSS_BP3_IF_FREQ_BP3_FRACDELAY_SHFT                                            0x10
#define HWIO_MSS_BP3_IF_FREQ_BP3_IFFREQ_BMSK                                             0xffff
#define HWIO_MSS_BP3_IF_FREQ_BP3_IFFREQ_SHFT                                                0x0

#define HWIO_MSS_BP3_RS_RATE_ADDR                                                    (MSS_NAV_REG_BASE      + 0x00000408)
#define HWIO_MSS_BP3_RS_RATE_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x00000408)
#define HWIO_MSS_BP3_RS_RATE_RMSK                                                    0xffffffff
#define HWIO_MSS_BP3_RS_RATE_IN          \
        in_dword_masked(HWIO_MSS_BP3_RS_RATE_ADDR, HWIO_MSS_BP3_RS_RATE_RMSK)
#define HWIO_MSS_BP3_RS_RATE_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_RS_RATE_ADDR, m)
#define HWIO_MSS_BP3_RS_RATE_OUT(v)      \
        out_dword(HWIO_MSS_BP3_RS_RATE_ADDR,v)
#define HWIO_MSS_BP3_RS_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_RS_RATE_ADDR,m,v,HWIO_MSS_BP3_RS_RATE_IN)
#define HWIO_MSS_BP3_RS_RATE_BP3_RSRATE_BMSK                                         0xffffffff
#define HWIO_MSS_BP3_RS_RATE_BP3_RSRATE_SHFT                                                0x0

#define HWIO_MSS_BP3_OFFSET_ADDR                                                     (MSS_NAV_REG_BASE      + 0x0000040c)
#define HWIO_MSS_BP3_OFFSET_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x0000040c)
#define HWIO_MSS_BP3_OFFSET_RMSK                                                     0xffffffff
#define HWIO_MSS_BP3_OFFSET_IN          \
        in_dword_masked(HWIO_MSS_BP3_OFFSET_ADDR, HWIO_MSS_BP3_OFFSET_RMSK)
#define HWIO_MSS_BP3_OFFSET_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_OFFSET_ADDR, m)
#define HWIO_MSS_BP3_OFFSET_OUT(v)      \
        out_dword(HWIO_MSS_BP3_OFFSET_ADDR,v)
#define HWIO_MSS_BP3_OFFSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_OFFSET_ADDR,m,v,HWIO_MSS_BP3_OFFSET_IN)
#define HWIO_MSS_BP3_OFFSET_BP3_OFFSETQ_BMSK                                         0xffff0000
#define HWIO_MSS_BP3_OFFSET_BP3_OFFSETQ_SHFT                                               0x10
#define HWIO_MSS_BP3_OFFSET_BP3_OFFSETI_BMSK                                             0xffff
#define HWIO_MSS_BP3_OFFSET_BP3_OFFSETI_SHFT                                                0x0

#define HWIO_MSS_BP3_NOTCH1_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000410)
#define HWIO_MSS_BP3_NOTCH1_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000410)
#define HWIO_MSS_BP3_NOTCH1_RMSK                                                       0xffffff
#define HWIO_MSS_BP3_NOTCH1_IN          \
        in_dword_masked(HWIO_MSS_BP3_NOTCH1_ADDR, HWIO_MSS_BP3_NOTCH1_RMSK)
#define HWIO_MSS_BP3_NOTCH1_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_NOTCH1_ADDR, m)
#define HWIO_MSS_BP3_NOTCH1_OUT(v)      \
        out_dword(HWIO_MSS_BP3_NOTCH1_ADDR,v)
#define HWIO_MSS_BP3_NOTCH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_NOTCH1_ADDR,m,v,HWIO_MSS_BP3_NOTCH1_IN)
#define HWIO_MSS_BP3_NOTCH1_BP3_NOTCHMODE1_BMSK                                        0x800000
#define HWIO_MSS_BP3_NOTCH1_BP3_NOTCHMODE1_SHFT                                            0x17
#define HWIO_MSS_BP3_NOTCH1_BP3_NOTCHPOLE1_BMSK                                        0x700000
#define HWIO_MSS_BP3_NOTCH1_BP3_NOTCHPOLE1_SHFT                                            0x14
#define HWIO_MSS_BP3_NOTCH1_BP3_NOTCHFREQ1_BMSK                                         0xfffff
#define HWIO_MSS_BP3_NOTCH1_BP3_NOTCHFREQ1_SHFT                                             0x0

#define HWIO_MSS_BP3_NOTCH2_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000414)
#define HWIO_MSS_BP3_NOTCH2_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000414)
#define HWIO_MSS_BP3_NOTCH2_RMSK                                                       0xffffff
#define HWIO_MSS_BP3_NOTCH2_IN          \
        in_dword_masked(HWIO_MSS_BP3_NOTCH2_ADDR, HWIO_MSS_BP3_NOTCH2_RMSK)
#define HWIO_MSS_BP3_NOTCH2_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_NOTCH2_ADDR, m)
#define HWIO_MSS_BP3_NOTCH2_OUT(v)      \
        out_dword(HWIO_MSS_BP3_NOTCH2_ADDR,v)
#define HWIO_MSS_BP3_NOTCH2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_NOTCH2_ADDR,m,v,HWIO_MSS_BP3_NOTCH2_IN)
#define HWIO_MSS_BP3_NOTCH2_BP3_NOTCHMODE2_BMSK                                        0x800000
#define HWIO_MSS_BP3_NOTCH2_BP3_NOTCHMODE2_SHFT                                            0x17
#define HWIO_MSS_BP3_NOTCH2_BP3_NOTCHPOLE2_BMSK                                        0x700000
#define HWIO_MSS_BP3_NOTCH2_BP3_NOTCHPOLE2_SHFT                                            0x14
#define HWIO_MSS_BP3_NOTCH2_BP3_NOTCHFREQ2_BMSK                                         0xfffff
#define HWIO_MSS_BP3_NOTCH2_BP3_NOTCHFREQ2_SHFT                                             0x0

#define HWIO_MSS_BP3_NOTCH3_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000418)
#define HWIO_MSS_BP3_NOTCH3_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000418)
#define HWIO_MSS_BP3_NOTCH3_RMSK                                                       0xffffff
#define HWIO_MSS_BP3_NOTCH3_IN          \
        in_dword_masked(HWIO_MSS_BP3_NOTCH3_ADDR, HWIO_MSS_BP3_NOTCH3_RMSK)
#define HWIO_MSS_BP3_NOTCH3_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_NOTCH3_ADDR, m)
#define HWIO_MSS_BP3_NOTCH3_OUT(v)      \
        out_dword(HWIO_MSS_BP3_NOTCH3_ADDR,v)
#define HWIO_MSS_BP3_NOTCH3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_NOTCH3_ADDR,m,v,HWIO_MSS_BP3_NOTCH3_IN)
#define HWIO_MSS_BP3_NOTCH3_BP3_NOTCHMODE3_BMSK                                        0x800000
#define HWIO_MSS_BP3_NOTCH3_BP3_NOTCHMODE3_SHFT                                            0x17
#define HWIO_MSS_BP3_NOTCH3_BP3_NOTCHPOLE3_BMSK                                        0x700000
#define HWIO_MSS_BP3_NOTCH3_BP3_NOTCHPOLE3_SHFT                                            0x14
#define HWIO_MSS_BP3_NOTCH3_BP3_NOTCHFREQ3_BMSK                                         0xfffff
#define HWIO_MSS_BP3_NOTCH3_BP3_NOTCHFREQ3_SHFT                                             0x0

#define HWIO_MSS_BP3_NOTCH4_ADDR                                                     (MSS_NAV_REG_BASE      + 0x0000041c)
#define HWIO_MSS_BP3_NOTCH4_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x0000041c)
#define HWIO_MSS_BP3_NOTCH4_RMSK                                                       0xffffff
#define HWIO_MSS_BP3_NOTCH4_IN          \
        in_dword_masked(HWIO_MSS_BP3_NOTCH4_ADDR, HWIO_MSS_BP3_NOTCH4_RMSK)
#define HWIO_MSS_BP3_NOTCH4_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_NOTCH4_ADDR, m)
#define HWIO_MSS_BP3_NOTCH4_OUT(v)      \
        out_dword(HWIO_MSS_BP3_NOTCH4_ADDR,v)
#define HWIO_MSS_BP3_NOTCH4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_NOTCH4_ADDR,m,v,HWIO_MSS_BP3_NOTCH4_IN)
#define HWIO_MSS_BP3_NOTCH4_BP3_NOTCHMODE4_BMSK                                        0x800000
#define HWIO_MSS_BP3_NOTCH4_BP3_NOTCHMODE4_SHFT                                            0x17
#define HWIO_MSS_BP3_NOTCH4_BP3_NOTCHPOLE4_BMSK                                        0x700000
#define HWIO_MSS_BP3_NOTCH4_BP3_NOTCHPOLE4_SHFT                                            0x14
#define HWIO_MSS_BP3_NOTCH4_BP3_NOTCHFREQ4_BMSK                                         0xfffff
#define HWIO_MSS_BP3_NOTCH4_BP3_NOTCHFREQ4_SHFT                                             0x0

#define HWIO_MSS_BP3_NOTCH5_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000420)
#define HWIO_MSS_BP3_NOTCH5_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000420)
#define HWIO_MSS_BP3_NOTCH5_RMSK                                                       0xffffff
#define HWIO_MSS_BP3_NOTCH5_IN          \
        in_dword_masked(HWIO_MSS_BP3_NOTCH5_ADDR, HWIO_MSS_BP3_NOTCH5_RMSK)
#define HWIO_MSS_BP3_NOTCH5_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_NOTCH5_ADDR, m)
#define HWIO_MSS_BP3_NOTCH5_OUT(v)      \
        out_dword(HWIO_MSS_BP3_NOTCH5_ADDR,v)
#define HWIO_MSS_BP3_NOTCH5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_NOTCH5_ADDR,m,v,HWIO_MSS_BP3_NOTCH5_IN)
#define HWIO_MSS_BP3_NOTCH5_BP3_NOTCHMODE5_BMSK                                        0x800000
#define HWIO_MSS_BP3_NOTCH5_BP3_NOTCHMODE5_SHFT                                            0x17
#define HWIO_MSS_BP3_NOTCH5_BP3_NOTCHPOLE5_BMSK                                        0x700000
#define HWIO_MSS_BP3_NOTCH5_BP3_NOTCHPOLE5_SHFT                                            0x14
#define HWIO_MSS_BP3_NOTCH5_BP3_NOTCHFREQ5_BMSK                                         0xfffff
#define HWIO_MSS_BP3_NOTCH5_BP3_NOTCHFREQ5_SHFT                                             0x0

#define HWIO_MSS_BP3_NOTCH6_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000424)
#define HWIO_MSS_BP3_NOTCH6_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000424)
#define HWIO_MSS_BP3_NOTCH6_RMSK                                                       0xffffff
#define HWIO_MSS_BP3_NOTCH6_IN          \
        in_dword_masked(HWIO_MSS_BP3_NOTCH6_ADDR, HWIO_MSS_BP3_NOTCH6_RMSK)
#define HWIO_MSS_BP3_NOTCH6_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_NOTCH6_ADDR, m)
#define HWIO_MSS_BP3_NOTCH6_OUT(v)      \
        out_dword(HWIO_MSS_BP3_NOTCH6_ADDR,v)
#define HWIO_MSS_BP3_NOTCH6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_NOTCH6_ADDR,m,v,HWIO_MSS_BP3_NOTCH6_IN)
#define HWIO_MSS_BP3_NOTCH6_BP3_NOTCHMODE6_BMSK                                        0x800000
#define HWIO_MSS_BP3_NOTCH6_BP3_NOTCHMODE6_SHFT                                            0x17
#define HWIO_MSS_BP3_NOTCH6_BP3_NOTCHPOLE6_BMSK                                        0x700000
#define HWIO_MSS_BP3_NOTCH6_BP3_NOTCHPOLE6_SHFT                                            0x14
#define HWIO_MSS_BP3_NOTCH6_BP3_NOTCHFREQ6_BMSK                                         0xfffff
#define HWIO_MSS_BP3_NOTCH6_BP3_NOTCHFREQ6_SHFT                                             0x0

#define HWIO_MSS_BP3_EQ_COEF_REAL_ADDR                                               (MSS_NAV_REG_BASE      + 0x00000428)
#define HWIO_MSS_BP3_EQ_COEF_REAL_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x00000428)
#define HWIO_MSS_BP3_EQ_COEF_REAL_RMSK                                                 0xffffff
#define HWIO_MSS_BP3_EQ_COEF_REAL_IN          \
        in_dword_masked(HWIO_MSS_BP3_EQ_COEF_REAL_ADDR, HWIO_MSS_BP3_EQ_COEF_REAL_RMSK)
#define HWIO_MSS_BP3_EQ_COEF_REAL_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_EQ_COEF_REAL_ADDR, m)
#define HWIO_MSS_BP3_EQ_COEF_REAL_OUT(v)      \
        out_dword(HWIO_MSS_BP3_EQ_COEF_REAL_ADDR,v)
#define HWIO_MSS_BP3_EQ_COEF_REAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_EQ_COEF_REAL_ADDR,m,v,HWIO_MSS_BP3_EQ_COEF_REAL_IN)
#define HWIO_MSS_BP3_EQ_COEF_REAL_BP3_EQCOEF3I_BMSK                                    0xff0000
#define HWIO_MSS_BP3_EQ_COEF_REAL_BP3_EQCOEF3I_SHFT                                        0x10
#define HWIO_MSS_BP3_EQ_COEF_REAL_BP3_EQCOEF2I_BMSK                                      0xff00
#define HWIO_MSS_BP3_EQ_COEF_REAL_BP3_EQCOEF2I_SHFT                                         0x8
#define HWIO_MSS_BP3_EQ_COEF_REAL_BP3_EQCOEF1I_BMSK                                        0xff
#define HWIO_MSS_BP3_EQ_COEF_REAL_BP3_EQCOEF1I_SHFT                                         0x0

#define HWIO_MSS_BP3_EQ_COEF_IMAG_ADDR                                               (MSS_NAV_REG_BASE      + 0x0000042c)
#define HWIO_MSS_BP3_EQ_COEF_IMAG_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x0000042c)
#define HWIO_MSS_BP3_EQ_COEF_IMAG_RMSK                                                 0xffffff
#define HWIO_MSS_BP3_EQ_COEF_IMAG_IN          \
        in_dword_masked(HWIO_MSS_BP3_EQ_COEF_IMAG_ADDR, HWIO_MSS_BP3_EQ_COEF_IMAG_RMSK)
#define HWIO_MSS_BP3_EQ_COEF_IMAG_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_EQ_COEF_IMAG_ADDR, m)
#define HWIO_MSS_BP3_EQ_COEF_IMAG_OUT(v)      \
        out_dword(HWIO_MSS_BP3_EQ_COEF_IMAG_ADDR,v)
#define HWIO_MSS_BP3_EQ_COEF_IMAG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_EQ_COEF_IMAG_ADDR,m,v,HWIO_MSS_BP3_EQ_COEF_IMAG_IN)
#define HWIO_MSS_BP3_EQ_COEF_IMAG_BP3_EQCOEF3Q_BMSK                                    0xff0000
#define HWIO_MSS_BP3_EQ_COEF_IMAG_BP3_EQCOEF3Q_SHFT                                        0x10
#define HWIO_MSS_BP3_EQ_COEF_IMAG_BP3_EQCOEF2Q_BMSK                                      0xff00
#define HWIO_MSS_BP3_EQ_COEF_IMAG_BP3_EQCOEF2Q_SHFT                                         0x8
#define HWIO_MSS_BP3_EQ_COEF_IMAG_BP3_EQCOEF1Q_BMSK                                        0xff
#define HWIO_MSS_BP3_EQ_COEF_IMAG_BP3_EQCOEF1Q_SHFT                                         0x0

#define HWIO_MSS_BP3_RS_PHASE_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000430)
#define HWIO_MSS_BP3_RS_PHASE_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000430)
#define HWIO_MSS_BP3_RS_PHASE_RMSK                                                   0xffffffff
#define HWIO_MSS_BP3_RS_PHASE_IN          \
        in_dword_masked(HWIO_MSS_BP3_RS_PHASE_ADDR, HWIO_MSS_BP3_RS_PHASE_RMSK)
#define HWIO_MSS_BP3_RS_PHASE_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_RS_PHASE_ADDR, m)
#define HWIO_MSS_BP3_RS_PHASE_OUT(v)      \
        out_dword(HWIO_MSS_BP3_RS_PHASE_ADDR,v)
#define HWIO_MSS_BP3_RS_PHASE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_RS_PHASE_ADDR,m,v,HWIO_MSS_BP3_RS_PHASE_IN)
#define HWIO_MSS_BP3_RS_PHASE_BP3_RSPHASE_BMSK                                       0xffffffff
#define HWIO_MSS_BP3_RS_PHASE_BP3_RSPHASE_SHFT                                              0x0

#define HWIO_MSS_BP3_SCH1_FREQ_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000434)
#define HWIO_MSS_BP3_SCH1_FREQ_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000434)
#define HWIO_MSS_BP3_SCH1_FREQ_RMSK                                                  0xffffffff
#define HWIO_MSS_BP3_SCH1_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH1_FREQ_ADDR, HWIO_MSS_BP3_SCH1_FREQ_RMSK)
#define HWIO_MSS_BP3_SCH1_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH1_FREQ_ADDR, m)
#define HWIO_MSS_BP3_SCH1_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP3_SCH1_FREQ_ADDR,v)
#define HWIO_MSS_BP3_SCH1_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_SCH1_FREQ_ADDR,m,v,HWIO_MSS_BP3_SCH1_FREQ_IN)
#define HWIO_MSS_BP3_SCH1_FREQ_BP3_SCH1_FREQ_BMSK                                    0xffffffff
#define HWIO_MSS_BP3_SCH1_FREQ_BP3_SCH1_FREQ_SHFT                                           0x0

#define HWIO_MSS_BP3_SCH2_FREQ_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000438)
#define HWIO_MSS_BP3_SCH2_FREQ_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000438)
#define HWIO_MSS_BP3_SCH2_FREQ_RMSK                                                  0xffffffff
#define HWIO_MSS_BP3_SCH2_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH2_FREQ_ADDR, HWIO_MSS_BP3_SCH2_FREQ_RMSK)
#define HWIO_MSS_BP3_SCH2_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH2_FREQ_ADDR, m)
#define HWIO_MSS_BP3_SCH2_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP3_SCH2_FREQ_ADDR,v)
#define HWIO_MSS_BP3_SCH2_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_SCH2_FREQ_ADDR,m,v,HWIO_MSS_BP3_SCH2_FREQ_IN)
#define HWIO_MSS_BP3_SCH2_FREQ_BP3_SCH2_FREQ_BMSK                                    0xffffffff
#define HWIO_MSS_BP3_SCH2_FREQ_BP3_SCH2_FREQ_SHFT                                           0x0

#define HWIO_MSS_BP3_SCH3_FREQ_ADDR                                                  (MSS_NAV_REG_BASE      + 0x0000043c)
#define HWIO_MSS_BP3_SCH3_FREQ_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x0000043c)
#define HWIO_MSS_BP3_SCH3_FREQ_RMSK                                                  0xffffffff
#define HWIO_MSS_BP3_SCH3_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH3_FREQ_ADDR, HWIO_MSS_BP3_SCH3_FREQ_RMSK)
#define HWIO_MSS_BP3_SCH3_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH3_FREQ_ADDR, m)
#define HWIO_MSS_BP3_SCH3_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP3_SCH3_FREQ_ADDR,v)
#define HWIO_MSS_BP3_SCH3_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_SCH3_FREQ_ADDR,m,v,HWIO_MSS_BP3_SCH3_FREQ_IN)
#define HWIO_MSS_BP3_SCH3_FREQ_BP3_SCH3_FREQ_BMSK                                    0xffffffff
#define HWIO_MSS_BP3_SCH3_FREQ_BP3_SCH3_FREQ_SHFT                                           0x0

#define HWIO_MSS_BP3_SCH4_FREQ_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000440)
#define HWIO_MSS_BP3_SCH4_FREQ_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000440)
#define HWIO_MSS_BP3_SCH4_FREQ_RMSK                                                  0xffffffff
#define HWIO_MSS_BP3_SCH4_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH4_FREQ_ADDR, HWIO_MSS_BP3_SCH4_FREQ_RMSK)
#define HWIO_MSS_BP3_SCH4_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH4_FREQ_ADDR, m)
#define HWIO_MSS_BP3_SCH4_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP3_SCH4_FREQ_ADDR,v)
#define HWIO_MSS_BP3_SCH4_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_SCH4_FREQ_ADDR,m,v,HWIO_MSS_BP3_SCH4_FREQ_IN)
#define HWIO_MSS_BP3_SCH4_FREQ_BP3_SCH4_FREQ_BMSK                                    0xffffffff
#define HWIO_MSS_BP3_SCH4_FREQ_BP3_SCH4_FREQ_SHFT                                           0x0

#define HWIO_MSS_BP3_SCH5_FREQ_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000444)
#define HWIO_MSS_BP3_SCH5_FREQ_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000444)
#define HWIO_MSS_BP3_SCH5_FREQ_RMSK                                                  0xffffffff
#define HWIO_MSS_BP3_SCH5_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH5_FREQ_ADDR, HWIO_MSS_BP3_SCH5_FREQ_RMSK)
#define HWIO_MSS_BP3_SCH5_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH5_FREQ_ADDR, m)
#define HWIO_MSS_BP3_SCH5_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP3_SCH5_FREQ_ADDR,v)
#define HWIO_MSS_BP3_SCH5_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_SCH5_FREQ_ADDR,m,v,HWIO_MSS_BP3_SCH5_FREQ_IN)
#define HWIO_MSS_BP3_SCH5_FREQ_BP3_SCH5_FREQ_BMSK                                    0xffffffff
#define HWIO_MSS_BP3_SCH5_FREQ_BP3_SCH5_FREQ_SHFT                                           0x0

#define HWIO_MSS_BP3_SCH6_FREQ_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000448)
#define HWIO_MSS_BP3_SCH6_FREQ_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000448)
#define HWIO_MSS_BP3_SCH6_FREQ_RMSK                                                  0xffffffff
#define HWIO_MSS_BP3_SCH6_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH6_FREQ_ADDR, HWIO_MSS_BP3_SCH6_FREQ_RMSK)
#define HWIO_MSS_BP3_SCH6_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH6_FREQ_ADDR, m)
#define HWIO_MSS_BP3_SCH6_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP3_SCH6_FREQ_ADDR,v)
#define HWIO_MSS_BP3_SCH6_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_SCH6_FREQ_ADDR,m,v,HWIO_MSS_BP3_SCH6_FREQ_IN)
#define HWIO_MSS_BP3_SCH6_FREQ_BP3_SCH6_FREQ_BMSK                                    0xffffffff
#define HWIO_MSS_BP3_SCH6_FREQ_BP3_SCH6_FREQ_SHFT                                           0x0

#define HWIO_MSS_BP3_SCH7_FREQ_ADDR                                                  (MSS_NAV_REG_BASE      + 0x0000044c)
#define HWIO_MSS_BP3_SCH7_FREQ_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x0000044c)
#define HWIO_MSS_BP3_SCH7_FREQ_RMSK                                                  0xffffffff
#define HWIO_MSS_BP3_SCH7_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH7_FREQ_ADDR, HWIO_MSS_BP3_SCH7_FREQ_RMSK)
#define HWIO_MSS_BP3_SCH7_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH7_FREQ_ADDR, m)
#define HWIO_MSS_BP3_SCH7_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP3_SCH7_FREQ_ADDR,v)
#define HWIO_MSS_BP3_SCH7_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_SCH7_FREQ_ADDR,m,v,HWIO_MSS_BP3_SCH7_FREQ_IN)
#define HWIO_MSS_BP3_SCH7_FREQ_BP3_SCH7_FREQ_BMSK                                    0xffffffff
#define HWIO_MSS_BP3_SCH7_FREQ_BP3_SCH7_FREQ_SHFT                                           0x0

#define HWIO_MSS_BP3_SCH8_FREQ_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000450)
#define HWIO_MSS_BP3_SCH8_FREQ_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000450)
#define HWIO_MSS_BP3_SCH8_FREQ_RMSK                                                  0xffffffff
#define HWIO_MSS_BP3_SCH8_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH8_FREQ_ADDR, HWIO_MSS_BP3_SCH8_FREQ_RMSK)
#define HWIO_MSS_BP3_SCH8_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH8_FREQ_ADDR, m)
#define HWIO_MSS_BP3_SCH8_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP3_SCH8_FREQ_ADDR,v)
#define HWIO_MSS_BP3_SCH8_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_SCH8_FREQ_ADDR,m,v,HWIO_MSS_BP3_SCH8_FREQ_IN)
#define HWIO_MSS_BP3_SCH8_FREQ_BP3_SCH8_FREQ_BMSK                                    0xffffffff
#define HWIO_MSS_BP3_SCH8_FREQ_BP3_SCH8_FREQ_SHFT                                           0x0

#define HWIO_MSS_BP3_SCH9_FREQ_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000454)
#define HWIO_MSS_BP3_SCH9_FREQ_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000454)
#define HWIO_MSS_BP3_SCH9_FREQ_RMSK                                                  0xffffffff
#define HWIO_MSS_BP3_SCH9_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH9_FREQ_ADDR, HWIO_MSS_BP3_SCH9_FREQ_RMSK)
#define HWIO_MSS_BP3_SCH9_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH9_FREQ_ADDR, m)
#define HWIO_MSS_BP3_SCH9_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP3_SCH9_FREQ_ADDR,v)
#define HWIO_MSS_BP3_SCH9_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_SCH9_FREQ_ADDR,m,v,HWIO_MSS_BP3_SCH9_FREQ_IN)
#define HWIO_MSS_BP3_SCH9_FREQ_BP3_SCH9_FREQ_BMSK                                    0xffffffff
#define HWIO_MSS_BP3_SCH9_FREQ_BP3_SCH9_FREQ_SHFT                                           0x0

#define HWIO_MSS_BP3_SCH10_FREQ_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00000458)
#define HWIO_MSS_BP3_SCH10_FREQ_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00000458)
#define HWIO_MSS_BP3_SCH10_FREQ_RMSK                                                 0xffffffff
#define HWIO_MSS_BP3_SCH10_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH10_FREQ_ADDR, HWIO_MSS_BP3_SCH10_FREQ_RMSK)
#define HWIO_MSS_BP3_SCH10_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH10_FREQ_ADDR, m)
#define HWIO_MSS_BP3_SCH10_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP3_SCH10_FREQ_ADDR,v)
#define HWIO_MSS_BP3_SCH10_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_SCH10_FREQ_ADDR,m,v,HWIO_MSS_BP3_SCH10_FREQ_IN)
#define HWIO_MSS_BP3_SCH10_FREQ_BP3_SCH10_FREQ_BMSK                                  0xffffffff
#define HWIO_MSS_BP3_SCH10_FREQ_BP3_SCH10_FREQ_SHFT                                         0x0

#define HWIO_MSS_BP3_SCH11_FREQ_ADDR                                                 (MSS_NAV_REG_BASE      + 0x0000045c)
#define HWIO_MSS_BP3_SCH11_FREQ_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x0000045c)
#define HWIO_MSS_BP3_SCH11_FREQ_RMSK                                                 0xffffffff
#define HWIO_MSS_BP3_SCH11_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH11_FREQ_ADDR, HWIO_MSS_BP3_SCH11_FREQ_RMSK)
#define HWIO_MSS_BP3_SCH11_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH11_FREQ_ADDR, m)
#define HWIO_MSS_BP3_SCH11_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP3_SCH11_FREQ_ADDR,v)
#define HWIO_MSS_BP3_SCH11_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_SCH11_FREQ_ADDR,m,v,HWIO_MSS_BP3_SCH11_FREQ_IN)
#define HWIO_MSS_BP3_SCH11_FREQ_BP3_SCH11_FREQ_BMSK                                  0xffffffff
#define HWIO_MSS_BP3_SCH11_FREQ_BP3_SCH11_FREQ_SHFT                                         0x0

#define HWIO_MSS_BP3_SCH12_FREQ_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00000460)
#define HWIO_MSS_BP3_SCH12_FREQ_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00000460)
#define HWIO_MSS_BP3_SCH12_FREQ_RMSK                                                 0xffffffff
#define HWIO_MSS_BP3_SCH12_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH12_FREQ_ADDR, HWIO_MSS_BP3_SCH12_FREQ_RMSK)
#define HWIO_MSS_BP3_SCH12_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH12_FREQ_ADDR, m)
#define HWIO_MSS_BP3_SCH12_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP3_SCH12_FREQ_ADDR,v)
#define HWIO_MSS_BP3_SCH12_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_SCH12_FREQ_ADDR,m,v,HWIO_MSS_BP3_SCH12_FREQ_IN)
#define HWIO_MSS_BP3_SCH12_FREQ_BP3_SCH12_FREQ_BMSK                                  0xffffffff
#define HWIO_MSS_BP3_SCH12_FREQ_BP3_SCH12_FREQ_SHFT                                         0x0

#define HWIO_MSS_BP3_THRESH_A_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000464)
#define HWIO_MSS_BP3_THRESH_A_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000464)
#define HWIO_MSS_BP3_THRESH_A_RMSK                                                   0xffffffff
#define HWIO_MSS_BP3_THRESH_A_IN          \
        in_dword_masked(HWIO_MSS_BP3_THRESH_A_ADDR, HWIO_MSS_BP3_THRESH_A_RMSK)
#define HWIO_MSS_BP3_THRESH_A_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_THRESH_A_ADDR, m)
#define HWIO_MSS_BP3_THRESH_A_OUT(v)      \
        out_dword(HWIO_MSS_BP3_THRESH_A_ADDR,v)
#define HWIO_MSS_BP3_THRESH_A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_THRESH_A_ADDR,m,v,HWIO_MSS_BP3_THRESH_A_IN)
#define HWIO_MSS_BP3_THRESH_A_BP3_SCH2_THRESHQ_BMSK                                  0xff000000
#define HWIO_MSS_BP3_THRESH_A_BP3_SCH2_THRESHQ_SHFT                                        0x18
#define HWIO_MSS_BP3_THRESH_A_BP3_SCH2_THRESHI_BMSK                                    0xff0000
#define HWIO_MSS_BP3_THRESH_A_BP3_SCH2_THRESHI_SHFT                                        0x10
#define HWIO_MSS_BP3_THRESH_A_BP3_SCH1_THRESHQ_BMSK                                      0xff00
#define HWIO_MSS_BP3_THRESH_A_BP3_SCH1_THRESHQ_SHFT                                         0x8
#define HWIO_MSS_BP3_THRESH_A_BP3_SCH1_THRESHI_BMSK                                        0xff
#define HWIO_MSS_BP3_THRESH_A_BP3_SCH1_THRESHI_SHFT                                         0x0

#define HWIO_MSS_BP3_THRESH_B_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000468)
#define HWIO_MSS_BP3_THRESH_B_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000468)
#define HWIO_MSS_BP3_THRESH_B_RMSK                                                   0xffffffff
#define HWIO_MSS_BP3_THRESH_B_IN          \
        in_dword_masked(HWIO_MSS_BP3_THRESH_B_ADDR, HWIO_MSS_BP3_THRESH_B_RMSK)
#define HWIO_MSS_BP3_THRESH_B_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_THRESH_B_ADDR, m)
#define HWIO_MSS_BP3_THRESH_B_OUT(v)      \
        out_dword(HWIO_MSS_BP3_THRESH_B_ADDR,v)
#define HWIO_MSS_BP3_THRESH_B_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_THRESH_B_ADDR,m,v,HWIO_MSS_BP3_THRESH_B_IN)
#define HWIO_MSS_BP3_THRESH_B_BP3_SCH4_THRESHQ_BMSK                                  0xff000000
#define HWIO_MSS_BP3_THRESH_B_BP3_SCH4_THRESHQ_SHFT                                        0x18
#define HWIO_MSS_BP3_THRESH_B_BP3_SCH4_THRESHI_BMSK                                    0xff0000
#define HWIO_MSS_BP3_THRESH_B_BP3_SCH4_THRESHI_SHFT                                        0x10
#define HWIO_MSS_BP3_THRESH_B_BP3_SCH3_THRESHQ_BMSK                                      0xff00
#define HWIO_MSS_BP3_THRESH_B_BP3_SCH3_THRESHQ_SHFT                                         0x8
#define HWIO_MSS_BP3_THRESH_B_BP3_SCH3_THRESHI_BMSK                                        0xff
#define HWIO_MSS_BP3_THRESH_B_BP3_SCH3_THRESHI_SHFT                                         0x0

#define HWIO_MSS_BP3_THRESH_C_ADDR                                                   (MSS_NAV_REG_BASE      + 0x0000046c)
#define HWIO_MSS_BP3_THRESH_C_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x0000046c)
#define HWIO_MSS_BP3_THRESH_C_RMSK                                                   0xffffffff
#define HWIO_MSS_BP3_THRESH_C_IN          \
        in_dword_masked(HWIO_MSS_BP3_THRESH_C_ADDR, HWIO_MSS_BP3_THRESH_C_RMSK)
#define HWIO_MSS_BP3_THRESH_C_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_THRESH_C_ADDR, m)
#define HWIO_MSS_BP3_THRESH_C_OUT(v)      \
        out_dword(HWIO_MSS_BP3_THRESH_C_ADDR,v)
#define HWIO_MSS_BP3_THRESH_C_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_THRESH_C_ADDR,m,v,HWIO_MSS_BP3_THRESH_C_IN)
#define HWIO_MSS_BP3_THRESH_C_BP3_SCH6_THRESHQ_BMSK                                  0xff000000
#define HWIO_MSS_BP3_THRESH_C_BP3_SCH6_THRESHQ_SHFT                                        0x18
#define HWIO_MSS_BP3_THRESH_C_BP3_SCH6_THRESHI_BMSK                                    0xff0000
#define HWIO_MSS_BP3_THRESH_C_BP3_SCH6_THRESHI_SHFT                                        0x10
#define HWIO_MSS_BP3_THRESH_C_BP3_SCH5_THRESHQ_BMSK                                      0xff00
#define HWIO_MSS_BP3_THRESH_C_BP3_SCH5_THRESHQ_SHFT                                         0x8
#define HWIO_MSS_BP3_THRESH_C_BP3_SCH5_THRESHI_BMSK                                        0xff
#define HWIO_MSS_BP3_THRESH_C_BP3_SCH5_THRESHI_SHFT                                         0x0

#define HWIO_MSS_BP3_THRESH_D_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000470)
#define HWIO_MSS_BP3_THRESH_D_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000470)
#define HWIO_MSS_BP3_THRESH_D_RMSK                                                   0xffffffff
#define HWIO_MSS_BP3_THRESH_D_IN          \
        in_dword_masked(HWIO_MSS_BP3_THRESH_D_ADDR, HWIO_MSS_BP3_THRESH_D_RMSK)
#define HWIO_MSS_BP3_THRESH_D_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_THRESH_D_ADDR, m)
#define HWIO_MSS_BP3_THRESH_D_OUT(v)      \
        out_dword(HWIO_MSS_BP3_THRESH_D_ADDR,v)
#define HWIO_MSS_BP3_THRESH_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_THRESH_D_ADDR,m,v,HWIO_MSS_BP3_THRESH_D_IN)
#define HWIO_MSS_BP3_THRESH_D_BP3_SCH8_THRESHQ_BMSK                                  0xff000000
#define HWIO_MSS_BP3_THRESH_D_BP3_SCH8_THRESHQ_SHFT                                        0x18
#define HWIO_MSS_BP3_THRESH_D_BP3_SCH8_THRESHI_BMSK                                    0xff0000
#define HWIO_MSS_BP3_THRESH_D_BP3_SCH8_THRESHI_SHFT                                        0x10
#define HWIO_MSS_BP3_THRESH_D_BP3_SCH7_THRESHQ_BMSK                                      0xff00
#define HWIO_MSS_BP3_THRESH_D_BP3_SCH7_THRESHQ_SHFT                                         0x8
#define HWIO_MSS_BP3_THRESH_D_BP3_SCH7_THRESHI_BMSK                                        0xff
#define HWIO_MSS_BP3_THRESH_D_BP3_SCH7_THRESHI_SHFT                                         0x0

#define HWIO_MSS_BP3_THRESH_E_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000474)
#define HWIO_MSS_BP3_THRESH_E_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000474)
#define HWIO_MSS_BP3_THRESH_E_RMSK                                                   0xffffffff
#define HWIO_MSS_BP3_THRESH_E_IN          \
        in_dword_masked(HWIO_MSS_BP3_THRESH_E_ADDR, HWIO_MSS_BP3_THRESH_E_RMSK)
#define HWIO_MSS_BP3_THRESH_E_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_THRESH_E_ADDR, m)
#define HWIO_MSS_BP3_THRESH_E_OUT(v)      \
        out_dword(HWIO_MSS_BP3_THRESH_E_ADDR,v)
#define HWIO_MSS_BP3_THRESH_E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_THRESH_E_ADDR,m,v,HWIO_MSS_BP3_THRESH_E_IN)
#define HWIO_MSS_BP3_THRESH_E_BP3_SCH10_THRESHQ_BMSK                                 0xff000000
#define HWIO_MSS_BP3_THRESH_E_BP3_SCH10_THRESHQ_SHFT                                       0x18
#define HWIO_MSS_BP3_THRESH_E_BP3_SCH10_THRESHI_BMSK                                   0xff0000
#define HWIO_MSS_BP3_THRESH_E_BP3_SCH10_THRESHI_SHFT                                       0x10
#define HWIO_MSS_BP3_THRESH_E_BP3_SCH9_THRESHQ_BMSK                                      0xff00
#define HWIO_MSS_BP3_THRESH_E_BP3_SCH9_THRESHQ_SHFT                                         0x8
#define HWIO_MSS_BP3_THRESH_E_BP3_SCH9_THRESHI_BMSK                                        0xff
#define HWIO_MSS_BP3_THRESH_E_BP3_SCH9_THRESHI_SHFT                                         0x0

#define HWIO_MSS_BP3_THRESH_F_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000478)
#define HWIO_MSS_BP3_THRESH_F_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000478)
#define HWIO_MSS_BP3_THRESH_F_RMSK                                                   0xffffffff
#define HWIO_MSS_BP3_THRESH_F_IN          \
        in_dword_masked(HWIO_MSS_BP3_THRESH_F_ADDR, HWIO_MSS_BP3_THRESH_F_RMSK)
#define HWIO_MSS_BP3_THRESH_F_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_THRESH_F_ADDR, m)
#define HWIO_MSS_BP3_THRESH_F_OUT(v)      \
        out_dword(HWIO_MSS_BP3_THRESH_F_ADDR,v)
#define HWIO_MSS_BP3_THRESH_F_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_THRESH_F_ADDR,m,v,HWIO_MSS_BP3_THRESH_F_IN)
#define HWIO_MSS_BP3_THRESH_F_BP3_SCH12_THRESHQ_BMSK                                 0xff000000
#define HWIO_MSS_BP3_THRESH_F_BP3_SCH12_THRESHQ_SHFT                                       0x18
#define HWIO_MSS_BP3_THRESH_F_BP3_SCH12_THRESHI_BMSK                                   0xff0000
#define HWIO_MSS_BP3_THRESH_F_BP3_SCH12_THRESHI_SHFT                                       0x10
#define HWIO_MSS_BP3_THRESH_F_BP3_SCH11_THRESHQ_BMSK                                     0xff00
#define HWIO_MSS_BP3_THRESH_F_BP3_SCH11_THRESHQ_SHFT                                        0x8
#define HWIO_MSS_BP3_THRESH_F_BP3_SCH11_THRESHI_BMSK                                       0xff
#define HWIO_MSS_BP3_THRESH_F_BP3_SCH11_THRESHI_SHFT                                        0x0

#define HWIO_MSS_BP3_PRE_AMPL_MON_ADDR                                               (MSS_NAV_REG_BASE      + 0x0000047c)
#define HWIO_MSS_BP3_PRE_AMPL_MON_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x0000047c)
#define HWIO_MSS_BP3_PRE_AMPL_MON_RMSK                                               0xffffffff
#define HWIO_MSS_BP3_PRE_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP3_PRE_AMPL_MON_ADDR, HWIO_MSS_BP3_PRE_AMPL_MON_RMSK)
#define HWIO_MSS_BP3_PRE_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_PRE_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP3_PRE_AMPL_MON_BP3_PREAMPLMONQ_BMSK                               0xffff0000
#define HWIO_MSS_BP3_PRE_AMPL_MON_BP3_PREAMPLMONQ_SHFT                                     0x10
#define HWIO_MSS_BP3_PRE_AMPL_MON_BP3_PREAMPLMONI_BMSK                                   0xffff
#define HWIO_MSS_BP3_PRE_AMPL_MON_BP3_PREAMPLMONI_SHFT                                      0x0

#define HWIO_MSS_BP3_MEAN_MON_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000480)
#define HWIO_MSS_BP3_MEAN_MON_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000480)
#define HWIO_MSS_BP3_MEAN_MON_RMSK                                                   0xffffffff
#define HWIO_MSS_BP3_MEAN_MON_IN          \
        in_dword_masked(HWIO_MSS_BP3_MEAN_MON_ADDR, HWIO_MSS_BP3_MEAN_MON_RMSK)
#define HWIO_MSS_BP3_MEAN_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_MEAN_MON_ADDR, m)
#define HWIO_MSS_BP3_MEAN_MON_BP3_MEANMONQ_BMSK                                      0xffff0000
#define HWIO_MSS_BP3_MEAN_MON_BP3_MEANMONQ_SHFT                                            0x10
#define HWIO_MSS_BP3_MEAN_MON_BP3_MEANMONI_BMSK                                          0xffff
#define HWIO_MSS_BP3_MEAN_MON_BP3_MEANMONI_SHFT                                             0x0

#define HWIO_MSS_BP3_SCH1_AMPL_MON_ADDR                                              (MSS_NAV_REG_BASE      + 0x00000484)
#define HWIO_MSS_BP3_SCH1_AMPL_MON_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x00000484)
#define HWIO_MSS_BP3_SCH1_AMPL_MON_RMSK                                                0x3fffff
#define HWIO_MSS_BP3_SCH1_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH1_AMPL_MON_ADDR, HWIO_MSS_BP3_SCH1_AMPL_MON_RMSK)
#define HWIO_MSS_BP3_SCH1_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH1_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP3_SCH1_AMPL_MON_BP3_SCH1_AMPLMONQ_BMSK                              0x3ff800
#define HWIO_MSS_BP3_SCH1_AMPL_MON_BP3_SCH1_AMPLMONQ_SHFT                                   0xb
#define HWIO_MSS_BP3_SCH1_AMPL_MON_BP3_SCH1_AMPLMONI_BMSK                                 0x7ff
#define HWIO_MSS_BP3_SCH1_AMPL_MON_BP3_SCH1_AMPLMONI_SHFT                                   0x0

#define HWIO_MSS_BP3_SCH2_AMPL_MON_ADDR                                              (MSS_NAV_REG_BASE      + 0x00000488)
#define HWIO_MSS_BP3_SCH2_AMPL_MON_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x00000488)
#define HWIO_MSS_BP3_SCH2_AMPL_MON_RMSK                                                0x3fffff
#define HWIO_MSS_BP3_SCH2_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH2_AMPL_MON_ADDR, HWIO_MSS_BP3_SCH2_AMPL_MON_RMSK)
#define HWIO_MSS_BP3_SCH2_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH2_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP3_SCH2_AMPL_MON_BP3_SCH2_AMPLMONQ_BMSK                              0x3ff800
#define HWIO_MSS_BP3_SCH2_AMPL_MON_BP3_SCH2_AMPLMONQ_SHFT                                   0xb
#define HWIO_MSS_BP3_SCH2_AMPL_MON_BP3_SCH2_AMPLMONI_BMSK                                 0x7ff
#define HWIO_MSS_BP3_SCH2_AMPL_MON_BP3_SCH2_AMPLMONI_SHFT                                   0x0

#define HWIO_MSS_BP3_SCH3_AMPL_MON_ADDR                                              (MSS_NAV_REG_BASE      + 0x0000048c)
#define HWIO_MSS_BP3_SCH3_AMPL_MON_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x0000048c)
#define HWIO_MSS_BP3_SCH3_AMPL_MON_RMSK                                                0x3fffff
#define HWIO_MSS_BP3_SCH3_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH3_AMPL_MON_ADDR, HWIO_MSS_BP3_SCH3_AMPL_MON_RMSK)
#define HWIO_MSS_BP3_SCH3_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH3_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP3_SCH3_AMPL_MON_BP3_SCH3_AMPLMONQ_BMSK                              0x3ff800
#define HWIO_MSS_BP3_SCH3_AMPL_MON_BP3_SCH3_AMPLMONQ_SHFT                                   0xb
#define HWIO_MSS_BP3_SCH3_AMPL_MON_BP3_SCH3_AMPLMONI_BMSK                                 0x7ff
#define HWIO_MSS_BP3_SCH3_AMPL_MON_BP3_SCH3_AMPLMONI_SHFT                                   0x0

#define HWIO_MSS_BP3_SCH4_AMPL_MON_ADDR                                              (MSS_NAV_REG_BASE      + 0x00000490)
#define HWIO_MSS_BP3_SCH4_AMPL_MON_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x00000490)
#define HWIO_MSS_BP3_SCH4_AMPL_MON_RMSK                                                0x3fffff
#define HWIO_MSS_BP3_SCH4_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH4_AMPL_MON_ADDR, HWIO_MSS_BP3_SCH4_AMPL_MON_RMSK)
#define HWIO_MSS_BP3_SCH4_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH4_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP3_SCH4_AMPL_MON_BP3_SCH4_AMPLMONQ_BMSK                              0x3ff800
#define HWIO_MSS_BP3_SCH4_AMPL_MON_BP3_SCH4_AMPLMONQ_SHFT                                   0xb
#define HWIO_MSS_BP3_SCH4_AMPL_MON_BP3_SCH4_AMPLMONI_BMSK                                 0x7ff
#define HWIO_MSS_BP3_SCH4_AMPL_MON_BP3_SCH4_AMPLMONI_SHFT                                   0x0

#define HWIO_MSS_BP3_SCH5_AMPL_MON_ADDR                                              (MSS_NAV_REG_BASE      + 0x00000494)
#define HWIO_MSS_BP3_SCH5_AMPL_MON_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x00000494)
#define HWIO_MSS_BP3_SCH5_AMPL_MON_RMSK                                                0x3fffff
#define HWIO_MSS_BP3_SCH5_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH5_AMPL_MON_ADDR, HWIO_MSS_BP3_SCH5_AMPL_MON_RMSK)
#define HWIO_MSS_BP3_SCH5_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH5_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP3_SCH5_AMPL_MON_BP3_SCH5_AMPLMONQ_BMSK                              0x3ff800
#define HWIO_MSS_BP3_SCH5_AMPL_MON_BP3_SCH5_AMPLMONQ_SHFT                                   0xb
#define HWIO_MSS_BP3_SCH5_AMPL_MON_BP3_SCH5_AMPLMONI_BMSK                                 0x7ff
#define HWIO_MSS_BP3_SCH5_AMPL_MON_BP3_SCH5_AMPLMONI_SHFT                                   0x0

#define HWIO_MSS_BP3_SCH6_AMPL_MON_ADDR                                              (MSS_NAV_REG_BASE      + 0x00000498)
#define HWIO_MSS_BP3_SCH6_AMPL_MON_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x00000498)
#define HWIO_MSS_BP3_SCH6_AMPL_MON_RMSK                                                0x3fffff
#define HWIO_MSS_BP3_SCH6_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH6_AMPL_MON_ADDR, HWIO_MSS_BP3_SCH6_AMPL_MON_RMSK)
#define HWIO_MSS_BP3_SCH6_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH6_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP3_SCH6_AMPL_MON_BP3_SCH6_AMPLMONQ_BMSK                              0x3ff800
#define HWIO_MSS_BP3_SCH6_AMPL_MON_BP3_SCH6_AMPLMONQ_SHFT                                   0xb
#define HWIO_MSS_BP3_SCH6_AMPL_MON_BP3_SCH6_AMPLMONI_BMSK                                 0x7ff
#define HWIO_MSS_BP3_SCH6_AMPL_MON_BP3_SCH6_AMPLMONI_SHFT                                   0x0

#define HWIO_MSS_BP3_SCH7_AMPL_MON_ADDR                                              (MSS_NAV_REG_BASE      + 0x0000049c)
#define HWIO_MSS_BP3_SCH7_AMPL_MON_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x0000049c)
#define HWIO_MSS_BP3_SCH7_AMPL_MON_RMSK                                                0x3fffff
#define HWIO_MSS_BP3_SCH7_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH7_AMPL_MON_ADDR, HWIO_MSS_BP3_SCH7_AMPL_MON_RMSK)
#define HWIO_MSS_BP3_SCH7_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH7_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP3_SCH7_AMPL_MON_BP3_SCH7_AMPLMONQ_BMSK                              0x3ff800
#define HWIO_MSS_BP3_SCH7_AMPL_MON_BP3_SCH7_AMPLMONQ_SHFT                                   0xb
#define HWIO_MSS_BP3_SCH7_AMPL_MON_BP3_SCH7_AMPLMONI_BMSK                                 0x7ff
#define HWIO_MSS_BP3_SCH7_AMPL_MON_BP3_SCH7_AMPLMONI_SHFT                                   0x0

#define HWIO_MSS_BP3_SCH8_AMPL_MON_ADDR                                              (MSS_NAV_REG_BASE      + 0x000004a0)
#define HWIO_MSS_BP3_SCH8_AMPL_MON_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x000004a0)
#define HWIO_MSS_BP3_SCH8_AMPL_MON_RMSK                                                0x3fffff
#define HWIO_MSS_BP3_SCH8_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH8_AMPL_MON_ADDR, HWIO_MSS_BP3_SCH8_AMPL_MON_RMSK)
#define HWIO_MSS_BP3_SCH8_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH8_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP3_SCH8_AMPL_MON_BP3_SCH8_AMPLMONQ_BMSK                              0x3ff800
#define HWIO_MSS_BP3_SCH8_AMPL_MON_BP3_SCH8_AMPLMONQ_SHFT                                   0xb
#define HWIO_MSS_BP3_SCH8_AMPL_MON_BP3_SCH8_AMPLMONI_BMSK                                 0x7ff
#define HWIO_MSS_BP3_SCH8_AMPL_MON_BP3_SCH8_AMPLMONI_SHFT                                   0x0

#define HWIO_MSS_BP3_SCH9_AMPL_MON_ADDR                                              (MSS_NAV_REG_BASE      + 0x000004a4)
#define HWIO_MSS_BP3_SCH9_AMPL_MON_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x000004a4)
#define HWIO_MSS_BP3_SCH9_AMPL_MON_RMSK                                                0x3fffff
#define HWIO_MSS_BP3_SCH9_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH9_AMPL_MON_ADDR, HWIO_MSS_BP3_SCH9_AMPL_MON_RMSK)
#define HWIO_MSS_BP3_SCH9_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH9_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP3_SCH9_AMPL_MON_BP3_SCH9_AMPLMONQ_BMSK                              0x3ff800
#define HWIO_MSS_BP3_SCH9_AMPL_MON_BP3_SCH9_AMPLMONQ_SHFT                                   0xb
#define HWIO_MSS_BP3_SCH9_AMPL_MON_BP3_SCH9_AMPLMONI_BMSK                                 0x7ff
#define HWIO_MSS_BP3_SCH9_AMPL_MON_BP3_SCH9_AMPLMONI_SHFT                                   0x0

#define HWIO_MSS_BP3_SCH10_AMPL_MON_ADDR                                             (MSS_NAV_REG_BASE      + 0x000004a8)
#define HWIO_MSS_BP3_SCH10_AMPL_MON_OFFS                                             (MSS_NAV_REG_BASE_OFFS + 0x000004a8)
#define HWIO_MSS_BP3_SCH10_AMPL_MON_RMSK                                               0x3fffff
#define HWIO_MSS_BP3_SCH10_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH10_AMPL_MON_ADDR, HWIO_MSS_BP3_SCH10_AMPL_MON_RMSK)
#define HWIO_MSS_BP3_SCH10_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH10_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP3_SCH10_AMPL_MON_BP3_SCH10_AMPLMONQ_BMSK                            0x3ff800
#define HWIO_MSS_BP3_SCH10_AMPL_MON_BP3_SCH10_AMPLMONQ_SHFT                                 0xb
#define HWIO_MSS_BP3_SCH10_AMPL_MON_BP3_SCH10_AMPLMONI_BMSK                               0x7ff
#define HWIO_MSS_BP3_SCH10_AMPL_MON_BP3_SCH10_AMPLMONI_SHFT                                 0x0

#define HWIO_MSS_BP3_SCH11_AMPL_MON_ADDR                                             (MSS_NAV_REG_BASE      + 0x000004ac)
#define HWIO_MSS_BP3_SCH11_AMPL_MON_OFFS                                             (MSS_NAV_REG_BASE_OFFS + 0x000004ac)
#define HWIO_MSS_BP3_SCH11_AMPL_MON_RMSK                                               0x3fffff
#define HWIO_MSS_BP3_SCH11_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH11_AMPL_MON_ADDR, HWIO_MSS_BP3_SCH11_AMPL_MON_RMSK)
#define HWIO_MSS_BP3_SCH11_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH11_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP3_SCH11_AMPL_MON_BP3_SCH11_AMPLMONQ_BMSK                            0x3ff800
#define HWIO_MSS_BP3_SCH11_AMPL_MON_BP3_SCH11_AMPLMONQ_SHFT                                 0xb
#define HWIO_MSS_BP3_SCH11_AMPL_MON_BP3_SCH11_AMPLMONI_BMSK                               0x7ff
#define HWIO_MSS_BP3_SCH11_AMPL_MON_BP3_SCH11_AMPLMONI_SHFT                                 0x0

#define HWIO_MSS_BP3_SCH12_AMPL_MON_ADDR                                             (MSS_NAV_REG_BASE      + 0x000004b0)
#define HWIO_MSS_BP3_SCH12_AMPL_MON_OFFS                                             (MSS_NAV_REG_BASE_OFFS + 0x000004b0)
#define HWIO_MSS_BP3_SCH12_AMPL_MON_RMSK                                               0x3fffff
#define HWIO_MSS_BP3_SCH12_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH12_AMPL_MON_ADDR, HWIO_MSS_BP3_SCH12_AMPL_MON_RMSK)
#define HWIO_MSS_BP3_SCH12_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH12_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP3_SCH12_AMPL_MON_BP3_SCH12_AMPLMONQ_BMSK                            0x3ff800
#define HWIO_MSS_BP3_SCH12_AMPL_MON_BP3_SCH12_AMPLMONQ_SHFT                                 0xb
#define HWIO_MSS_BP3_SCH12_AMPL_MON_BP3_SCH12_AMPLMONI_BMSK                               0x7ff
#define HWIO_MSS_BP3_SCH12_AMPL_MON_BP3_SCH12_AMPLMONI_SHFT                                 0x0

#define HWIO_MSS_BP3_SCH_MODE_ADDR                                                   (MSS_NAV_REG_BASE      + 0x000004b4)
#define HWIO_MSS_BP3_SCH_MODE_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x000004b4)
#define HWIO_MSS_BP3_SCH_MODE_RMSK                                                        0xfff
#define HWIO_MSS_BP3_SCH_MODE_IN          \
        in_dword_masked(HWIO_MSS_BP3_SCH_MODE_ADDR, HWIO_MSS_BP3_SCH_MODE_RMSK)
#define HWIO_MSS_BP3_SCH_MODE_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_SCH_MODE_ADDR, m)
#define HWIO_MSS_BP3_SCH_MODE_OUT(v)      \
        out_dword(HWIO_MSS_BP3_SCH_MODE_ADDR,v)
#define HWIO_MSS_BP3_SCH_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_SCH_MODE_ADDR,m,v,HWIO_MSS_BP3_SCH_MODE_IN)
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH12_MODE_BMSK                                         0x800
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH12_MODE_SHFT                                           0xb
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH11_MODE_BMSK                                         0x400
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH11_MODE_SHFT                                           0xa
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH10_MODE_BMSK                                         0x200
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH10_MODE_SHFT                                           0x9
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH9_MODE_BMSK                                          0x100
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH9_MODE_SHFT                                            0x8
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH8_MODE_BMSK                                           0x80
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH8_MODE_SHFT                                            0x7
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH7_MODE_BMSK                                           0x40
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH7_MODE_SHFT                                            0x6
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH6_MODE_BMSK                                           0x20
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH6_MODE_SHFT                                            0x5
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH5_MODE_BMSK                                           0x10
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH5_MODE_SHFT                                            0x4
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH4_MODE_BMSK                                            0x8
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH4_MODE_SHFT                                            0x3
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH3_MODE_BMSK                                            0x4
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH3_MODE_SHFT                                            0x2
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH2_MODE_BMSK                                            0x2
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH2_MODE_SHFT                                            0x1
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH1_MODE_BMSK                                            0x1
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH1_MODE_SHFT                                            0x0
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH1_MODE_OFF_FVAL                                        0x0
#define HWIO_MSS_BP3_SCH_MODE_BP3_SCH1_MODE_ON_FVAL                                         0x1

#define HWIO_MSS_BP3_PRE_NOTCH_ADDR                                                  (MSS_NAV_REG_BASE      + 0x000004b8)
#define HWIO_MSS_BP3_PRE_NOTCH_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x000004b8)
#define HWIO_MSS_BP3_PRE_NOTCH_RMSK                                                    0xffffff
#define HWIO_MSS_BP3_PRE_NOTCH_IN          \
        in_dword_masked(HWIO_MSS_BP3_PRE_NOTCH_ADDR, HWIO_MSS_BP3_PRE_NOTCH_RMSK)
#define HWIO_MSS_BP3_PRE_NOTCH_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_PRE_NOTCH_ADDR, m)
#define HWIO_MSS_BP3_PRE_NOTCH_OUT(v)      \
        out_dword(HWIO_MSS_BP3_PRE_NOTCH_ADDR,v)
#define HWIO_MSS_BP3_PRE_NOTCH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_PRE_NOTCH_ADDR,m,v,HWIO_MSS_BP3_PRE_NOTCH_IN)
#define HWIO_MSS_BP3_PRE_NOTCH_BP3_PRENOTCHMODE_BMSK                                   0x800000
#define HWIO_MSS_BP3_PRE_NOTCH_BP3_PRENOTCHMODE_SHFT                                       0x17
#define HWIO_MSS_BP3_PRE_NOTCH_BP3_PRENOTCHPOLE_BMSK                                   0x700000
#define HWIO_MSS_BP3_PRE_NOTCH_BP3_PRENOTCHPOLE_SHFT                                       0x14
#define HWIO_MSS_BP3_PRE_NOTCH_BP3_PRENOTCHFREQ_BMSK                                    0xfffff
#define HWIO_MSS_BP3_PRE_NOTCH_BP3_PRENOTCHFREQ_SHFT                                        0x0

#define HWIO_MSS_BP3_NOTCH7_ADDR                                                     (MSS_NAV_REG_BASE      + 0x000004bc)
#define HWIO_MSS_BP3_NOTCH7_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x000004bc)
#define HWIO_MSS_BP3_NOTCH7_RMSK                                                      0x1ffffff
#define HWIO_MSS_BP3_NOTCH7_IN          \
        in_dword_masked(HWIO_MSS_BP3_NOTCH7_ADDR, HWIO_MSS_BP3_NOTCH7_RMSK)
#define HWIO_MSS_BP3_NOTCH7_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_NOTCH7_ADDR, m)
#define HWIO_MSS_BP3_NOTCH7_OUT(v)      \
        out_dword(HWIO_MSS_BP3_NOTCH7_ADDR,v)
#define HWIO_MSS_BP3_NOTCH7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_NOTCH7_ADDR,m,v,HWIO_MSS_BP3_NOTCH7_IN)
#define HWIO_MSS_BP3_NOTCH7_BP3_NOTCH6MORE_BMSK                                       0x1000000
#define HWIO_MSS_BP3_NOTCH7_BP3_NOTCH6MORE_SHFT                                            0x18
#define HWIO_MSS_BP3_NOTCH7_BP3_NOTCHMODE7_BMSK                                        0x800000
#define HWIO_MSS_BP3_NOTCH7_BP3_NOTCHMODE7_SHFT                                            0x17
#define HWIO_MSS_BP3_NOTCH7_BP3_NOTCHPOLE7_BMSK                                        0x700000
#define HWIO_MSS_BP3_NOTCH7_BP3_NOTCHPOLE7_SHFT                                            0x14
#define HWIO_MSS_BP3_NOTCH7_BP3_NOTCHFREQ7_BMSK                                         0xfffff
#define HWIO_MSS_BP3_NOTCH7_BP3_NOTCHFREQ7_SHFT                                             0x0

#define HWIO_MSS_BP3_NOTCH8_ADDR                                                     (MSS_NAV_REG_BASE      + 0x000004c0)
#define HWIO_MSS_BP3_NOTCH8_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x000004c0)
#define HWIO_MSS_BP3_NOTCH8_RMSK                                                       0xffffff
#define HWIO_MSS_BP3_NOTCH8_IN          \
        in_dword_masked(HWIO_MSS_BP3_NOTCH8_ADDR, HWIO_MSS_BP3_NOTCH8_RMSK)
#define HWIO_MSS_BP3_NOTCH8_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_NOTCH8_ADDR, m)
#define HWIO_MSS_BP3_NOTCH8_OUT(v)      \
        out_dword(HWIO_MSS_BP3_NOTCH8_ADDR,v)
#define HWIO_MSS_BP3_NOTCH8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_NOTCH8_ADDR,m,v,HWIO_MSS_BP3_NOTCH8_IN)
#define HWIO_MSS_BP3_NOTCH8_BP3_NOTCHMODE8_BMSK                                        0x800000
#define HWIO_MSS_BP3_NOTCH8_BP3_NOTCHMODE8_SHFT                                            0x17
#define HWIO_MSS_BP3_NOTCH8_BP3_NOTCHPOLE8_BMSK                                        0x700000
#define HWIO_MSS_BP3_NOTCH8_BP3_NOTCHPOLE8_SHFT                                            0x14
#define HWIO_MSS_BP3_NOTCH8_BP3_NOTCHFREQ8_BMSK                                         0xfffff
#define HWIO_MSS_BP3_NOTCH8_BP3_NOTCHFREQ8_SHFT                                             0x0

#define HWIO_MSS_BP3_NOTCH9_ADDR                                                     (MSS_NAV_REG_BASE      + 0x000004c4)
#define HWIO_MSS_BP3_NOTCH9_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x000004c4)
#define HWIO_MSS_BP3_NOTCH9_RMSK                                                       0xffffff
#define HWIO_MSS_BP3_NOTCH9_IN          \
        in_dword_masked(HWIO_MSS_BP3_NOTCH9_ADDR, HWIO_MSS_BP3_NOTCH9_RMSK)
#define HWIO_MSS_BP3_NOTCH9_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_NOTCH9_ADDR, m)
#define HWIO_MSS_BP3_NOTCH9_OUT(v)      \
        out_dword(HWIO_MSS_BP3_NOTCH9_ADDR,v)
#define HWIO_MSS_BP3_NOTCH9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_NOTCH9_ADDR,m,v,HWIO_MSS_BP3_NOTCH9_IN)
#define HWIO_MSS_BP3_NOTCH9_BP3_NOTCHMODE9_BMSK                                        0x800000
#define HWIO_MSS_BP3_NOTCH9_BP3_NOTCHMODE9_SHFT                                            0x17
#define HWIO_MSS_BP3_NOTCH9_BP3_NOTCHPOLE9_BMSK                                        0x700000
#define HWIO_MSS_BP3_NOTCH9_BP3_NOTCHPOLE9_SHFT                                            0x14
#define HWIO_MSS_BP3_NOTCH9_BP3_NOTCHFREQ9_BMSK                                         0xfffff
#define HWIO_MSS_BP3_NOTCH9_BP3_NOTCHFREQ9_SHFT                                             0x0

#define HWIO_MSS_BP3_NOTCH10_ADDR                                                    (MSS_NAV_REG_BASE      + 0x000004c8)
#define HWIO_MSS_BP3_NOTCH10_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x000004c8)
#define HWIO_MSS_BP3_NOTCH10_RMSK                                                      0xffffff
#define HWIO_MSS_BP3_NOTCH10_IN          \
        in_dword_masked(HWIO_MSS_BP3_NOTCH10_ADDR, HWIO_MSS_BP3_NOTCH10_RMSK)
#define HWIO_MSS_BP3_NOTCH10_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_NOTCH10_ADDR, m)
#define HWIO_MSS_BP3_NOTCH10_OUT(v)      \
        out_dword(HWIO_MSS_BP3_NOTCH10_ADDR,v)
#define HWIO_MSS_BP3_NOTCH10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_NOTCH10_ADDR,m,v,HWIO_MSS_BP3_NOTCH10_IN)
#define HWIO_MSS_BP3_NOTCH10_BP3_NOTCHMODE10_BMSK                                      0x800000
#define HWIO_MSS_BP3_NOTCH10_BP3_NOTCHMODE10_SHFT                                          0x17
#define HWIO_MSS_BP3_NOTCH10_BP3_NOTCHPOLE10_BMSK                                      0x700000
#define HWIO_MSS_BP3_NOTCH10_BP3_NOTCHPOLE10_SHFT                                          0x14
#define HWIO_MSS_BP3_NOTCH10_BP3_NOTCHFREQ10_BMSK                                       0xfffff
#define HWIO_MSS_BP3_NOTCH10_BP3_NOTCHFREQ10_SHFT                                           0x0

#define HWIO_MSS_BP3_NOTCH11_ADDR                                                    (MSS_NAV_REG_BASE      + 0x000004cc)
#define HWIO_MSS_BP3_NOTCH11_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x000004cc)
#define HWIO_MSS_BP3_NOTCH11_RMSK                                                      0xffffff
#define HWIO_MSS_BP3_NOTCH11_IN          \
        in_dword_masked(HWIO_MSS_BP3_NOTCH11_ADDR, HWIO_MSS_BP3_NOTCH11_RMSK)
#define HWIO_MSS_BP3_NOTCH11_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_NOTCH11_ADDR, m)
#define HWIO_MSS_BP3_NOTCH11_OUT(v)      \
        out_dword(HWIO_MSS_BP3_NOTCH11_ADDR,v)
#define HWIO_MSS_BP3_NOTCH11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_NOTCH11_ADDR,m,v,HWIO_MSS_BP3_NOTCH11_IN)
#define HWIO_MSS_BP3_NOTCH11_BP3_NOTCHMODE11_BMSK                                      0x800000
#define HWIO_MSS_BP3_NOTCH11_BP3_NOTCHMODE11_SHFT                                          0x17
#define HWIO_MSS_BP3_NOTCH11_BP3_NOTCHPOLE11_BMSK                                      0x700000
#define HWIO_MSS_BP3_NOTCH11_BP3_NOTCHPOLE11_SHFT                                          0x14
#define HWIO_MSS_BP3_NOTCH11_BP3_NOTCHFREQ11_BMSK                                       0xfffff
#define HWIO_MSS_BP3_NOTCH11_BP3_NOTCHFREQ11_SHFT                                           0x0

#define HWIO_MSS_BP3_NOTCH12_ADDR                                                    (MSS_NAV_REG_BASE      + 0x000004d0)
#define HWIO_MSS_BP3_NOTCH12_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x000004d0)
#define HWIO_MSS_BP3_NOTCH12_RMSK                                                      0xffffff
#define HWIO_MSS_BP3_NOTCH12_IN          \
        in_dword_masked(HWIO_MSS_BP3_NOTCH12_ADDR, HWIO_MSS_BP3_NOTCH12_RMSK)
#define HWIO_MSS_BP3_NOTCH12_INM(m)      \
        in_dword_masked(HWIO_MSS_BP3_NOTCH12_ADDR, m)
#define HWIO_MSS_BP3_NOTCH12_OUT(v)      \
        out_dword(HWIO_MSS_BP3_NOTCH12_ADDR,v)
#define HWIO_MSS_BP3_NOTCH12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP3_NOTCH12_ADDR,m,v,HWIO_MSS_BP3_NOTCH12_IN)
#define HWIO_MSS_BP3_NOTCH12_BP3_NOTCHMODE12_BMSK                                      0x800000
#define HWIO_MSS_BP3_NOTCH12_BP3_NOTCHMODE12_SHFT                                          0x17
#define HWIO_MSS_BP3_NOTCH12_BP3_NOTCHPOLE12_BMSK                                      0x700000
#define HWIO_MSS_BP3_NOTCH12_BP3_NOTCHPOLE12_SHFT                                          0x14
#define HWIO_MSS_BP3_NOTCH12_BP3_NOTCHFREQ12_BMSK                                       0xfffff
#define HWIO_MSS_BP3_NOTCH12_BP3_NOTCHFREQ12_SHFT                                           0x0

#define HWIO_MSS_BP4_CONFIG_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000500)
#define HWIO_MSS_BP4_CONFIG_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000500)
#define HWIO_MSS_BP4_CONFIG_RMSK                                                     0x7fffffff
#define HWIO_MSS_BP4_CONFIG_IN          \
        in_dword_masked(HWIO_MSS_BP4_CONFIG_ADDR, HWIO_MSS_BP4_CONFIG_RMSK)
#define HWIO_MSS_BP4_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_CONFIG_ADDR, m)
#define HWIO_MSS_BP4_CONFIG_OUT(v)      \
        out_dword(HWIO_MSS_BP4_CONFIG_ADDR,v)
#define HWIO_MSS_BP4_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP4_CONFIG_ADDR,m,v,HWIO_MSS_BP4_CONFIG_IN)
#define HWIO_MSS_BP4_CONFIG_BP4_SA_PROBE_BMSK                                        0x60000000
#define HWIO_MSS_BP4_CONFIG_BP4_SA_PROBE_SHFT                                              0x1d
#define HWIO_MSS_BP4_CONFIG_BP4_TESTINSEL_BMSK                                       0x10000000
#define HWIO_MSS_BP4_CONFIG_BP4_TESTINSEL_SHFT                                             0x1c
#define HWIO_MSS_BP4_CONFIG_BP4_TESTSEL_BMSK                                          0xe000000
#define HWIO_MSS_BP4_CONFIG_BP4_TESTSEL_SHFT                                               0x19
#define HWIO_MSS_BP4_CONFIG_BP4_TESTSEL_OFF_FVAL                                            0x0
#define HWIO_MSS_BP4_CONFIG_BP4_TESTSEL_P1_FVAL                                             0x1
#define HWIO_MSS_BP4_CONFIG_BP4_TESTSEL_P2_FVAL                                             0x2
#define HWIO_MSS_BP4_CONFIG_BP4_TESTSEL_P3_FVAL                                             0x3
#define HWIO_MSS_BP4_CONFIG_BP4_TESTSEL_P4_FVAL                                             0x4
#define HWIO_MSS_BP4_CONFIG_BP4_TESTSEL_P5_FVAL                                             0x5
#define HWIO_MSS_BP4_CONFIG_BP4_TESTSEL_P6_FVAL                                             0x6
#define HWIO_MSS_BP4_CONFIG_BP4_TESTSEL_P7_FVAL                                             0x7
#define HWIO_MSS_BP4_CONFIG_BP4_PREAMPLMON_EN_BMSK                                    0x1000000
#define HWIO_MSS_BP4_CONFIG_BP4_PREAMPLMON_EN_SHFT                                         0x18
#define HWIO_MSS_BP4_CONFIG_BP4_GAINSTEP_BMSK                                          0xf00000
#define HWIO_MSS_BP4_CONFIG_BP4_GAINSTEP_SHFT                                              0x14
#define HWIO_MSS_BP4_CONFIG_BP4_DCNOTCHPOLE_BMSK                                        0xe0000
#define HWIO_MSS_BP4_CONFIG_BP4_DCNOTCHPOLE_SHFT                                           0x11
#define HWIO_MSS_BP4_CONFIG_BP4_GAINALIGN_BMSK                                          0x10000
#define HWIO_MSS_BP4_CONFIG_BP4_GAINALIGN_SHFT                                             0x10
#define HWIO_MSS_BP4_CONFIG_BP4_MEANMONMODE_BMSK                                         0xc000
#define HWIO_MSS_BP4_CONFIG_BP4_MEANMONMODE_SHFT                                            0xe
#define HWIO_MSS_BP4_CONFIG_BP4_DCALIGN_BMSK                                             0x2000
#define HWIO_MSS_BP4_CONFIG_BP4_DCALIGN_SHFT                                                0xd
#define HWIO_MSS_BP4_CONFIG_BP4_AAF_EN_BMSK                                              0x1000
#define HWIO_MSS_BP4_CONFIG_BP4_AAF_EN_SHFT                                                 0xc
#define HWIO_MSS_BP4_CONFIG_BP4_RS_EN_BMSK                                                0x800
#define HWIO_MSS_BP4_CONFIG_BP4_RS_EN_SHFT                                                  0xb
#define HWIO_MSS_BP4_CONFIG_BP4_RS_LOAD_BMSK                                              0x400
#define HWIO_MSS_BP4_CONFIG_BP4_RS_LOAD_SHFT                                                0xa
#define HWIO_MSS_BP4_CONFIG_BP4_IF_TYPE_BMSK                                              0x200
#define HWIO_MSS_BP4_CONFIG_BP4_IF_TYPE_SHFT                                                0x9
#define HWIO_MSS_BP4_CONFIG_BP4_AUXSEL_BMSK                                               0x100
#define HWIO_MSS_BP4_CONFIG_BP4_AUXSEL_SHFT                                                 0x8
#define HWIO_MSS_BP4_CONFIG_BP4_ADCSEL_BMSK                                                0x80
#define HWIO_MSS_BP4_CONFIG_BP4_ADCSEL_SHFT                                                 0x7
#define HWIO_MSS_BP4_CONFIG_BP4_FORMAT_BMSK                                                0x60
#define HWIO_MSS_BP4_CONFIG_BP4_FORMAT_SHFT                                                 0x5
#define HWIO_MSS_BP4_CONFIG_BP4_FORMAT_NOCMF_FVAL                                           0x0
#define HWIO_MSS_BP4_CONFIG_BP4_FORMAT_L1_20_FVAL                                           0x1
#define HWIO_MSS_BP4_CONFIG_BP4_FORMAT_L1_24_FVAL                                           0x2
#define HWIO_MSS_BP4_CONFIG_BP4_FORMAT_L5_2_FVAL                                            0x3
#define HWIO_MSS_BP4_CONFIG_BP4_MODE_BMSK                                                  0x10
#define HWIO_MSS_BP4_CONFIG_BP4_MODE_SHFT                                                   0x4
#define HWIO_MSS_BP4_CONFIG_BP4_MODE_OFF_FVAL                                               0x0
#define HWIO_MSS_BP4_CONFIG_BP4_MODE_ON_FVAL                                                0x1
#define HWIO_MSS_BP4_CONFIG_BP4_RATE_BMSK                                                   0xc
#define HWIO_MSS_BP4_CONFIG_BP4_RATE_SHFT                                                   0x2
#define HWIO_MSS_BP4_CONFIG_BP4_RATE_OFF_FVAL                                               0x0
#define HWIO_MSS_BP4_CONFIG_BP4_RATE_R80_FVAL                                               0x1
#define HWIO_MSS_BP4_CONFIG_BP4_RATE_R72_FVAL                                               0x2
#define HWIO_MSS_BP4_CONFIG_BP4_RATE_OFF2_FVAL                                              0x3
#define HWIO_MSS_BP4_CONFIG_BP4_UPDATE_BMSK                                                 0x2
#define HWIO_MSS_BP4_CONFIG_BP4_UPDATE_SHFT                                                 0x1
#define HWIO_MSS_BP4_CONFIG_BP4_INIT_BMSK                                                   0x1
#define HWIO_MSS_BP4_CONFIG_BP4_INIT_SHFT                                                   0x0

#define HWIO_MSS_BP4_IF_FREQ_ADDR                                                    (MSS_NAV_REG_BASE      + 0x00000504)
#define HWIO_MSS_BP4_IF_FREQ_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x00000504)
#define HWIO_MSS_BP4_IF_FREQ_RMSK                                                     0x1ffffff
#define HWIO_MSS_BP4_IF_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP4_IF_FREQ_ADDR, HWIO_MSS_BP4_IF_FREQ_RMSK)
#define HWIO_MSS_BP4_IF_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_IF_FREQ_ADDR, m)
#define HWIO_MSS_BP4_IF_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP4_IF_FREQ_ADDR,v)
#define HWIO_MSS_BP4_IF_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP4_IF_FREQ_ADDR,m,v,HWIO_MSS_BP4_IF_FREQ_IN)
#define HWIO_MSS_BP4_IF_FREQ_BP4_INTDELAY_BMSK                                        0x1c00000
#define HWIO_MSS_BP4_IF_FREQ_BP4_INTDELAY_SHFT                                             0x16
#define HWIO_MSS_BP4_IF_FREQ_BP4_FRACDELAY_BMSK                                        0x3f0000
#define HWIO_MSS_BP4_IF_FREQ_BP4_FRACDELAY_SHFT                                            0x10
#define HWIO_MSS_BP4_IF_FREQ_BP4_IFFREQ_BMSK                                             0xffff
#define HWIO_MSS_BP4_IF_FREQ_BP4_IFFREQ_SHFT                                                0x0

#define HWIO_MSS_BP4_RS_RATE_ADDR                                                    (MSS_NAV_REG_BASE      + 0x00000508)
#define HWIO_MSS_BP4_RS_RATE_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x00000508)
#define HWIO_MSS_BP4_RS_RATE_RMSK                                                    0xffffffff
#define HWIO_MSS_BP4_RS_RATE_IN          \
        in_dword_masked(HWIO_MSS_BP4_RS_RATE_ADDR, HWIO_MSS_BP4_RS_RATE_RMSK)
#define HWIO_MSS_BP4_RS_RATE_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_RS_RATE_ADDR, m)
#define HWIO_MSS_BP4_RS_RATE_OUT(v)      \
        out_dword(HWIO_MSS_BP4_RS_RATE_ADDR,v)
#define HWIO_MSS_BP4_RS_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP4_RS_RATE_ADDR,m,v,HWIO_MSS_BP4_RS_RATE_IN)
#define HWIO_MSS_BP4_RS_RATE_BP4_RSRATE_BMSK                                         0xffffffff
#define HWIO_MSS_BP4_RS_RATE_BP4_RSRATE_SHFT                                                0x0

#define HWIO_MSS_BP4_OFFSET_ADDR                                                     (MSS_NAV_REG_BASE      + 0x0000050c)
#define HWIO_MSS_BP4_OFFSET_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x0000050c)
#define HWIO_MSS_BP4_OFFSET_RMSK                                                     0xffffffff
#define HWIO_MSS_BP4_OFFSET_IN          \
        in_dword_masked(HWIO_MSS_BP4_OFFSET_ADDR, HWIO_MSS_BP4_OFFSET_RMSK)
#define HWIO_MSS_BP4_OFFSET_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_OFFSET_ADDR, m)
#define HWIO_MSS_BP4_OFFSET_OUT(v)      \
        out_dword(HWIO_MSS_BP4_OFFSET_ADDR,v)
#define HWIO_MSS_BP4_OFFSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP4_OFFSET_ADDR,m,v,HWIO_MSS_BP4_OFFSET_IN)
#define HWIO_MSS_BP4_OFFSET_BP4_OFFSETQ_BMSK                                         0xffff0000
#define HWIO_MSS_BP4_OFFSET_BP4_OFFSETQ_SHFT                                               0x10
#define HWIO_MSS_BP4_OFFSET_BP4_OFFSETI_BMSK                                             0xffff
#define HWIO_MSS_BP4_OFFSET_BP4_OFFSETI_SHFT                                                0x0

#define HWIO_MSS_BP4_NOTCH1_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000510)
#define HWIO_MSS_BP4_NOTCH1_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000510)
#define HWIO_MSS_BP4_NOTCH1_RMSK                                                       0xffffff
#define HWIO_MSS_BP4_NOTCH1_IN          \
        in_dword_masked(HWIO_MSS_BP4_NOTCH1_ADDR, HWIO_MSS_BP4_NOTCH1_RMSK)
#define HWIO_MSS_BP4_NOTCH1_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_NOTCH1_ADDR, m)
#define HWIO_MSS_BP4_NOTCH1_OUT(v)      \
        out_dword(HWIO_MSS_BP4_NOTCH1_ADDR,v)
#define HWIO_MSS_BP4_NOTCH1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP4_NOTCH1_ADDR,m,v,HWIO_MSS_BP4_NOTCH1_IN)
#define HWIO_MSS_BP4_NOTCH1_BP4_NOTCHMODE1_BMSK                                        0x800000
#define HWIO_MSS_BP4_NOTCH1_BP4_NOTCHMODE1_SHFT                                            0x17
#define HWIO_MSS_BP4_NOTCH1_BP4_NOTCHPOLE1_BMSK                                        0x700000
#define HWIO_MSS_BP4_NOTCH1_BP4_NOTCHPOLE1_SHFT                                            0x14
#define HWIO_MSS_BP4_NOTCH1_BP4_NOTCHFREQ1_BMSK                                         0xfffff
#define HWIO_MSS_BP4_NOTCH1_BP4_NOTCHFREQ1_SHFT                                             0x0

#define HWIO_MSS_BP4_NOTCH2_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000514)
#define HWIO_MSS_BP4_NOTCH2_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000514)
#define HWIO_MSS_BP4_NOTCH2_RMSK                                                       0xffffff
#define HWIO_MSS_BP4_NOTCH2_IN          \
        in_dword_masked(HWIO_MSS_BP4_NOTCH2_ADDR, HWIO_MSS_BP4_NOTCH2_RMSK)
#define HWIO_MSS_BP4_NOTCH2_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_NOTCH2_ADDR, m)
#define HWIO_MSS_BP4_NOTCH2_OUT(v)      \
        out_dword(HWIO_MSS_BP4_NOTCH2_ADDR,v)
#define HWIO_MSS_BP4_NOTCH2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP4_NOTCH2_ADDR,m,v,HWIO_MSS_BP4_NOTCH2_IN)
#define HWIO_MSS_BP4_NOTCH2_BP4_NOTCHMODE2_BMSK                                        0x800000
#define HWIO_MSS_BP4_NOTCH2_BP4_NOTCHMODE2_SHFT                                            0x17
#define HWIO_MSS_BP4_NOTCH2_BP4_NOTCHPOLE2_BMSK                                        0x700000
#define HWIO_MSS_BP4_NOTCH2_BP4_NOTCHPOLE2_SHFT                                            0x14
#define HWIO_MSS_BP4_NOTCH2_BP4_NOTCHFREQ2_BMSK                                         0xfffff
#define HWIO_MSS_BP4_NOTCH2_BP4_NOTCHFREQ2_SHFT                                             0x0

#define HWIO_MSS_BP4_NOTCH3_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000518)
#define HWIO_MSS_BP4_NOTCH3_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000518)
#define HWIO_MSS_BP4_NOTCH3_RMSK                                                       0xffffff
#define HWIO_MSS_BP4_NOTCH3_IN          \
        in_dword_masked(HWIO_MSS_BP4_NOTCH3_ADDR, HWIO_MSS_BP4_NOTCH3_RMSK)
#define HWIO_MSS_BP4_NOTCH3_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_NOTCH3_ADDR, m)
#define HWIO_MSS_BP4_NOTCH3_OUT(v)      \
        out_dword(HWIO_MSS_BP4_NOTCH3_ADDR,v)
#define HWIO_MSS_BP4_NOTCH3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP4_NOTCH3_ADDR,m,v,HWIO_MSS_BP4_NOTCH3_IN)
#define HWIO_MSS_BP4_NOTCH3_BP4_NOTCHMODE3_BMSK                                        0x800000
#define HWIO_MSS_BP4_NOTCH3_BP4_NOTCHMODE3_SHFT                                            0x17
#define HWIO_MSS_BP4_NOTCH3_BP4_NOTCHPOLE3_BMSK                                        0x700000
#define HWIO_MSS_BP4_NOTCH3_BP4_NOTCHPOLE3_SHFT                                            0x14
#define HWIO_MSS_BP4_NOTCH3_BP4_NOTCHFREQ3_BMSK                                         0xfffff
#define HWIO_MSS_BP4_NOTCH3_BP4_NOTCHFREQ3_SHFT                                             0x0

#define HWIO_MSS_BP4_NOTCH4_ADDR                                                     (MSS_NAV_REG_BASE      + 0x0000051c)
#define HWIO_MSS_BP4_NOTCH4_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x0000051c)
#define HWIO_MSS_BP4_NOTCH4_RMSK                                                       0xffffff
#define HWIO_MSS_BP4_NOTCH4_IN          \
        in_dword_masked(HWIO_MSS_BP4_NOTCH4_ADDR, HWIO_MSS_BP4_NOTCH4_RMSK)
#define HWIO_MSS_BP4_NOTCH4_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_NOTCH4_ADDR, m)
#define HWIO_MSS_BP4_NOTCH4_OUT(v)      \
        out_dword(HWIO_MSS_BP4_NOTCH4_ADDR,v)
#define HWIO_MSS_BP4_NOTCH4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP4_NOTCH4_ADDR,m,v,HWIO_MSS_BP4_NOTCH4_IN)
#define HWIO_MSS_BP4_NOTCH4_BP4_NOTCHMODE4_BMSK                                        0x800000
#define HWIO_MSS_BP4_NOTCH4_BP4_NOTCHMODE4_SHFT                                            0x17
#define HWIO_MSS_BP4_NOTCH4_BP4_NOTCHPOLE4_BMSK                                        0x700000
#define HWIO_MSS_BP4_NOTCH4_BP4_NOTCHPOLE4_SHFT                                            0x14
#define HWIO_MSS_BP4_NOTCH4_BP4_NOTCHFREQ4_BMSK                                         0xfffff
#define HWIO_MSS_BP4_NOTCH4_BP4_NOTCHFREQ4_SHFT                                             0x0

#define HWIO_MSS_BP4_NOTCH5_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000520)
#define HWIO_MSS_BP4_NOTCH5_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000520)
#define HWIO_MSS_BP4_NOTCH5_RMSK                                                       0xffffff
#define HWIO_MSS_BP4_NOTCH5_IN          \
        in_dword_masked(HWIO_MSS_BP4_NOTCH5_ADDR, HWIO_MSS_BP4_NOTCH5_RMSK)
#define HWIO_MSS_BP4_NOTCH5_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_NOTCH5_ADDR, m)
#define HWIO_MSS_BP4_NOTCH5_OUT(v)      \
        out_dword(HWIO_MSS_BP4_NOTCH5_ADDR,v)
#define HWIO_MSS_BP4_NOTCH5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP4_NOTCH5_ADDR,m,v,HWIO_MSS_BP4_NOTCH5_IN)
#define HWIO_MSS_BP4_NOTCH5_BP4_NOTCHMODE5_BMSK                                        0x800000
#define HWIO_MSS_BP4_NOTCH5_BP4_NOTCHMODE5_SHFT                                            0x17
#define HWIO_MSS_BP4_NOTCH5_BP4_NOTCHPOLE5_BMSK                                        0x700000
#define HWIO_MSS_BP4_NOTCH5_BP4_NOTCHPOLE5_SHFT                                            0x14
#define HWIO_MSS_BP4_NOTCH5_BP4_NOTCHFREQ5_BMSK                                         0xfffff
#define HWIO_MSS_BP4_NOTCH5_BP4_NOTCHFREQ5_SHFT                                             0x0

#define HWIO_MSS_BP4_NOTCH6_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000524)
#define HWIO_MSS_BP4_NOTCH6_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000524)
#define HWIO_MSS_BP4_NOTCH6_RMSK                                                       0xffffff
#define HWIO_MSS_BP4_NOTCH6_IN          \
        in_dword_masked(HWIO_MSS_BP4_NOTCH6_ADDR, HWIO_MSS_BP4_NOTCH6_RMSK)
#define HWIO_MSS_BP4_NOTCH6_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_NOTCH6_ADDR, m)
#define HWIO_MSS_BP4_NOTCH6_OUT(v)      \
        out_dword(HWIO_MSS_BP4_NOTCH6_ADDR,v)
#define HWIO_MSS_BP4_NOTCH6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP4_NOTCH6_ADDR,m,v,HWIO_MSS_BP4_NOTCH6_IN)
#define HWIO_MSS_BP4_NOTCH6_BP4_NOTCHMODE6_BMSK                                        0x800000
#define HWIO_MSS_BP4_NOTCH6_BP4_NOTCHMODE6_SHFT                                            0x17
#define HWIO_MSS_BP4_NOTCH6_BP4_NOTCHPOLE6_BMSK                                        0x700000
#define HWIO_MSS_BP4_NOTCH6_BP4_NOTCHPOLE6_SHFT                                            0x14
#define HWIO_MSS_BP4_NOTCH6_BP4_NOTCHFREQ6_BMSK                                         0xfffff
#define HWIO_MSS_BP4_NOTCH6_BP4_NOTCHFREQ6_SHFT                                             0x0

#define HWIO_MSS_BP4_EQ_COEF_REAL_ADDR                                               (MSS_NAV_REG_BASE      + 0x00000528)
#define HWIO_MSS_BP4_EQ_COEF_REAL_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x00000528)
#define HWIO_MSS_BP4_EQ_COEF_REAL_RMSK                                                 0xffffff
#define HWIO_MSS_BP4_EQ_COEF_REAL_IN          \
        in_dword_masked(HWIO_MSS_BP4_EQ_COEF_REAL_ADDR, HWIO_MSS_BP4_EQ_COEF_REAL_RMSK)
#define HWIO_MSS_BP4_EQ_COEF_REAL_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_EQ_COEF_REAL_ADDR, m)
#define HWIO_MSS_BP4_EQ_COEF_REAL_OUT(v)      \
        out_dword(HWIO_MSS_BP4_EQ_COEF_REAL_ADDR,v)
#define HWIO_MSS_BP4_EQ_COEF_REAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP4_EQ_COEF_REAL_ADDR,m,v,HWIO_MSS_BP4_EQ_COEF_REAL_IN)
#define HWIO_MSS_BP4_EQ_COEF_REAL_BP4_EQCOEF3I_BMSK                                    0xff0000
#define HWIO_MSS_BP4_EQ_COEF_REAL_BP4_EQCOEF3I_SHFT                                        0x10
#define HWIO_MSS_BP4_EQ_COEF_REAL_BP4_EQCOEF2I_BMSK                                      0xff00
#define HWIO_MSS_BP4_EQ_COEF_REAL_BP4_EQCOEF2I_SHFT                                         0x8
#define HWIO_MSS_BP4_EQ_COEF_REAL_BP4_EQCOEF1I_BMSK                                        0xff
#define HWIO_MSS_BP4_EQ_COEF_REAL_BP4_EQCOEF1I_SHFT                                         0x0

#define HWIO_MSS_BP4_EQ_COEF_IMAG_ADDR                                               (MSS_NAV_REG_BASE      + 0x0000052c)
#define HWIO_MSS_BP4_EQ_COEF_IMAG_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x0000052c)
#define HWIO_MSS_BP4_EQ_COEF_IMAG_RMSK                                                 0xffffff
#define HWIO_MSS_BP4_EQ_COEF_IMAG_IN          \
        in_dword_masked(HWIO_MSS_BP4_EQ_COEF_IMAG_ADDR, HWIO_MSS_BP4_EQ_COEF_IMAG_RMSK)
#define HWIO_MSS_BP4_EQ_COEF_IMAG_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_EQ_COEF_IMAG_ADDR, m)
#define HWIO_MSS_BP4_EQ_COEF_IMAG_OUT(v)      \
        out_dword(HWIO_MSS_BP4_EQ_COEF_IMAG_ADDR,v)
#define HWIO_MSS_BP4_EQ_COEF_IMAG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP4_EQ_COEF_IMAG_ADDR,m,v,HWIO_MSS_BP4_EQ_COEF_IMAG_IN)
#define HWIO_MSS_BP4_EQ_COEF_IMAG_BP4_EQCOEF3Q_BMSK                                    0xff0000
#define HWIO_MSS_BP4_EQ_COEF_IMAG_BP4_EQCOEF3Q_SHFT                                        0x10
#define HWIO_MSS_BP4_EQ_COEF_IMAG_BP4_EQCOEF2Q_BMSK                                      0xff00
#define HWIO_MSS_BP4_EQ_COEF_IMAG_BP4_EQCOEF2Q_SHFT                                         0x8
#define HWIO_MSS_BP4_EQ_COEF_IMAG_BP4_EQCOEF1Q_BMSK                                        0xff
#define HWIO_MSS_BP4_EQ_COEF_IMAG_BP4_EQCOEF1Q_SHFT                                         0x0

#define HWIO_MSS_BP4_FREQ_ADDR                                                       (MSS_NAV_REG_BASE      + 0x00000530)
#define HWIO_MSS_BP4_FREQ_OFFS                                                       (MSS_NAV_REG_BASE_OFFS + 0x00000530)
#define HWIO_MSS_BP4_FREQ_RMSK                                                       0xffffffff
#define HWIO_MSS_BP4_FREQ_IN          \
        in_dword_masked(HWIO_MSS_BP4_FREQ_ADDR, HWIO_MSS_BP4_FREQ_RMSK)
#define HWIO_MSS_BP4_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_FREQ_ADDR, m)
#define HWIO_MSS_BP4_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_BP4_FREQ_ADDR,v)
#define HWIO_MSS_BP4_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP4_FREQ_ADDR,m,v,HWIO_MSS_BP4_FREQ_IN)
#define HWIO_MSS_BP4_FREQ_BP4_FREQ_BMSK                                              0xffffffff
#define HWIO_MSS_BP4_FREQ_BP4_FREQ_SHFT                                                     0x0

#define HWIO_MSS_BP4_THRESH_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000534)
#define HWIO_MSS_BP4_THRESH_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000534)
#define HWIO_MSS_BP4_THRESH_RMSK                                                         0xffff
#define HWIO_MSS_BP4_THRESH_IN          \
        in_dword_masked(HWIO_MSS_BP4_THRESH_ADDR, HWIO_MSS_BP4_THRESH_RMSK)
#define HWIO_MSS_BP4_THRESH_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_THRESH_ADDR, m)
#define HWIO_MSS_BP4_THRESH_OUT(v)      \
        out_dword(HWIO_MSS_BP4_THRESH_ADDR,v)
#define HWIO_MSS_BP4_THRESH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP4_THRESH_ADDR,m,v,HWIO_MSS_BP4_THRESH_IN)
#define HWIO_MSS_BP4_THRESH_BP4_THRESHQ_BMSK                                             0xff00
#define HWIO_MSS_BP4_THRESH_BP4_THRESHQ_SHFT                                                0x8
#define HWIO_MSS_BP4_THRESH_BP4_THRESHI_BMSK                                               0xff
#define HWIO_MSS_BP4_THRESH_BP4_THRESHI_SHFT                                                0x0

#define HWIO_MSS_BP4_RS_PHASE_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000538)
#define HWIO_MSS_BP4_RS_PHASE_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000538)
#define HWIO_MSS_BP4_RS_PHASE_RMSK                                                   0xffffffff
#define HWIO_MSS_BP4_RS_PHASE_IN          \
        in_dword_masked(HWIO_MSS_BP4_RS_PHASE_ADDR, HWIO_MSS_BP4_RS_PHASE_RMSK)
#define HWIO_MSS_BP4_RS_PHASE_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_RS_PHASE_ADDR, m)
#define HWIO_MSS_BP4_RS_PHASE_OUT(v)      \
        out_dword(HWIO_MSS_BP4_RS_PHASE_ADDR,v)
#define HWIO_MSS_BP4_RS_PHASE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP4_RS_PHASE_ADDR,m,v,HWIO_MSS_BP4_RS_PHASE_IN)
#define HWIO_MSS_BP4_RS_PHASE_BP4_RSPHASE_BMSK                                       0xffffffff
#define HWIO_MSS_BP4_RS_PHASE_BP4_RSPHASE_SHFT                                              0x0

#define HWIO_MSS_BP4_PRE_AMPL_MON_ADDR                                               (MSS_NAV_REG_BASE      + 0x0000053c)
#define HWIO_MSS_BP4_PRE_AMPL_MON_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x0000053c)
#define HWIO_MSS_BP4_PRE_AMPL_MON_RMSK                                               0xffffffff
#define HWIO_MSS_BP4_PRE_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP4_PRE_AMPL_MON_ADDR, HWIO_MSS_BP4_PRE_AMPL_MON_RMSK)
#define HWIO_MSS_BP4_PRE_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_PRE_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP4_PRE_AMPL_MON_BP4_PREAMPLMONQ_BMSK                               0xffff0000
#define HWIO_MSS_BP4_PRE_AMPL_MON_BP4_PREAMPLMONQ_SHFT                                     0x10
#define HWIO_MSS_BP4_PRE_AMPL_MON_BP4_PREAMPLMONI_BMSK                                   0xffff
#define HWIO_MSS_BP4_PRE_AMPL_MON_BP4_PREAMPLMONI_SHFT                                      0x0

#define HWIO_MSS_BP4_MEAN_MON_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000540)
#define HWIO_MSS_BP4_MEAN_MON_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000540)
#define HWIO_MSS_BP4_MEAN_MON_RMSK                                                   0xffffffff
#define HWIO_MSS_BP4_MEAN_MON_IN          \
        in_dword_masked(HWIO_MSS_BP4_MEAN_MON_ADDR, HWIO_MSS_BP4_MEAN_MON_RMSK)
#define HWIO_MSS_BP4_MEAN_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_MEAN_MON_ADDR, m)
#define HWIO_MSS_BP4_MEAN_MON_BP4_MEANMONQ_BMSK                                      0xffff0000
#define HWIO_MSS_BP4_MEAN_MON_BP4_MEANMONQ_SHFT                                            0x10
#define HWIO_MSS_BP4_MEAN_MON_BP4_MEANMONI_BMSK                                          0xffff
#define HWIO_MSS_BP4_MEAN_MON_BP4_MEANMONI_SHFT                                             0x0

#define HWIO_MSS_BP4_AMPL_MON_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000544)
#define HWIO_MSS_BP4_AMPL_MON_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000544)
#define HWIO_MSS_BP4_AMPL_MON_RMSK                                                     0x3fffff
#define HWIO_MSS_BP4_AMPL_MON_IN          \
        in_dword_masked(HWIO_MSS_BP4_AMPL_MON_ADDR, HWIO_MSS_BP4_AMPL_MON_RMSK)
#define HWIO_MSS_BP4_AMPL_MON_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_AMPL_MON_ADDR, m)
#define HWIO_MSS_BP4_AMPL_MON_BP4_AMPLMONQ_BMSK                                        0x3ff800
#define HWIO_MSS_BP4_AMPL_MON_BP4_AMPLMONQ_SHFT                                             0xb
#define HWIO_MSS_BP4_AMPL_MON_BP4_AMPLMONI_BMSK                                           0x7ff
#define HWIO_MSS_BP4_AMPL_MON_BP4_AMPLMONI_SHFT                                             0x0

#define HWIO_MSS_BP4_PRE_NOTCH_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000548)
#define HWIO_MSS_BP4_PRE_NOTCH_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000548)
#define HWIO_MSS_BP4_PRE_NOTCH_RMSK                                                    0xffffff
#define HWIO_MSS_BP4_PRE_NOTCH_IN          \
        in_dword_masked(HWIO_MSS_BP4_PRE_NOTCH_ADDR, HWIO_MSS_BP4_PRE_NOTCH_RMSK)
#define HWIO_MSS_BP4_PRE_NOTCH_INM(m)      \
        in_dword_masked(HWIO_MSS_BP4_PRE_NOTCH_ADDR, m)
#define HWIO_MSS_BP4_PRE_NOTCH_OUT(v)      \
        out_dword(HWIO_MSS_BP4_PRE_NOTCH_ADDR,v)
#define HWIO_MSS_BP4_PRE_NOTCH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_BP4_PRE_NOTCH_ADDR,m,v,HWIO_MSS_BP4_PRE_NOTCH_IN)
#define HWIO_MSS_BP4_PRE_NOTCH_BP4_PRENOTCHMODE_BMSK                                   0x800000
#define HWIO_MSS_BP4_PRE_NOTCH_BP4_PRENOTCHMODE_SHFT                                       0x17
#define HWIO_MSS_BP4_PRE_NOTCH_BP4_PRENOTCHPOLE_BMSK                                   0x700000
#define HWIO_MSS_BP4_PRE_NOTCH_BP4_PRENOTCHPOLE_SHFT                                       0x14
#define HWIO_MSS_BP4_PRE_NOTCH_BP4_PRENOTCHFREQ_BMSK                                    0xfffff
#define HWIO_MSS_BP4_PRE_NOTCH_BP4_PRENOTCHFREQ_SHFT                                        0x0

#define HWIO_MSS_LTE1_CONFIG_ADDR                                                    (MSS_NAV_REG_BASE      + 0x000002e0)
#define HWIO_MSS_LTE1_CONFIG_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x000002e0)
#define HWIO_MSS_LTE1_CONFIG_RMSK                                                          0x3f
#define HWIO_MSS_LTE1_CONFIG_IN          \
        in_dword_masked(HWIO_MSS_LTE1_CONFIG_ADDR, HWIO_MSS_LTE1_CONFIG_RMSK)
#define HWIO_MSS_LTE1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MSS_LTE1_CONFIG_ADDR, m)
#define HWIO_MSS_LTE1_CONFIG_OUT(v)      \
        out_dword(HWIO_MSS_LTE1_CONFIG_ADDR,v)
#define HWIO_MSS_LTE1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_LTE1_CONFIG_ADDR,m,v,HWIO_MSS_LTE1_CONFIG_IN)
#define HWIO_MSS_LTE1_CONFIG_LTE1_TAPS_BMSK                                                0x30
#define HWIO_MSS_LTE1_CONFIG_LTE1_TAPS_SHFT                                                 0x4
#define HWIO_MSS_LTE1_CONFIG_LTE1_TAPS_TAP32_24_FVAL                                        0x0
#define HWIO_MSS_LTE1_CONFIG_LTE1_TAPS_TAP34_26_FVAL                                        0x1
#define HWIO_MSS_LTE1_CONFIG_LTE1_TAPS_TAP30_22_FVAL                                        0x2
#define HWIO_MSS_LTE1_CONFIG_LTE1_TAPS_TAP16_12_FVAL                                        0x3
#define HWIO_MSS_LTE1_CONFIG_LTE1_FILT_EN_BMSK                                              0x8
#define HWIO_MSS_LTE1_CONFIG_LTE1_FILT_EN_SHFT                                              0x3
#define HWIO_MSS_LTE1_CONFIG_LTE1_FILT_EN_OFF_FVAL                                          0x0
#define HWIO_MSS_LTE1_CONFIG_LTE1_FILT_EN_ON_FVAL                                           0x1
#define HWIO_MSS_LTE1_CONFIG_LTE1_IFD_EN_BMSK                                               0x4
#define HWIO_MSS_LTE1_CONFIG_LTE1_IFD_EN_SHFT                                               0x2
#define HWIO_MSS_LTE1_CONFIG_LTE1_IFD_EN_OFF_FVAL                                           0x0
#define HWIO_MSS_LTE1_CONFIG_LTE1_IFD_EN_ON_FVAL                                            0x1
#define HWIO_MSS_LTE1_CONFIG_LTE1_UPDATE_BMSK                                               0x2
#define HWIO_MSS_LTE1_CONFIG_LTE1_UPDATE_SHFT                                               0x1
#define HWIO_MSS_LTE1_CONFIG_LTE1_INIT_BMSK                                                 0x1
#define HWIO_MSS_LTE1_CONFIG_LTE1_INIT_SHFT                                                 0x0
#define HWIO_MSS_LTE1_CONFIG_LTE1_INIT_NO_FVAL                                              0x0
#define HWIO_MSS_LTE1_CONFIG_LTE1_INIT_YES_FVAL                                             0x1

#define HWIO_MSS_LTE1_IF_FREQ_ADDR                                                   (MSS_NAV_REG_BASE      + 0x000002e4)
#define HWIO_MSS_LTE1_IF_FREQ_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x000002e4)
#define HWIO_MSS_LTE1_IF_FREQ_RMSK                                                       0xffff
#define HWIO_MSS_LTE1_IF_FREQ_IN          \
        in_dword_masked(HWIO_MSS_LTE1_IF_FREQ_ADDR, HWIO_MSS_LTE1_IF_FREQ_RMSK)
#define HWIO_MSS_LTE1_IF_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_LTE1_IF_FREQ_ADDR, m)
#define HWIO_MSS_LTE1_IF_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_LTE1_IF_FREQ_ADDR,v)
#define HWIO_MSS_LTE1_IF_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_LTE1_IF_FREQ_ADDR,m,v,HWIO_MSS_LTE1_IF_FREQ_IN)
#define HWIO_MSS_LTE1_IF_FREQ_LTE1_IFFREQ_BMSK                                           0xffff
#define HWIO_MSS_LTE1_IF_FREQ_LTE1_IFFREQ_SHFT                                              0x0

#define HWIO_MSS_LTE3_CONFIG_ADDR                                                    (MSS_NAV_REG_BASE      + 0x000004e0)
#define HWIO_MSS_LTE3_CONFIG_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x000004e0)
#define HWIO_MSS_LTE3_CONFIG_RMSK                                                          0x1f
#define HWIO_MSS_LTE3_CONFIG_IN          \
        in_dword_masked(HWIO_MSS_LTE3_CONFIG_ADDR, HWIO_MSS_LTE3_CONFIG_RMSK)
#define HWIO_MSS_LTE3_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MSS_LTE3_CONFIG_ADDR, m)
#define HWIO_MSS_LTE3_CONFIG_OUT(v)      \
        out_dword(HWIO_MSS_LTE3_CONFIG_ADDR,v)
#define HWIO_MSS_LTE3_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_LTE3_CONFIG_ADDR,m,v,HWIO_MSS_LTE3_CONFIG_IN)
#define HWIO_MSS_LTE3_CONFIG_LTE3_TAPS_BMSK                                                0x10
#define HWIO_MSS_LTE3_CONFIG_LTE3_TAPS_SHFT                                                 0x4
#define HWIO_MSS_LTE3_CONFIG_LTE3_TAPS_TAP10_8_FVAL                                         0x0
#define HWIO_MSS_LTE3_CONFIG_LTE3_TAPS_TAP5_4_FVAL                                          0x1
#define HWIO_MSS_LTE3_CONFIG_LTE3_FILT_EN_BMSK                                              0x8
#define HWIO_MSS_LTE3_CONFIG_LTE3_FILT_EN_SHFT                                              0x3
#define HWIO_MSS_LTE3_CONFIG_LTE3_FILT_EN_OFF_FVAL                                          0x0
#define HWIO_MSS_LTE3_CONFIG_LTE3_FILT_EN_ON_FVAL                                           0x1
#define HWIO_MSS_LTE3_CONFIG_LTE3_IFD_EN_BMSK                                               0x4
#define HWIO_MSS_LTE3_CONFIG_LTE3_IFD_EN_SHFT                                               0x2
#define HWIO_MSS_LTE3_CONFIG_LTE3_IFD_EN_OFF_FVAL                                           0x0
#define HWIO_MSS_LTE3_CONFIG_LTE3_IFD_EN_ON_FVAL                                            0x1
#define HWIO_MSS_LTE3_CONFIG_LTE3_UPDATE_BMSK                                               0x2
#define HWIO_MSS_LTE3_CONFIG_LTE3_UPDATE_SHFT                                               0x1
#define HWIO_MSS_LTE3_CONFIG_LTE3_INIT_BMSK                                                 0x1
#define HWIO_MSS_LTE3_CONFIG_LTE3_INIT_SHFT                                                 0x0
#define HWIO_MSS_LTE3_CONFIG_LTE3_INIT_NO_FVAL                                              0x0
#define HWIO_MSS_LTE3_CONFIG_LTE3_INIT_YES_FVAL                                             0x1

#define HWIO_MSS_LTE3_IF_FREQ_ADDR                                                   (MSS_NAV_REG_BASE      + 0x000004e4)
#define HWIO_MSS_LTE3_IF_FREQ_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x000004e4)
#define HWIO_MSS_LTE3_IF_FREQ_RMSK                                                       0xffff
#define HWIO_MSS_LTE3_IF_FREQ_IN          \
        in_dword_masked(HWIO_MSS_LTE3_IF_FREQ_ADDR, HWIO_MSS_LTE3_IF_FREQ_RMSK)
#define HWIO_MSS_LTE3_IF_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_LTE3_IF_FREQ_ADDR, m)
#define HWIO_MSS_LTE3_IF_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_LTE3_IF_FREQ_ADDR,v)
#define HWIO_MSS_LTE3_IF_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_LTE3_IF_FREQ_ADDR,m,v,HWIO_MSS_LTE3_IF_FREQ_IN)
#define HWIO_MSS_LTE3_IF_FREQ_LTE3_IFFREQ_BMSK                                           0xffff
#define HWIO_MSS_LTE3_IF_FREQ_LTE3_IFFREQ_SHFT                                              0x0

#define HWIO_MSS_TSG_CMD0_ADDR                                                       (MSS_NAV_REG_BASE      + 0x00000100)
#define HWIO_MSS_TSG_CMD0_OFFS                                                       (MSS_NAV_REG_BASE_OFFS + 0x00000100)
#define HWIO_MSS_TSG_CMD0_RMSK                                                              0xf
#define HWIO_MSS_TSG_CMD0_IN          \
        in_dword_masked(HWIO_MSS_TSG_CMD0_ADDR, HWIO_MSS_TSG_CMD0_RMSK)
#define HWIO_MSS_TSG_CMD0_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_CMD0_ADDR, m)
#define HWIO_MSS_TSG_CMD0_OUT(v)      \
        out_dword(HWIO_MSS_TSG_CMD0_ADDR,v)
#define HWIO_MSS_TSG_CMD0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_CMD0_ADDR,m,v,HWIO_MSS_TSG_CMD0_IN)
#define HWIO_MSS_TSG_CMD0_TSG_TESTSEL_BMSK                                                  0xe
#define HWIO_MSS_TSG_CMD0_TSG_TESTSEL_SHFT                                                  0x1
#define HWIO_MSS_TSG_CMD0_TSG_TESTSEL_OFF_FVAL                                              0x0
#define HWIO_MSS_TSG_CMD0_TSG_TESTSEL_P1_FVAL                                               0x1
#define HWIO_MSS_TSG_CMD0_TSG_TESTSEL_P2_FVAL                                               0x2
#define HWIO_MSS_TSG_CMD0_TSG_TESTSEL_P3_FVAL                                               0x3
#define HWIO_MSS_TSG_CMD0_TSG_TESTSEL_P4_FVAL                                               0x4
#define HWIO_MSS_TSG_CMD0_TSG_TESTSEL_P5_FVAL                                               0x5
#define HWIO_MSS_TSG_CMD0_TSG_TESTSEL_P6_FVAL                                               0x6
#define HWIO_MSS_TSG_CMD0_TSG_TESTSEL_P7_FVAL                                               0x7
#define HWIO_MSS_TSG_CMD0_TSG_INIT_BMSK                                                     0x1
#define HWIO_MSS_TSG_CMD0_TSG_INIT_SHFT                                                     0x0
#define HWIO_MSS_TSG_CMD0_TSG_INIT_NO_FVAL                                                  0x0
#define HWIO_MSS_TSG_CMD0_TSG_INIT_YES_FVAL                                                 0x1

#define HWIO_MSS_TSG_CH1_CONFIG_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00000104)
#define HWIO_MSS_TSG_CH1_CONFIG_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00000104)
#define HWIO_MSS_TSG_CH1_CONFIG_RMSK                                                    0xfffff
#define HWIO_MSS_TSG_CH1_CONFIG_IN          \
        in_dword_masked(HWIO_MSS_TSG_CH1_CONFIG_ADDR, HWIO_MSS_TSG_CH1_CONFIG_RMSK)
#define HWIO_MSS_TSG_CH1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_CH1_CONFIG_ADDR, m)
#define HWIO_MSS_TSG_CH1_CONFIG_OUT(v)      \
        out_dword(HWIO_MSS_TSG_CH1_CONFIG_ADDR,v)
#define HWIO_MSS_TSG_CH1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_CH1_CONFIG_ADDR,m,v,HWIO_MSS_TSG_CH1_CONFIG_IN)
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_NO_OVERLAY_BMSK                                 0x80000
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_NO_OVERLAY_SHFT                                    0x13
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_NO_OVERLAY_NO_FVAL                                  0x0
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_NO_OVERLAY_YES_FVAL                                 0x1
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_SNR_BMSK                                        0x70000
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_SNR_SHFT                                           0x10
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_MODLEV_BMSK                                      0xe000
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_MODLEV_SHFT                                         0xd
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_PILOTBIT_BMSK                                    0x1000
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_PILOTBIT_SHFT                                       0xc
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_DATABIT_BMSK                                      0x800
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_DATABIT_SHFT                                        0xb
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_MEANDER_BMSK                                      0x400
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_MEANDER_SHFT                                        0xa
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_DATATYPE_BMSK                                     0x300
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_DATATYPE_SHFT                                       0x8
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_DATATYPE_PROG1_FVAL                                 0x0
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_DATATYPE_PROG20_FVAL                                0x1
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_DATATYPE_TOGGLE_FVAL                                0x2
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_DATATYPE_RANDOM_FVAL                                0x3
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_CONSTCODE_BMSK                                     0xc0
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_CONSTCODE_SHFT                                      0x6
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_CONSTCODE_NO_FVAL                                   0x0
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_CONSTCODE_ONE_FVAL                                  0x1
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_CONSTCODE_ZERO_FVAL                                 0x2
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_CONSTCODE_NO2_FVAL                                  0x3
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_RS_EN_BMSK                                         0x20
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_RS_EN_SHFT                                          0x5
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_RS_EN_OFF_FVAL                                      0x0
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_RS_EN_ON_FVAL                                       0x1
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_RATE_BMSK                                          0x18
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_RATE_SHFT                                           0x3
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_RATE_OFF_FVAL                                       0x0
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_RATE_FULL_FVAL                                      0x1
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_RATE_HALF_FVAL                                      0x2
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_RATE_QTR_FVAL                                       0x3
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_MODE_BMSK                                           0x7
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_MODE_SHFT                                           0x0
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_MODE_OFF_FVAL                                       0x0
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_MODE_L1_FVAL                                        0x1
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_MODE_R1_FVAL                                        0x2
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_MODE_L1C_FVAL                                       0x3
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_MODE_L2C_FVAL                                       0x4
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_MODE_L5_FVAL                                        0x5
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_MODE_E1_FVAL                                        0x6
#define HWIO_MSS_TSG_CH1_CONFIG_TSG_CH1_MODE_B1_FVAL                                        0x7

#define HWIO_MSS_TSG_CH1_RS_RATE_ADDR                                                (MSS_NAV_REG_BASE      + 0x00000108)
#define HWIO_MSS_TSG_CH1_RS_RATE_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x00000108)
#define HWIO_MSS_TSG_CH1_RS_RATE_RMSK                                                0xffffffff
#define HWIO_MSS_TSG_CH1_RS_RATE_IN          \
        in_dword_masked(HWIO_MSS_TSG_CH1_RS_RATE_ADDR, HWIO_MSS_TSG_CH1_RS_RATE_RMSK)
#define HWIO_MSS_TSG_CH1_RS_RATE_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_CH1_RS_RATE_ADDR, m)
#define HWIO_MSS_TSG_CH1_RS_RATE_OUT(v)      \
        out_dword(HWIO_MSS_TSG_CH1_RS_RATE_ADDR,v)
#define HWIO_MSS_TSG_CH1_RS_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_CH1_RS_RATE_ADDR,m,v,HWIO_MSS_TSG_CH1_RS_RATE_IN)
#define HWIO_MSS_TSG_CH1_RS_RATE_TSG_CH1_RSRATE_BMSK                                 0xffffffff
#define HWIO_MSS_TSG_CH1_RS_RATE_TSG_CH1_RSRATE_SHFT                                        0x0

#define HWIO_MSS_TSG_CH1_INIT_COUNT_ADDR                                             (MSS_NAV_REG_BASE      + 0x0000010c)
#define HWIO_MSS_TSG_CH1_INIT_COUNT_OFFS                                             (MSS_NAV_REG_BASE_OFFS + 0x0000010c)
#define HWIO_MSS_TSG_CH1_INIT_COUNT_RMSK                                              0x7ffffff
#define HWIO_MSS_TSG_CH1_INIT_COUNT_IN          \
        in_dword_masked(HWIO_MSS_TSG_CH1_INIT_COUNT_ADDR, HWIO_MSS_TSG_CH1_INIT_COUNT_RMSK)
#define HWIO_MSS_TSG_CH1_INIT_COUNT_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_CH1_INIT_COUNT_ADDR, m)
#define HWIO_MSS_TSG_CH1_INIT_COUNT_OUT(v)      \
        out_dword(HWIO_MSS_TSG_CH1_INIT_COUNT_ADDR,v)
#define HWIO_MSS_TSG_CH1_INIT_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_CH1_INIT_COUNT_ADDR,m,v,HWIO_MSS_TSG_CH1_INIT_COUNT_IN)
#define HWIO_MSS_TSG_CH1_INIT_COUNT_TSG_CH1_INITSEGMENT_BMSK                          0x7c00000
#define HWIO_MSS_TSG_CH1_INIT_COUNT_TSG_CH1_INITSEGMENT_SHFT                               0x16
#define HWIO_MSS_TSG_CH1_INIT_COUNT_TSG_CH1_INITFRAME_BMSK                             0x3e0000
#define HWIO_MSS_TSG_CH1_INIT_COUNT_TSG_CH1_INITFRAME_SHFT                                 0x11
#define HWIO_MSS_TSG_CH1_INIT_COUNT_TSG_CH1_INITCHIP_BMSK                               0x1ff80
#define HWIO_MSS_TSG_CH1_INIT_COUNT_TSG_CH1_INITCHIP_SHFT                                   0x7
#define HWIO_MSS_TSG_CH1_INIT_COUNT_TSG_CH1_INITSAMPLE_BMSK                                0x7f
#define HWIO_MSS_TSG_CH1_INIT_COUNT_TSG_CH1_INITSAMPLE_SHFT                                 0x0

#define HWIO_MSS_TSG_CH1_FREQ_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000110)
#define HWIO_MSS_TSG_CH1_FREQ_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000110)
#define HWIO_MSS_TSG_CH1_FREQ_RMSK                                                   0xffffffff
#define HWIO_MSS_TSG_CH1_FREQ_IN          \
        in_dword_masked(HWIO_MSS_TSG_CH1_FREQ_ADDR, HWIO_MSS_TSG_CH1_FREQ_RMSK)
#define HWIO_MSS_TSG_CH1_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_CH1_FREQ_ADDR, m)
#define HWIO_MSS_TSG_CH1_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_TSG_CH1_FREQ_ADDR,v)
#define HWIO_MSS_TSG_CH1_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_CH1_FREQ_ADDR,m,v,HWIO_MSS_TSG_CH1_FREQ_IN)
#define HWIO_MSS_TSG_CH1_FREQ_TSG_CH1_PHASE_BMSK                                     0xff000000
#define HWIO_MSS_TSG_CH1_FREQ_TSG_CH1_PHASE_SHFT                                           0x18
#define HWIO_MSS_TSG_CH1_FREQ_TSG_CH1_FREQ_BMSK                                        0xffffff
#define HWIO_MSS_TSG_CH1_FREQ_TSG_CH1_FREQ_SHFT                                             0x0

#define HWIO_MSS_TSG_CH1_DATA_SEED_ADDR                                              (MSS_NAV_REG_BASE      + 0x00000114)
#define HWIO_MSS_TSG_CH1_DATA_SEED_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x00000114)
#define HWIO_MSS_TSG_CH1_DATA_SEED_RMSK                                               0x7ffffff
#define HWIO_MSS_TSG_CH1_DATA_SEED_IN          \
        in_dword_masked(HWIO_MSS_TSG_CH1_DATA_SEED_ADDR, HWIO_MSS_TSG_CH1_DATA_SEED_RMSK)
#define HWIO_MSS_TSG_CH1_DATA_SEED_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_CH1_DATA_SEED_ADDR, m)
#define HWIO_MSS_TSG_CH1_DATA_SEED_OUT(v)      \
        out_dword(HWIO_MSS_TSG_CH1_DATA_SEED_ADDR,v)
#define HWIO_MSS_TSG_CH1_DATA_SEED_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_CH1_DATA_SEED_ADDR,m,v,HWIO_MSS_TSG_CH1_DATA_SEED_IN)
#define HWIO_MSS_TSG_CH1_DATA_SEED_TSG_CH1_DATA_SEED_BMSK                             0x7ffffff
#define HWIO_MSS_TSG_CH1_DATA_SEED_TSG_CH1_DATA_SEED_SHFT                                   0x0

#define HWIO_MSS_TSG_CH1_PILOT_SEED_ADDR                                             (MSS_NAV_REG_BASE      + 0x00000118)
#define HWIO_MSS_TSG_CH1_PILOT_SEED_OFFS                                             (MSS_NAV_REG_BASE_OFFS + 0x00000118)
#define HWIO_MSS_TSG_CH1_PILOT_SEED_RMSK                                              0x7ffffff
#define HWIO_MSS_TSG_CH1_PILOT_SEED_IN          \
        in_dword_masked(HWIO_MSS_TSG_CH1_PILOT_SEED_ADDR, HWIO_MSS_TSG_CH1_PILOT_SEED_RMSK)
#define HWIO_MSS_TSG_CH1_PILOT_SEED_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_CH1_PILOT_SEED_ADDR, m)
#define HWIO_MSS_TSG_CH1_PILOT_SEED_OUT(v)      \
        out_dword(HWIO_MSS_TSG_CH1_PILOT_SEED_ADDR,v)
#define HWIO_MSS_TSG_CH1_PILOT_SEED_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_CH1_PILOT_SEED_ADDR,m,v,HWIO_MSS_TSG_CH1_PILOT_SEED_IN)
#define HWIO_MSS_TSG_CH1_PILOT_SEED_TSG_CH1_PILOT_SEED_BMSK                           0x7ffffff
#define HWIO_MSS_TSG_CH1_PILOT_SEED_TSG_CH1_PILOT_SEED_SHFT                                 0x0

#define HWIO_MSS_TSG_CH2_CONFIG_ADDR                                                 (MSS_NAV_REG_BASE      + 0x0000011c)
#define HWIO_MSS_TSG_CH2_CONFIG_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x0000011c)
#define HWIO_MSS_TSG_CH2_CONFIG_RMSK                                                    0xfffff
#define HWIO_MSS_TSG_CH2_CONFIG_IN          \
        in_dword_masked(HWIO_MSS_TSG_CH2_CONFIG_ADDR, HWIO_MSS_TSG_CH2_CONFIG_RMSK)
#define HWIO_MSS_TSG_CH2_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_CH2_CONFIG_ADDR, m)
#define HWIO_MSS_TSG_CH2_CONFIG_OUT(v)      \
        out_dword(HWIO_MSS_TSG_CH2_CONFIG_ADDR,v)
#define HWIO_MSS_TSG_CH2_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_CH2_CONFIG_ADDR,m,v,HWIO_MSS_TSG_CH2_CONFIG_IN)
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_NO_OVERLAY_BMSK                                 0x80000
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_NO_OVERLAY_SHFT                                    0x13
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_NO_OVERLAY_NO_FVAL                                  0x0
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_NO_OVERLAY_YES_FVAL                                 0x1
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_SNR_BMSK                                        0x70000
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_SNR_SHFT                                           0x10
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_MODLEV_BMSK                                      0xe000
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_MODLEV_SHFT                                         0xd
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_PILOTBIT_BMSK                                    0x1000
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_PILOTBIT_SHFT                                       0xc
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_DATABIT_BMSK                                      0x800
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_DATABIT_SHFT                                        0xb
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_MEANDER_BMSK                                      0x400
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_MEANDER_SHFT                                        0xa
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_DATATYPE_BMSK                                     0x300
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_DATATYPE_SHFT                                       0x8
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_CONSTCODE_BMSK                                     0xc0
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_CONSTCODE_SHFT                                      0x6
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_RS_EN_BMSK                                         0x20
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_RS_EN_SHFT                                          0x5
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_RATE_BMSK                                          0x18
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_RATE_SHFT                                           0x3
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_MODE_BMSK                                           0x7
#define HWIO_MSS_TSG_CH2_CONFIG_TSG_CH2_MODE_SHFT                                           0x0

#define HWIO_MSS_TSG_CH2_RS_RATE_ADDR                                                (MSS_NAV_REG_BASE      + 0x00000120)
#define HWIO_MSS_TSG_CH2_RS_RATE_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x00000120)
#define HWIO_MSS_TSG_CH2_RS_RATE_RMSK                                                0xffffffff
#define HWIO_MSS_TSG_CH2_RS_RATE_IN          \
        in_dword_masked(HWIO_MSS_TSG_CH2_RS_RATE_ADDR, HWIO_MSS_TSG_CH2_RS_RATE_RMSK)
#define HWIO_MSS_TSG_CH2_RS_RATE_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_CH2_RS_RATE_ADDR, m)
#define HWIO_MSS_TSG_CH2_RS_RATE_OUT(v)      \
        out_dword(HWIO_MSS_TSG_CH2_RS_RATE_ADDR,v)
#define HWIO_MSS_TSG_CH2_RS_RATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_CH2_RS_RATE_ADDR,m,v,HWIO_MSS_TSG_CH2_RS_RATE_IN)
#define HWIO_MSS_TSG_CH2_RS_RATE_TSG_CH2_RSRATE_BMSK                                 0xffffffff
#define HWIO_MSS_TSG_CH2_RS_RATE_TSG_CH2_RSRATE_SHFT                                        0x0

#define HWIO_MSS_TSG_CH2_INIT_COUNT_ADDR                                             (MSS_NAV_REG_BASE      + 0x00000124)
#define HWIO_MSS_TSG_CH2_INIT_COUNT_OFFS                                             (MSS_NAV_REG_BASE_OFFS + 0x00000124)
#define HWIO_MSS_TSG_CH2_INIT_COUNT_RMSK                                              0x7ffffff
#define HWIO_MSS_TSG_CH2_INIT_COUNT_IN          \
        in_dword_masked(HWIO_MSS_TSG_CH2_INIT_COUNT_ADDR, HWIO_MSS_TSG_CH2_INIT_COUNT_RMSK)
#define HWIO_MSS_TSG_CH2_INIT_COUNT_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_CH2_INIT_COUNT_ADDR, m)
#define HWIO_MSS_TSG_CH2_INIT_COUNT_OUT(v)      \
        out_dword(HWIO_MSS_TSG_CH2_INIT_COUNT_ADDR,v)
#define HWIO_MSS_TSG_CH2_INIT_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_CH2_INIT_COUNT_ADDR,m,v,HWIO_MSS_TSG_CH2_INIT_COUNT_IN)
#define HWIO_MSS_TSG_CH2_INIT_COUNT_TSG_CH2_INITSEGMENT_BMSK                          0x7c00000
#define HWIO_MSS_TSG_CH2_INIT_COUNT_TSG_CH2_INITSEGMENT_SHFT                               0x16
#define HWIO_MSS_TSG_CH2_INIT_COUNT_TSG_CH2_INITFRAME_BMSK                             0x3e0000
#define HWIO_MSS_TSG_CH2_INIT_COUNT_TSG_CH2_INITFRAME_SHFT                                 0x11
#define HWIO_MSS_TSG_CH2_INIT_COUNT_TSG_CH2_INITCHIP_BMSK                               0x1ff80
#define HWIO_MSS_TSG_CH2_INIT_COUNT_TSG_CH2_INITCHIP_SHFT                                   0x7
#define HWIO_MSS_TSG_CH2_INIT_COUNT_TSG_CH2_INITSAMPLE_BMSK                                0x7f
#define HWIO_MSS_TSG_CH2_INIT_COUNT_TSG_CH2_INITSAMPLE_SHFT                                 0x0

#define HWIO_MSS_TSG_CH2_FREQ_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000128)
#define HWIO_MSS_TSG_CH2_FREQ_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000128)
#define HWIO_MSS_TSG_CH2_FREQ_RMSK                                                   0xffffffff
#define HWIO_MSS_TSG_CH2_FREQ_IN          \
        in_dword_masked(HWIO_MSS_TSG_CH2_FREQ_ADDR, HWIO_MSS_TSG_CH2_FREQ_RMSK)
#define HWIO_MSS_TSG_CH2_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_CH2_FREQ_ADDR, m)
#define HWIO_MSS_TSG_CH2_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_TSG_CH2_FREQ_ADDR,v)
#define HWIO_MSS_TSG_CH2_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_CH2_FREQ_ADDR,m,v,HWIO_MSS_TSG_CH2_FREQ_IN)
#define HWIO_MSS_TSG_CH2_FREQ_TSG_CH2_PHASE_BMSK                                     0xff000000
#define HWIO_MSS_TSG_CH2_FREQ_TSG_CH2_PHASE_SHFT                                           0x18
#define HWIO_MSS_TSG_CH2_FREQ_TSG_CH2_FREQ_BMSK                                        0xffffff
#define HWIO_MSS_TSG_CH2_FREQ_TSG_CH2_FREQ_SHFT                                             0x0

#define HWIO_MSS_TSG_CH2_DATA_SEED_ADDR                                              (MSS_NAV_REG_BASE      + 0x0000012c)
#define HWIO_MSS_TSG_CH2_DATA_SEED_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x0000012c)
#define HWIO_MSS_TSG_CH2_DATA_SEED_RMSK                                               0x7ffffff
#define HWIO_MSS_TSG_CH2_DATA_SEED_IN          \
        in_dword_masked(HWIO_MSS_TSG_CH2_DATA_SEED_ADDR, HWIO_MSS_TSG_CH2_DATA_SEED_RMSK)
#define HWIO_MSS_TSG_CH2_DATA_SEED_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_CH2_DATA_SEED_ADDR, m)
#define HWIO_MSS_TSG_CH2_DATA_SEED_OUT(v)      \
        out_dword(HWIO_MSS_TSG_CH2_DATA_SEED_ADDR,v)
#define HWIO_MSS_TSG_CH2_DATA_SEED_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_CH2_DATA_SEED_ADDR,m,v,HWIO_MSS_TSG_CH2_DATA_SEED_IN)
#define HWIO_MSS_TSG_CH2_DATA_SEED_TSG_CH2_DATA_SEED_BMSK                             0x7ffffff
#define HWIO_MSS_TSG_CH2_DATA_SEED_TSG_CH2_DATA_SEED_SHFT                                   0x0

#define HWIO_MSS_TSG_CH2_PILOT_SEED_ADDR                                             (MSS_NAV_REG_BASE      + 0x00000130)
#define HWIO_MSS_TSG_CH2_PILOT_SEED_OFFS                                             (MSS_NAV_REG_BASE_OFFS + 0x00000130)
#define HWIO_MSS_TSG_CH2_PILOT_SEED_RMSK                                              0x7ffffff
#define HWIO_MSS_TSG_CH2_PILOT_SEED_IN          \
        in_dword_masked(HWIO_MSS_TSG_CH2_PILOT_SEED_ADDR, HWIO_MSS_TSG_CH2_PILOT_SEED_RMSK)
#define HWIO_MSS_TSG_CH2_PILOT_SEED_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_CH2_PILOT_SEED_ADDR, m)
#define HWIO_MSS_TSG_CH2_PILOT_SEED_OUT(v)      \
        out_dword(HWIO_MSS_TSG_CH2_PILOT_SEED_ADDR,v)
#define HWIO_MSS_TSG_CH2_PILOT_SEED_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_CH2_PILOT_SEED_ADDR,m,v,HWIO_MSS_TSG_CH2_PILOT_SEED_IN)
#define HWIO_MSS_TSG_CH2_PILOT_SEED_TSG_CH2_PILOT_SEED_BMSK                           0x7ffffff
#define HWIO_MSS_TSG_CH2_PILOT_SEED_TSG_CH2_PILOT_SEED_SHFT                                 0x0

#define HWIO_MSS_TSG_RX1_CONFIG_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00000134)
#define HWIO_MSS_TSG_RX1_CONFIG_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00000134)
#define HWIO_MSS_TSG_RX1_CONFIG_RMSK                                                     0x3fff
#define HWIO_MSS_TSG_RX1_CONFIG_IN          \
        in_dword_masked(HWIO_MSS_TSG_RX1_CONFIG_ADDR, HWIO_MSS_TSG_RX1_CONFIG_RMSK)
#define HWIO_MSS_TSG_RX1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_RX1_CONFIG_ADDR, m)
#define HWIO_MSS_TSG_RX1_CONFIG_OUT(v)      \
        out_dword(HWIO_MSS_TSG_RX1_CONFIG_ADDR,v)
#define HWIO_MSS_TSG_RX1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_RX1_CONFIG_ADDR,m,v,HWIO_MSS_TSG_RX1_CONFIG_IN)
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_QUANTSEL_BMSK                                    0x2000
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_QUANTSEL_SHFT                                       0xd
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_QUANTSEL_LINEAR_FVAL                                0x0
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_QUANTSEL_SDM_FVAL                                   0x1
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_SDMQUANT_BMSK                                    0x1800
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_SDMQUANT_SHFT                                       0xb
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_SDMQUANT_OFF_FVAL                                   0x0
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_SDMQUANT_Q2_FVAL                                    0x1
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_SDMQUANT_Q3_FVAL                                    0x2
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_SDMQUANT_Q4_FVAL                                    0x3
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_DACREF_BMSK                                       0x600
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_DACREF_SHFT                                         0x9
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_DACREF_REF_100_MV_FVAL                              0x0
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_DACREF_REF_200_MV_FVAL                              0x1
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_DACREF_REF_400_MV_FVAL                              0x2
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_DACREF_REF_800_MV_FVAL                              0x3
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_SDMAMP_BMSK                                       0x1c0
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_SDMAMP_SHFT                                         0x6
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_LPFSW_BMSK                                         0x20
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_LPFSW_SHFT                                          0x5
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_LPFSW_OFF_FVAL                                      0x0
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_LPFSW_ON_FVAL                                       0x1
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_FINEAMP_BMSK                                       0x10
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_FINEAMP_SHFT                                        0x4
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_FINEAMP_ATTEN_FVAL                                  0x0
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_FINEAMP_PASS_FVAL                                   0x1
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_SIGNALSW2_BMSK                                      0x8
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_SIGNALSW2_SHFT                                      0x3
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_SIGNALSW2_NO_FVAL                                   0x0
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_SIGNALSW2_YES_FVAL                                  0x1
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_SIGNALSW1_BMSK                                      0x4
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_SIGNALSW1_SHFT                                      0x2
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_SIGNALSW1_NO_FVAL                                   0x0
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_SIGNALSW1_YES_FVAL                                  0x1
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_NOISESW_BMSK                                        0x2
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_NOISESW_SHFT                                        0x1
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_NOISESW_NO_FVAL                                     0x0
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_NOISESW_YES_FVAL                                    0x1
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_RATE_BMSK                                           0x1
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_RATE_SHFT                                           0x0
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_RATE_CH1_FVAL                                       0x0
#define HWIO_MSS_TSG_RX1_CONFIG_TSG_RX1_RATE_CH2_FVAL                                       0x1

#define HWIO_MSS_TSG_RX1_OFFSET_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00000138)
#define HWIO_MSS_TSG_RX1_OFFSET_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00000138)
#define HWIO_MSS_TSG_RX1_OFFSET_RMSK                                                     0xffff
#define HWIO_MSS_TSG_RX1_OFFSET_IN          \
        in_dword_masked(HWIO_MSS_TSG_RX1_OFFSET_ADDR, HWIO_MSS_TSG_RX1_OFFSET_RMSK)
#define HWIO_MSS_TSG_RX1_OFFSET_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_RX1_OFFSET_ADDR, m)
#define HWIO_MSS_TSG_RX1_OFFSET_OUT(v)      \
        out_dword(HWIO_MSS_TSG_RX1_OFFSET_ADDR,v)
#define HWIO_MSS_TSG_RX1_OFFSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_RX1_OFFSET_ADDR,m,v,HWIO_MSS_TSG_RX1_OFFSET_IN)
#define HWIO_MSS_TSG_RX1_OFFSET_TSG_RX1_NOISESEED_BMSK                                   0xff00
#define HWIO_MSS_TSG_RX1_OFFSET_TSG_RX1_NOISESEED_SHFT                                      0x8
#define HWIO_MSS_TSG_RX1_OFFSET_TSG_RX1_DCOFFSET_BMSK                                      0xff
#define HWIO_MSS_TSG_RX1_OFFSET_TSG_RX1_DCOFFSET_SHFT                                       0x0

#define HWIO_MSS_TSG_RX2_CONFIG_ADDR                                                 (MSS_NAV_REG_BASE      + 0x0000013c)
#define HWIO_MSS_TSG_RX2_CONFIG_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x0000013c)
#define HWIO_MSS_TSG_RX2_CONFIG_RMSK                                                     0x3fff
#define HWIO_MSS_TSG_RX2_CONFIG_IN          \
        in_dword_masked(HWIO_MSS_TSG_RX2_CONFIG_ADDR, HWIO_MSS_TSG_RX2_CONFIG_RMSK)
#define HWIO_MSS_TSG_RX2_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_RX2_CONFIG_ADDR, m)
#define HWIO_MSS_TSG_RX2_CONFIG_OUT(v)      \
        out_dword(HWIO_MSS_TSG_RX2_CONFIG_ADDR,v)
#define HWIO_MSS_TSG_RX2_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_RX2_CONFIG_ADDR,m,v,HWIO_MSS_TSG_RX2_CONFIG_IN)
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_QUANTSEL_BMSK                                    0x2000
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_QUANTSEL_SHFT                                       0xd
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_SDMQUANT_BMSK                                    0x1800
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_SDMQUANT_SHFT                                       0xb
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_DACREF_BMSK                                       0x600
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_DACREF_SHFT                                         0x9
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_SDMAMP_BMSK                                       0x1c0
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_SDMAMP_SHFT                                         0x6
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_LPFSW_BMSK                                         0x20
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_LPFSW_SHFT                                          0x5
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_FINEAMP_BMSK                                       0x10
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_FINEAMP_SHFT                                        0x4
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_SIGNALSW2_BMSK                                      0x8
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_SIGNALSW2_SHFT                                      0x3
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_SIGNALSW1_BMSK                                      0x4
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_SIGNALSW1_SHFT                                      0x2
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_NOISESW_BMSK                                        0x2
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_NOISESW_SHFT                                        0x1
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_RATE_BMSK                                           0x1
#define HWIO_MSS_TSG_RX2_CONFIG_TSG_RX2_RATE_SHFT                                           0x0

#define HWIO_MSS_TSG_RX2_OFFSET_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00000140)
#define HWIO_MSS_TSG_RX2_OFFSET_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00000140)
#define HWIO_MSS_TSG_RX2_OFFSET_RMSK                                                     0xffff
#define HWIO_MSS_TSG_RX2_OFFSET_IN          \
        in_dword_masked(HWIO_MSS_TSG_RX2_OFFSET_ADDR, HWIO_MSS_TSG_RX2_OFFSET_RMSK)
#define HWIO_MSS_TSG_RX2_OFFSET_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_RX2_OFFSET_ADDR, m)
#define HWIO_MSS_TSG_RX2_OFFSET_OUT(v)      \
        out_dword(HWIO_MSS_TSG_RX2_OFFSET_ADDR,v)
#define HWIO_MSS_TSG_RX2_OFFSET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_RX2_OFFSET_ADDR,m,v,HWIO_MSS_TSG_RX2_OFFSET_IN)
#define HWIO_MSS_TSG_RX2_OFFSET_TSG_RX2_NOISESEED_BMSK                                   0xff00
#define HWIO_MSS_TSG_RX2_OFFSET_TSG_RX2_NOISESEED_SHFT                                      0x8
#define HWIO_MSS_TSG_RX2_OFFSET_TSG_RX2_DCOFFSET_BMSK                                      0xff
#define HWIO_MSS_TSG_RX2_OFFSET_TSG_RX2_DCOFFSET_SHFT                                       0x0

#define HWIO_MSS_TSG_FIRST_CODE_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00000144)
#define HWIO_MSS_TSG_FIRST_CODE_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00000144)
#define HWIO_MSS_TSG_FIRST_CODE_RMSK                                                     0x3fff
#define HWIO_MSS_TSG_FIRST_CODE_IN          \
        in_dword_masked(HWIO_MSS_TSG_FIRST_CODE_ADDR, HWIO_MSS_TSG_FIRST_CODE_RMSK)
#define HWIO_MSS_TSG_FIRST_CODE_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_FIRST_CODE_ADDR, m)
#define HWIO_MSS_TSG_FIRST_CODE_OUT(v)      \
        out_dword(HWIO_MSS_TSG_FIRST_CODE_ADDR,v)
#define HWIO_MSS_TSG_FIRST_CODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TSG_FIRST_CODE_ADDR,m,v,HWIO_MSS_TSG_FIRST_CODE_IN)
#define HWIO_MSS_TSG_FIRST_CODE_TSG_FIRST_CODE_BMSK                                      0x3fff
#define HWIO_MSS_TSG_FIRST_CODE_TSG_FIRST_CODE_SHFT                                         0x0

#define HWIO_MSS_TSG_CH1_COUNT_STATUS_ADDR                                           (MSS_NAV_REG_BASE      + 0x00000148)
#define HWIO_MSS_TSG_CH1_COUNT_STATUS_OFFS                                           (MSS_NAV_REG_BASE_OFFS + 0x00000148)
#define HWIO_MSS_TSG_CH1_COUNT_STATUS_RMSK                                             0x3fffff
#define HWIO_MSS_TSG_CH1_COUNT_STATUS_IN          \
        in_dword_masked(HWIO_MSS_TSG_CH1_COUNT_STATUS_ADDR, HWIO_MSS_TSG_CH1_COUNT_STATUS_RMSK)
#define HWIO_MSS_TSG_CH1_COUNT_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_CH1_COUNT_STATUS_ADDR, m)
#define HWIO_MSS_TSG_CH1_COUNT_STATUS_TSG_CH1_COUNT_BMSK                               0x3fffff
#define HWIO_MSS_TSG_CH1_COUNT_STATUS_TSG_CH1_COUNT_SHFT                                    0x0

#define HWIO_MSS_TSG_CH2_COUNT_STATUS_ADDR                                           (MSS_NAV_REG_BASE      + 0x0000014c)
#define HWIO_MSS_TSG_CH2_COUNT_STATUS_OFFS                                           (MSS_NAV_REG_BASE_OFFS + 0x0000014c)
#define HWIO_MSS_TSG_CH2_COUNT_STATUS_RMSK                                             0x3fffff
#define HWIO_MSS_TSG_CH2_COUNT_STATUS_IN          \
        in_dword_masked(HWIO_MSS_TSG_CH2_COUNT_STATUS_ADDR, HWIO_MSS_TSG_CH2_COUNT_STATUS_RMSK)
#define HWIO_MSS_TSG_CH2_COUNT_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_TSG_CH2_COUNT_STATUS_ADDR, m)
#define HWIO_MSS_TSG_CH2_COUNT_STATUS_TSG_CH2_COUNT_BMSK                               0x3fffff
#define HWIO_MSS_TSG_CH2_COUNT_STATUS_TSG_CH2_COUNT_SHFT                                    0x0

#define HWIO_MSS_SMI_MODE_ADDR                                                       (MSS_NAV_REG_BASE      + 0x00000600)
#define HWIO_MSS_SMI_MODE_OFFS                                                       (MSS_NAV_REG_BASE_OFFS + 0x00000600)
#define HWIO_MSS_SMI_MODE_RMSK                                                              0x7
#define HWIO_MSS_SMI_MODE_IN          \
        in_dword_masked(HWIO_MSS_SMI_MODE_ADDR, HWIO_MSS_SMI_MODE_RMSK)
#define HWIO_MSS_SMI_MODE_INM(m)      \
        in_dword_masked(HWIO_MSS_SMI_MODE_ADDR, m)
#define HWIO_MSS_SMI_MODE_OUT(v)      \
        out_dword(HWIO_MSS_SMI_MODE_ADDR,v)
#define HWIO_MSS_SMI_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_SMI_MODE_ADDR,m,v,HWIO_MSS_SMI_MODE_IN)
#define HWIO_MSS_SMI_MODE_SMI_GAL_MODE_BMSK                                                 0x4
#define HWIO_MSS_SMI_MODE_SMI_GAL_MODE_SHFT                                                 0x2
#define HWIO_MSS_SMI_MODE_SMI_UPDATE_BMSK                                                   0x2
#define HWIO_MSS_SMI_MODE_SMI_UPDATE_SHFT                                                   0x1
#define HWIO_MSS_SMI_MODE_SMI_INIT_BMSK                                                     0x1
#define HWIO_MSS_SMI_MODE_SMI_INIT_SHFT                                                     0x0

#define HWIO_MSS_SMI_BASEADDR1_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000604)
#define HWIO_MSS_SMI_BASEADDR1_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000604)
#define HWIO_MSS_SMI_BASEADDR1_RMSK                                                      0xffff
#define HWIO_MSS_SMI_BASEADDR1_IN          \
        in_dword_masked(HWIO_MSS_SMI_BASEADDR1_ADDR, HWIO_MSS_SMI_BASEADDR1_RMSK)
#define HWIO_MSS_SMI_BASEADDR1_INM(m)      \
        in_dword_masked(HWIO_MSS_SMI_BASEADDR1_ADDR, m)
#define HWIO_MSS_SMI_BASEADDR1_OUT(v)      \
        out_dword(HWIO_MSS_SMI_BASEADDR1_ADDR,v)
#define HWIO_MSS_SMI_BASEADDR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_SMI_BASEADDR1_ADDR,m,v,HWIO_MSS_SMI_BASEADDR1_IN)
#define HWIO_MSS_SMI_BASEADDR1_SMI_BASEADDR1_3_BMSK                                      0xff00
#define HWIO_MSS_SMI_BASEADDR1_SMI_BASEADDR1_3_SHFT                                         0x8
#define HWIO_MSS_SMI_BASEADDR1_SMI_BASEADDR1_2_BMSK                                        0xff
#define HWIO_MSS_SMI_BASEADDR1_SMI_BASEADDR1_2_SHFT                                         0x0

#define HWIO_MSS_SMI_BASEADDR2_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000608)
#define HWIO_MSS_SMI_BASEADDR2_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000608)
#define HWIO_MSS_SMI_BASEADDR2_RMSK                                                      0xffff
#define HWIO_MSS_SMI_BASEADDR2_IN          \
        in_dword_masked(HWIO_MSS_SMI_BASEADDR2_ADDR, HWIO_MSS_SMI_BASEADDR2_RMSK)
#define HWIO_MSS_SMI_BASEADDR2_INM(m)      \
        in_dword_masked(HWIO_MSS_SMI_BASEADDR2_ADDR, m)
#define HWIO_MSS_SMI_BASEADDR2_OUT(v)      \
        out_dword(HWIO_MSS_SMI_BASEADDR2_ADDR,v)
#define HWIO_MSS_SMI_BASEADDR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_SMI_BASEADDR2_ADDR,m,v,HWIO_MSS_SMI_BASEADDR2_IN)
#define HWIO_MSS_SMI_BASEADDR2_SMI_BASEADDR2_3_BMSK                                      0xff00
#define HWIO_MSS_SMI_BASEADDR2_SMI_BASEADDR2_3_SHFT                                         0x8
#define HWIO_MSS_SMI_BASEADDR2_SMI_BASEADDR2_2_BMSK                                        0xff
#define HWIO_MSS_SMI_BASEADDR2_SMI_BASEADDR2_2_SHFT                                         0x0

#define HWIO_MSS_SMI_BASEADDR3A_ADDR                                                 (MSS_NAV_REG_BASE      + 0x0000060c)
#define HWIO_MSS_SMI_BASEADDR3A_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x0000060c)
#define HWIO_MSS_SMI_BASEADDR3A_RMSK                                                 0xffffffff
#define HWIO_MSS_SMI_BASEADDR3A_IN          \
        in_dword_masked(HWIO_MSS_SMI_BASEADDR3A_ADDR, HWIO_MSS_SMI_BASEADDR3A_RMSK)
#define HWIO_MSS_SMI_BASEADDR3A_INM(m)      \
        in_dword_masked(HWIO_MSS_SMI_BASEADDR3A_ADDR, m)
#define HWIO_MSS_SMI_BASEADDR3A_OUT(v)      \
        out_dword(HWIO_MSS_SMI_BASEADDR3A_ADDR,v)
#define HWIO_MSS_SMI_BASEADDR3A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_SMI_BASEADDR3A_ADDR,m,v,HWIO_MSS_SMI_BASEADDR3A_IN)
#define HWIO_MSS_SMI_BASEADDR3A_SMI_BASEADDR3_4_BMSK                                 0xff000000
#define HWIO_MSS_SMI_BASEADDR3A_SMI_BASEADDR3_4_SHFT                                       0x18
#define HWIO_MSS_SMI_BASEADDR3A_SMI_BASEADDR3_3_BMSK                                   0xff0000
#define HWIO_MSS_SMI_BASEADDR3A_SMI_BASEADDR3_3_SHFT                                       0x10
#define HWIO_MSS_SMI_BASEADDR3A_SMI_BASEADDR3_2_BMSK                                     0xff00
#define HWIO_MSS_SMI_BASEADDR3A_SMI_BASEADDR3_2_SHFT                                        0x8
#define HWIO_MSS_SMI_BASEADDR3A_SMI_BASEADDR3_1_BMSK                                       0xff
#define HWIO_MSS_SMI_BASEADDR3A_SMI_BASEADDR3_1_SHFT                                        0x0

#define HWIO_MSS_SMI_BASEADDR3B_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00000610)
#define HWIO_MSS_SMI_BASEADDR3B_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00000610)
#define HWIO_MSS_SMI_BASEADDR3B_RMSK                                                 0xffffffff
#define HWIO_MSS_SMI_BASEADDR3B_IN          \
        in_dword_masked(HWIO_MSS_SMI_BASEADDR3B_ADDR, HWIO_MSS_SMI_BASEADDR3B_RMSK)
#define HWIO_MSS_SMI_BASEADDR3B_INM(m)      \
        in_dword_masked(HWIO_MSS_SMI_BASEADDR3B_ADDR, m)
#define HWIO_MSS_SMI_BASEADDR3B_OUT(v)      \
        out_dword(HWIO_MSS_SMI_BASEADDR3B_ADDR,v)
#define HWIO_MSS_SMI_BASEADDR3B_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_SMI_BASEADDR3B_ADDR,m,v,HWIO_MSS_SMI_BASEADDR3B_IN)
#define HWIO_MSS_SMI_BASEADDR3B_SMI_BASEADDR3_8_BMSK                                 0xff000000
#define HWIO_MSS_SMI_BASEADDR3B_SMI_BASEADDR3_8_SHFT                                       0x18
#define HWIO_MSS_SMI_BASEADDR3B_SMI_BASEADDR3_7_BMSK                                   0xff0000
#define HWIO_MSS_SMI_BASEADDR3B_SMI_BASEADDR3_7_SHFT                                       0x10
#define HWIO_MSS_SMI_BASEADDR3B_SMI_BASEADDR3_6_BMSK                                     0xff00
#define HWIO_MSS_SMI_BASEADDR3B_SMI_BASEADDR3_6_SHFT                                        0x8
#define HWIO_MSS_SMI_BASEADDR3B_SMI_BASEADDR3_5_BMSK                                       0xff
#define HWIO_MSS_SMI_BASEADDR3B_SMI_BASEADDR3_5_SHFT                                        0x0

#define HWIO_MSS_SMI_BASEADDR3C_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00000614)
#define HWIO_MSS_SMI_BASEADDR3C_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00000614)
#define HWIO_MSS_SMI_BASEADDR3C_RMSK                                                 0xffffffff
#define HWIO_MSS_SMI_BASEADDR3C_IN          \
        in_dword_masked(HWIO_MSS_SMI_BASEADDR3C_ADDR, HWIO_MSS_SMI_BASEADDR3C_RMSK)
#define HWIO_MSS_SMI_BASEADDR3C_INM(m)      \
        in_dword_masked(HWIO_MSS_SMI_BASEADDR3C_ADDR, m)
#define HWIO_MSS_SMI_BASEADDR3C_OUT(v)      \
        out_dword(HWIO_MSS_SMI_BASEADDR3C_ADDR,v)
#define HWIO_MSS_SMI_BASEADDR3C_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_SMI_BASEADDR3C_ADDR,m,v,HWIO_MSS_SMI_BASEADDR3C_IN)
#define HWIO_MSS_SMI_BASEADDR3C_SMI_BASEADDR3_12_BMSK                                0xff000000
#define HWIO_MSS_SMI_BASEADDR3C_SMI_BASEADDR3_12_SHFT                                      0x18
#define HWIO_MSS_SMI_BASEADDR3C_SMI_BASEADDR3_11_BMSK                                  0xff0000
#define HWIO_MSS_SMI_BASEADDR3C_SMI_BASEADDR3_11_SHFT                                      0x10
#define HWIO_MSS_SMI_BASEADDR3C_SMI_BASEADDR3_10_BMSK                                    0xff00
#define HWIO_MSS_SMI_BASEADDR3C_SMI_BASEADDR3_10_SHFT                                       0x8
#define HWIO_MSS_SMI_BASEADDR3C_SMI_BASEADDR3_9_BMSK                                       0xff
#define HWIO_MSS_SMI_BASEADDR3C_SMI_BASEADDR3_9_SHFT                                        0x0

#define HWIO_MSS_SMI_BASEADDR4_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000618)
#define HWIO_MSS_SMI_BASEADDR4_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000618)
#define HWIO_MSS_SMI_BASEADDR4_RMSK                                                      0xffff
#define HWIO_MSS_SMI_BASEADDR4_IN          \
        in_dword_masked(HWIO_MSS_SMI_BASEADDR4_ADDR, HWIO_MSS_SMI_BASEADDR4_RMSK)
#define HWIO_MSS_SMI_BASEADDR4_INM(m)      \
        in_dword_masked(HWIO_MSS_SMI_BASEADDR4_ADDR, m)
#define HWIO_MSS_SMI_BASEADDR4_OUT(v)      \
        out_dword(HWIO_MSS_SMI_BASEADDR4_ADDR,v)
#define HWIO_MSS_SMI_BASEADDR4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_SMI_BASEADDR4_ADDR,m,v,HWIO_MSS_SMI_BASEADDR4_IN)
#define HWIO_MSS_SMI_BASEADDR4_SMI_BASEADDR_SL_BMSK                                      0xff00
#define HWIO_MSS_SMI_BASEADDR4_SMI_BASEADDR_SL_SHFT                                         0x8
#define HWIO_MSS_SMI_BASEADDR4_SMI_BASEADDR4_1_BMSK                                        0xff
#define HWIO_MSS_SMI_BASEADDR4_SMI_BASEADDR4_1_SHFT                                         0x0

#define HWIO_MSS_CP_START_ADDR                                                       (MSS_NAV_REG_BASE      + 0x00000700)
#define HWIO_MSS_CP_START_OFFS                                                       (MSS_NAV_REG_BASE_OFFS + 0x00000700)
#define HWIO_MSS_CP_START_RMSK                                                             0x1f
#define HWIO_MSS_CP_START_IN          \
        in_dword_masked(HWIO_MSS_CP_START_ADDR, HWIO_MSS_CP_START_RMSK)
#define HWIO_MSS_CP_START_INM(m)      \
        in_dword_masked(HWIO_MSS_CP_START_ADDR, m)
#define HWIO_MSS_CP_START_OUT(v)      \
        out_dword(HWIO_MSS_CP_START_ADDR,v)
#define HWIO_MSS_CP_START_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CP_START_ADDR,m,v,HWIO_MSS_CP_START_IN)
#define HWIO_MSS_CP_START_CP_MEM_B_LOCK_BMSK                                               0x10
#define HWIO_MSS_CP_START_CP_MEM_B_LOCK_SHFT                                                0x4
#define HWIO_MSS_CP_START_CP_MEM_A_LOCK_BMSK                                                0x8
#define HWIO_MSS_CP_START_CP_MEM_A_LOCK_SHFT                                                0x3
#define HWIO_MSS_CP_START_CP_BLANK_BMSK                                                     0x4
#define HWIO_MSS_CP_START_CP_BLANK_SHFT                                                     0x2
#define HWIO_MSS_CP_START_CP_DISABLE_BMSK                                                   0x2
#define HWIO_MSS_CP_START_CP_DISABLE_SHFT                                                   0x1
#define HWIO_MSS_CP_START_CP_START_BMSK                                                     0x1
#define HWIO_MSS_CP_START_CP_START_SHFT                                                     0x0

#define HWIO_MSS_CP_CONFIG1_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000704)
#define HWIO_MSS_CP_CONFIG1_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000704)
#define HWIO_MSS_CP_CONFIG1_RMSK                                                      0x7ffffff
#define HWIO_MSS_CP_CONFIG1_IN          \
        in_dword_masked(HWIO_MSS_CP_CONFIG1_ADDR, HWIO_MSS_CP_CONFIG1_RMSK)
#define HWIO_MSS_CP_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_MSS_CP_CONFIG1_ADDR, m)
#define HWIO_MSS_CP_CONFIG1_OUT(v)      \
        out_dword(HWIO_MSS_CP_CONFIG1_ADDR,v)
#define HWIO_MSS_CP_CONFIG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CP_CONFIG1_ADDR,m,v,HWIO_MSS_CP_CONFIG1_IN)
#define HWIO_MSS_CP_CONFIG1_CP_NR_CORRS_BMSK                                          0x7e00000
#define HWIO_MSS_CP_CONFIG1_CP_NR_CORRS_SHFT                                               0x15
#define HWIO_MSS_CP_CONFIG1_CP_DATA_BIT_BMSK                                           0x100000
#define HWIO_MSS_CP_CONFIG1_CP_DATA_BIT_SHFT                                               0x14
#define HWIO_MSS_CP_CONFIG1_CP_PILOT_BIT_BMSK                                           0x80000
#define HWIO_MSS_CP_CONFIG1_CP_PILOT_BIT_SHFT                                              0x13
#define HWIO_MSS_CP_CONFIG1_CP_RESULT_MEM_BMSK                                          0x40000
#define HWIO_MSS_CP_CONFIG1_CP_RESULT_MEM_SHFT                                             0x12
#define HWIO_MSS_CP_CONFIG1_CP_RESULT_MEM_A_FVAL                                            0x0
#define HWIO_MSS_CP_CONFIG1_CP_RESULT_MEM_B_FVAL                                            0x1
#define HWIO_MSS_CP_CONFIG1_CP_RESULT_BITS_BMSK                                         0x20000
#define HWIO_MSS_CP_CONFIG1_CP_RESULT_BITS_SHFT                                            0x11
#define HWIO_MSS_CP_CONFIG1_CP_RESULT_BITS_FOUR_FVAL                                        0x0
#define HWIO_MSS_CP_CONFIG1_CP_RESULT_BITS_EIGHT_FVAL                                       0x1
#define HWIO_MSS_CP_CONFIG1_CP_SAT_BITS_BMSK                                            0x10000
#define HWIO_MSS_CP_CONFIG1_CP_SAT_BITS_SHFT                                               0x10
#define HWIO_MSS_CP_CONFIG1_CP_SAT_BITS_FOUR_FVAL                                           0x0
#define HWIO_MSS_CP_CONFIG1_CP_SAT_BITS_EIGHT_FVAL                                          0x1
#define HWIO_MSS_CP_CONFIG1_CP_SCALE_BMSK                                                0xf000
#define HWIO_MSS_CP_CONFIG1_CP_SCALE_SHFT                                                   0xc
#define HWIO_MSS_CP_CONFIG1_CP_FINE_SCALE_BMSK                                            0x800
#define HWIO_MSS_CP_CONFIG1_CP_FINE_SCALE_SHFT                                              0xb
#define HWIO_MSS_CP_CONFIG1_CP_SUBCH_BMSK                                                 0x780
#define HWIO_MSS_CP_CONFIG1_CP_SUBCH_SHFT                                                   0x7
#define HWIO_MSS_CP_CONFIG1_CP_SUBCH_N1_FVAL                                                0x1
#define HWIO_MSS_CP_CONFIG1_CP_SUBCH_N2_FVAL                                                0x2
#define HWIO_MSS_CP_CONFIG1_CP_SUBCH_N3_FVAL                                                0x3
#define HWIO_MSS_CP_CONFIG1_CP_SUBCH_N4_FVAL                                                0x4
#define HWIO_MSS_CP_CONFIG1_CP_SUBCH_N5_FVAL                                                0x5
#define HWIO_MSS_CP_CONFIG1_CP_SUBCH_N6_FVAL                                                0x6
#define HWIO_MSS_CP_CONFIG1_CP_SUBCH_N7_FVAL                                                0x7
#define HWIO_MSS_CP_CONFIG1_CP_SUBCH_N8_FVAL                                                0x8
#define HWIO_MSS_CP_CONFIG1_CP_SUBCH_N9_FVAL                                                0x9
#define HWIO_MSS_CP_CONFIG1_CP_SUBCH_N10_FVAL                                               0xa
#define HWIO_MSS_CP_CONFIG1_CP_SUBCH_N11_FVAL                                               0xb
#define HWIO_MSS_CP_CONFIG1_CP_SUBCH_N12_FVAL                                               0xc
#define HWIO_MSS_CP_CONFIG1_CP_CH_BMSK                                                     0x60
#define HWIO_MSS_CP_CONFIG1_CP_CH_SHFT                                                      0x5
#define HWIO_MSS_CP_CONFIG1_CP_CH_N1_FVAL                                                   0x0
#define HWIO_MSS_CP_CONFIG1_CP_CH_N2_FVAL                                                   0x1
#define HWIO_MSS_CP_CONFIG1_CP_CH_N3_FVAL                                                   0x2
#define HWIO_MSS_CP_CONFIG1_CP_CH_N4_FVAL                                                   0x3
#define HWIO_MSS_CP_CONFIG1_CP_MODE_BMSK                                                   0x1f
#define HWIO_MSS_CP_CONFIG1_CP_MODE_SHFT                                                    0x0
#define HWIO_MSS_CP_CONFIG1_CP_MODE_OFF_FVAL                                                0x0
#define HWIO_MSS_CP_CONFIG1_CP_MODE_L1_1_FVAL                                               0x1
#define HWIO_MSS_CP_CONFIG1_CP_MODE_L1_2_FVAL                                               0x2
#define HWIO_MSS_CP_CONFIG1_CP_MODE_L1_20_FVAL                                              0x3
#define HWIO_MSS_CP_CONFIG1_CP_MODE_L1_NU4_20_FVAL                                          0x4
#define HWIO_MSS_CP_CONFIG1_CP_MODE_L1_NU8_20_FVAL                                          0x5
#define HWIO_MSS_CP_CONFIG1_CP_MODE_R1_1_FVAL                                               0x6
#define HWIO_MSS_CP_CONFIG1_CP_MODE_R1_2_FVAL                                               0x7
#define HWIO_MSS_CP_CONFIG1_CP_MODE_L1C_D_4_FVAL                                            0x8
#define HWIO_MSS_CP_CONFIG1_CP_MODE_L1C_P_4_FVAL                                            0x9
#define HWIO_MSS_CP_CONFIG1_CP_MODE_L1C_DP_4_FVAL                                           0xa
#define HWIO_MSS_CP_CONFIG1_CP_MODE_L1C_P_24_FVAL                                           0xb
#define HWIO_MSS_CP_CONFIG1_CP_MODE_E1_B_4_FVAL                                             0xc
#define HWIO_MSS_CP_CONFIG1_CP_MODE_E1_C_4_FVAL                                             0xd
#define HWIO_MSS_CP_CONFIG1_CP_MODE_E1_BC_4_FVAL                                            0xe
#define HWIO_MSS_CP_CONFIG1_CP_MODE_E1_B_24_FVAL                                            0xf
#define HWIO_MSS_CP_CONFIG1_CP_MODE_E1_C_24_FVAL                                           0x10
#define HWIO_MSS_CP_CONFIG1_CP_MODE_L2C_M_2_FVAL                                           0x11
#define HWIO_MSS_CP_CONFIG1_CP_MODE_L2C_L_2_FVAL                                           0x12
#define HWIO_MSS_CP_CONFIG1_CP_MODE_L2C_ML_2_FVAL                                          0x13
#define HWIO_MSS_CP_CONFIG1_CP_MODE_L5_I_2_FVAL                                            0x14
#define HWIO_MSS_CP_CONFIG1_CP_MODE_L5_Q_2_FVAL                                            0x15
#define HWIO_MSS_CP_CONFIG1_CP_MODE_E5A_I_2_FVAL                                           0x16
#define HWIO_MSS_CP_CONFIG1_CP_MODE_E5A_Q_2_FVAL                                           0x17
#define HWIO_MSS_CP_CONFIG1_CP_MODE_B1_1_FVAL                                              0x18
#define HWIO_MSS_CP_CONFIG1_CP_MODE_B1_2_FVAL                                              0x19

#define HWIO_MSS_CP_CONFIG2_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000708)
#define HWIO_MSS_CP_CONFIG2_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000708)
#define HWIO_MSS_CP_CONFIG2_RMSK                                                        0x7ffff
#define HWIO_MSS_CP_CONFIG2_IN          \
        in_dword_masked(HWIO_MSS_CP_CONFIG2_ADDR, HWIO_MSS_CP_CONFIG2_RMSK)
#define HWIO_MSS_CP_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_MSS_CP_CONFIG2_ADDR, m)
#define HWIO_MSS_CP_CONFIG2_OUT(v)      \
        out_dword(HWIO_MSS_CP_CONFIG2_ADDR,v)
#define HWIO_MSS_CP_CONFIG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CP_CONFIG2_ADDR,m,v,HWIO_MSS_CP_CONFIG2_IN)
#define HWIO_MSS_CP_CONFIG2_CP_SI_CONSTCOEF_BMSK                                        0x40000
#define HWIO_MSS_CP_CONFIG2_CP_SI_CONSTCOEF_SHFT                                           0x12
#define HWIO_MSS_CP_CONFIG2_CP_SI_CONSTCOEF_NO_FVAL                                         0x0
#define HWIO_MSS_CP_CONFIG2_CP_SI_CONSTCOEF_YES_FVAL                                        0x1
#define HWIO_MSS_CP_CONFIG2_CP_TESTSEL_BMSK                                             0x30000
#define HWIO_MSS_CP_CONFIG2_CP_TESTSEL_SHFT                                                0x10
#define HWIO_MSS_CP_CONFIG2_CP_TESTSEL_OFF_FVAL                                             0x0
#define HWIO_MSS_CP_CONFIG2_CP_TESTSEL_P1_FVAL                                              0x1
#define HWIO_MSS_CP_CONFIG2_CP_TESTSEL_P2_FVAL                                              0x2
#define HWIO_MSS_CP_CONFIG2_CP_TESTSEL_P3_FVAL                                              0x3
#define HWIO_MSS_CP_CONFIG2_CP_SI_BYPASS_BMSK                                            0x8000
#define HWIO_MSS_CP_CONFIG2_CP_SI_BYPASS_SHFT                                               0xf
#define HWIO_MSS_CP_CONFIG2_CP_SI_BYPASS_NO_FVAL                                            0x0
#define HWIO_MSS_CP_CONFIG2_CP_SI_BYPASS_YES_FVAL                                           0x1
#define HWIO_MSS_CP_CONFIG2_CP_FC_BYPASS_BMSK                                            0x4000
#define HWIO_MSS_CP_CONFIG2_CP_FC_BYPASS_SHFT                                               0xe
#define HWIO_MSS_CP_CONFIG2_CP_FC_BYPASS_NO_FVAL                                            0x0
#define HWIO_MSS_CP_CONFIG2_CP_FC_BYPASS_YES_FVAL                                           0x1
#define HWIO_MSS_CP_CONFIG2_CP_CONSTCODE_BMSK                                            0x3000
#define HWIO_MSS_CP_CONFIG2_CP_CONSTCODE_SHFT                                               0xc
#define HWIO_MSS_CP_CONFIG2_CP_CONSTCODE_NO_FVAL                                            0x0
#define HWIO_MSS_CP_CONFIG2_CP_CONSTCODE_ONE_FVAL                                           0x1
#define HWIO_MSS_CP_CONFIG2_CP_CONSTCODE_ZERO_FVAL                                          0x2
#define HWIO_MSS_CP_CONFIG2_CP_CONSTCODE_NO2_FVAL                                           0x3
#define HWIO_MSS_CP_CONFIG2_CP_ALPHA_BMSK                                                 0xc00
#define HWIO_MSS_CP_CONFIG2_CP_ALPHA_SHFT                                                   0xa
#define HWIO_MSS_CP_CONFIG2_CP_ALPHA_POS1_FVAL                                              0x0
#define HWIO_MSS_CP_CONFIG2_CP_ALPHA_NEG1_FVAL                                              0x1
#define HWIO_MSS_CP_CONFIG2_CP_ALPHA_POSJ_FVAL                                              0x2
#define HWIO_MSS_CP_CONFIG2_CP_ALPHA_NEGJ_FVAL                                              0x3
#define HWIO_MSS_CP_CONFIG2_CP_L2EVEN_BMSK                                                0x200
#define HWIO_MSS_CP_CONFIG2_CP_L2EVEN_SHFT                                                  0x9
#define HWIO_MSS_CP_CONFIG2_CP_L2EVEN_EVEN_FVAL                                             0x0
#define HWIO_MSS_CP_CONFIG2_CP_L2EVEN_ODD_FVAL                                              0x1
#define HWIO_MSS_CP_CONFIG2_CP_CD_ENABLE_BMSK                                             0x100
#define HWIO_MSS_CP_CONFIG2_CP_CD_ENABLE_SHFT                                               0x8
#define HWIO_MSS_CP_CONFIG2_CP_CD_ENABLE_NO_FVAL                                            0x0
#define HWIO_MSS_CP_CONFIG2_CP_CD_ENABLE_YES_FVAL                                           0x1
#define HWIO_MSS_CP_CONFIG2_CP_CD_TIME_OFFSET_BMSK                                         0xfc
#define HWIO_MSS_CP_CONFIG2_CP_CD_TIME_OFFSET_SHFT                                          0x2
#define HWIO_MSS_CP_CONFIG2_CP_CD_SAMP_PHS_BMSK                                             0x3
#define HWIO_MSS_CP_CONFIG2_CP_CD_SAMP_PHS_SHFT                                             0x0

#define HWIO_MSS_CP_SAMPLE_INDEX_ADDR                                                (MSS_NAV_REG_BASE      + 0x0000070c)
#define HWIO_MSS_CP_SAMPLE_INDEX_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x0000070c)
#define HWIO_MSS_CP_SAMPLE_INDEX_RMSK                                                   0x7ffff
#define HWIO_MSS_CP_SAMPLE_INDEX_IN          \
        in_dword_masked(HWIO_MSS_CP_SAMPLE_INDEX_ADDR, HWIO_MSS_CP_SAMPLE_INDEX_RMSK)
#define HWIO_MSS_CP_SAMPLE_INDEX_INM(m)      \
        in_dword_masked(HWIO_MSS_CP_SAMPLE_INDEX_ADDR, m)
#define HWIO_MSS_CP_SAMPLE_INDEX_OUT(v)      \
        out_dword(HWIO_MSS_CP_SAMPLE_INDEX_ADDR,v)
#define HWIO_MSS_CP_SAMPLE_INDEX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CP_SAMPLE_INDEX_ADDR,m,v,HWIO_MSS_CP_SAMPLE_INDEX_IN)
#define HWIO_MSS_CP_SAMPLE_INDEX_CP_FIRST_INDEX_BMSK                                    0x7fffc
#define HWIO_MSS_CP_SAMPLE_INDEX_CP_FIRST_INDEX_SHFT                                        0x2
#define HWIO_MSS_CP_SAMPLE_INDEX_CP_DELAY_BMSK                                              0x3
#define HWIO_MSS_CP_SAMPLE_INDEX_CP_DELAY_SHFT                                              0x0

#define HWIO_MSS_CP_PHASE_ADDR                                                       (MSS_NAV_REG_BASE      + 0x00000710)
#define HWIO_MSS_CP_PHASE_OFFS                                                       (MSS_NAV_REG_BASE_OFFS + 0x00000710)
#define HWIO_MSS_CP_PHASE_RMSK                                                         0xffffff
#define HWIO_MSS_CP_PHASE_IN          \
        in_dword_masked(HWIO_MSS_CP_PHASE_ADDR, HWIO_MSS_CP_PHASE_RMSK)
#define HWIO_MSS_CP_PHASE_INM(m)      \
        in_dword_masked(HWIO_MSS_CP_PHASE_ADDR, m)
#define HWIO_MSS_CP_PHASE_OUT(v)      \
        out_dword(HWIO_MSS_CP_PHASE_ADDR,v)
#define HWIO_MSS_CP_PHASE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CP_PHASE_ADDR,m,v,HWIO_MSS_CP_PHASE_IN)
#define HWIO_MSS_CP_PHASE_CP_PHASE_BMSK                                                0xffffff
#define HWIO_MSS_CP_PHASE_CP_PHASE_SHFT                                                     0x0

#define HWIO_MSS_CP_FREQ_ADDR                                                        (MSS_NAV_REG_BASE      + 0x00000714)
#define HWIO_MSS_CP_FREQ_OFFS                                                        (MSS_NAV_REG_BASE_OFFS + 0x00000714)
#define HWIO_MSS_CP_FREQ_RMSK                                                          0xffffff
#define HWIO_MSS_CP_FREQ_IN          \
        in_dword_masked(HWIO_MSS_CP_FREQ_ADDR, HWIO_MSS_CP_FREQ_RMSK)
#define HWIO_MSS_CP_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_CP_FREQ_ADDR, m)
#define HWIO_MSS_CP_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_CP_FREQ_ADDR,v)
#define HWIO_MSS_CP_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CP_FREQ_ADDR,m,v,HWIO_MSS_CP_FREQ_IN)
#define HWIO_MSS_CP_FREQ_CP_FREQ_BMSK                                                  0xffffff
#define HWIO_MSS_CP_FREQ_CP_FREQ_SHFT                                                       0x0

#define HWIO_MSS_CP_DATA_SEED_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000718)
#define HWIO_MSS_CP_DATA_SEED_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000718)
#define HWIO_MSS_CP_DATA_SEED_RMSK                                                    0x7ffffff
#define HWIO_MSS_CP_DATA_SEED_IN          \
        in_dword_masked(HWIO_MSS_CP_DATA_SEED_ADDR, HWIO_MSS_CP_DATA_SEED_RMSK)
#define HWIO_MSS_CP_DATA_SEED_INM(m)      \
        in_dword_masked(HWIO_MSS_CP_DATA_SEED_ADDR, m)
#define HWIO_MSS_CP_DATA_SEED_OUT(v)      \
        out_dword(HWIO_MSS_CP_DATA_SEED_ADDR,v)
#define HWIO_MSS_CP_DATA_SEED_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CP_DATA_SEED_ADDR,m,v,HWIO_MSS_CP_DATA_SEED_IN)
#define HWIO_MSS_CP_DATA_SEED_CP_DATA_SEED_BMSK                                       0x7ffffff
#define HWIO_MSS_CP_DATA_SEED_CP_DATA_SEED_SHFT                                             0x0

#define HWIO_MSS_CP_PILOT_SEED_ADDR                                                  (MSS_NAV_REG_BASE      + 0x0000071c)
#define HWIO_MSS_CP_PILOT_SEED_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x0000071c)
#define HWIO_MSS_CP_PILOT_SEED_RMSK                                                   0x7ffffff
#define HWIO_MSS_CP_PILOT_SEED_IN          \
        in_dword_masked(HWIO_MSS_CP_PILOT_SEED_ADDR, HWIO_MSS_CP_PILOT_SEED_RMSK)
#define HWIO_MSS_CP_PILOT_SEED_INM(m)      \
        in_dword_masked(HWIO_MSS_CP_PILOT_SEED_ADDR, m)
#define HWIO_MSS_CP_PILOT_SEED_OUT(v)      \
        out_dword(HWIO_MSS_CP_PILOT_SEED_ADDR,v)
#define HWIO_MSS_CP_PILOT_SEED_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CP_PILOT_SEED_ADDR,m,v,HWIO_MSS_CP_PILOT_SEED_IN)
#define HWIO_MSS_CP_PILOT_SEED_CP_PILOT_SEED_BMSK                                     0x7ffffff
#define HWIO_MSS_CP_PILOT_SEED_CP_PILOT_SEED_SHFT                                           0x0

#define HWIO_MSS_CP_CODE_INDEX_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000720)
#define HWIO_MSS_CP_CODE_INDEX_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000720)
#define HWIO_MSS_CP_CODE_INDEX_RMSK                                                      0xffff
#define HWIO_MSS_CP_CODE_INDEX_IN          \
        in_dword_masked(HWIO_MSS_CP_CODE_INDEX_ADDR, HWIO_MSS_CP_CODE_INDEX_RMSK)
#define HWIO_MSS_CP_CODE_INDEX_INM(m)      \
        in_dword_masked(HWIO_MSS_CP_CODE_INDEX_ADDR, m)
#define HWIO_MSS_CP_CODE_INDEX_OUT(v)      \
        out_dword(HWIO_MSS_CP_CODE_INDEX_ADDR,v)
#define HWIO_MSS_CP_CODE_INDEX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CP_CODE_INDEX_ADDR,m,v,HWIO_MSS_CP_CODE_INDEX_IN)
#define HWIO_MSS_CP_CODE_INDEX_CP_FIRST_CODE_BMSK                                        0xffff
#define HWIO_MSS_CP_CODE_INDEX_CP_FIRST_CODE_SHFT                                           0x0

#define HWIO_MSS_CP_COEF1_ADDR                                                       (MSS_NAV_REG_BASE      + 0x00000724)
#define HWIO_MSS_CP_COEF1_OFFS                                                       (MSS_NAV_REG_BASE_OFFS + 0x00000724)
#define HWIO_MSS_CP_COEF1_RMSK                                                       0xffffffff
#define HWIO_MSS_CP_COEF1_IN          \
        in_dword_masked(HWIO_MSS_CP_COEF1_ADDR, HWIO_MSS_CP_COEF1_RMSK)
#define HWIO_MSS_CP_COEF1_INM(m)      \
        in_dword_masked(HWIO_MSS_CP_COEF1_ADDR, m)
#define HWIO_MSS_CP_COEF1_OUT(v)      \
        out_dword(HWIO_MSS_CP_COEF1_ADDR,v)
#define HWIO_MSS_CP_COEF1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CP_COEF1_ADDR,m,v,HWIO_MSS_CP_COEF1_IN)
#define HWIO_MSS_CP_COEF1_CP_H3_BMSK                                                 0xff000000
#define HWIO_MSS_CP_COEF1_CP_H3_SHFT                                                       0x18
#define HWIO_MSS_CP_COEF1_CP_H2_BMSK                                                   0xff0000
#define HWIO_MSS_CP_COEF1_CP_H2_SHFT                                                       0x10
#define HWIO_MSS_CP_COEF1_CP_H1_BMSK                                                     0xff00
#define HWIO_MSS_CP_COEF1_CP_H1_SHFT                                                        0x8
#define HWIO_MSS_CP_COEF1_CP_H0_BMSK                                                       0xff
#define HWIO_MSS_CP_COEF1_CP_H0_SHFT                                                        0x0

#define HWIO_MSS_CP_COEF2_ADDR                                                       (MSS_NAV_REG_BASE      + 0x00000728)
#define HWIO_MSS_CP_COEF2_OFFS                                                       (MSS_NAV_REG_BASE_OFFS + 0x00000728)
#define HWIO_MSS_CP_COEF2_RMSK                                                       0xffffffff
#define HWIO_MSS_CP_COEF2_IN          \
        in_dword_masked(HWIO_MSS_CP_COEF2_ADDR, HWIO_MSS_CP_COEF2_RMSK)
#define HWIO_MSS_CP_COEF2_INM(m)      \
        in_dword_masked(HWIO_MSS_CP_COEF2_ADDR, m)
#define HWIO_MSS_CP_COEF2_OUT(v)      \
        out_dword(HWIO_MSS_CP_COEF2_ADDR,v)
#define HWIO_MSS_CP_COEF2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CP_COEF2_ADDR,m,v,HWIO_MSS_CP_COEF2_IN)
#define HWIO_MSS_CP_COEF2_CP_H7_BMSK                                                 0xff000000
#define HWIO_MSS_CP_COEF2_CP_H7_SHFT                                                       0x18
#define HWIO_MSS_CP_COEF2_CP_H6_BMSK                                                   0xff0000
#define HWIO_MSS_CP_COEF2_CP_H6_SHFT                                                       0x10
#define HWIO_MSS_CP_COEF2_CP_H5_BMSK                                                     0xff00
#define HWIO_MSS_CP_COEF2_CP_H5_SHFT                                                        0x8
#define HWIO_MSS_CP_COEF2_CP_H4_BMSK                                                       0xff
#define HWIO_MSS_CP_COEF2_CP_H4_SHFT                                                        0x0

#define HWIO_MSS_CP_COEF3_ADDR                                                       (MSS_NAV_REG_BASE      + 0x0000072c)
#define HWIO_MSS_CP_COEF3_OFFS                                                       (MSS_NAV_REG_BASE_OFFS + 0x0000072c)
#define HWIO_MSS_CP_COEF3_RMSK                                                       0xffffffff
#define HWIO_MSS_CP_COEF3_IN          \
        in_dword_masked(HWIO_MSS_CP_COEF3_ADDR, HWIO_MSS_CP_COEF3_RMSK)
#define HWIO_MSS_CP_COEF3_INM(m)      \
        in_dword_masked(HWIO_MSS_CP_COEF3_ADDR, m)
#define HWIO_MSS_CP_COEF3_OUT(v)      \
        out_dword(HWIO_MSS_CP_COEF3_ADDR,v)
#define HWIO_MSS_CP_COEF3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CP_COEF3_ADDR,m,v,HWIO_MSS_CP_COEF3_IN)
#define HWIO_MSS_CP_COEF3_CP_H11_BMSK                                                0xff000000
#define HWIO_MSS_CP_COEF3_CP_H11_SHFT                                                      0x18
#define HWIO_MSS_CP_COEF3_CP_H10_BMSK                                                  0xff0000
#define HWIO_MSS_CP_COEF3_CP_H10_SHFT                                                      0x10
#define HWIO_MSS_CP_COEF3_CP_H9_BMSK                                                     0xff00
#define HWIO_MSS_CP_COEF3_CP_H9_SHFT                                                        0x8
#define HWIO_MSS_CP_COEF3_CP_H8_BMSK                                                       0xff
#define HWIO_MSS_CP_COEF3_CP_H8_SHFT                                                        0x0

#define HWIO_MSS_CP_COEF4_ADDR                                                       (MSS_NAV_REG_BASE      + 0x00000730)
#define HWIO_MSS_CP_COEF4_OFFS                                                       (MSS_NAV_REG_BASE_OFFS + 0x00000730)
#define HWIO_MSS_CP_COEF4_RMSK                                                       0xffffffff
#define HWIO_MSS_CP_COEF4_IN          \
        in_dword_masked(HWIO_MSS_CP_COEF4_ADDR, HWIO_MSS_CP_COEF4_RMSK)
#define HWIO_MSS_CP_COEF4_INM(m)      \
        in_dword_masked(HWIO_MSS_CP_COEF4_ADDR, m)
#define HWIO_MSS_CP_COEF4_OUT(v)      \
        out_dword(HWIO_MSS_CP_COEF4_ADDR,v)
#define HWIO_MSS_CP_COEF4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CP_COEF4_ADDR,m,v,HWIO_MSS_CP_COEF4_IN)
#define HWIO_MSS_CP_COEF4_CP_H15_BMSK                                                0xff000000
#define HWIO_MSS_CP_COEF4_CP_H15_SHFT                                                      0x18
#define HWIO_MSS_CP_COEF4_CP_H14_BMSK                                                  0xff0000
#define HWIO_MSS_CP_COEF4_CP_H14_SHFT                                                      0x10
#define HWIO_MSS_CP_COEF4_CP_H13_BMSK                                                    0xff00
#define HWIO_MSS_CP_COEF4_CP_H13_SHFT                                                       0x8
#define HWIO_MSS_CP_COEF4_CP_H12_BMSK                                                      0xff
#define HWIO_MSS_CP_COEF4_CP_H12_SHFT                                                       0x0

#define HWIO_MSS_CP_COEF5_ADDR                                                       (MSS_NAV_REG_BASE      + 0x00000734)
#define HWIO_MSS_CP_COEF5_OFFS                                                       (MSS_NAV_REG_BASE_OFFS + 0x00000734)
#define HWIO_MSS_CP_COEF5_RMSK                                                       0xffffffff
#define HWIO_MSS_CP_COEF5_IN          \
        in_dword_masked(HWIO_MSS_CP_COEF5_ADDR, HWIO_MSS_CP_COEF5_RMSK)
#define HWIO_MSS_CP_COEF5_INM(m)      \
        in_dword_masked(HWIO_MSS_CP_COEF5_ADDR, m)
#define HWIO_MSS_CP_COEF5_OUT(v)      \
        out_dword(HWIO_MSS_CP_COEF5_ADDR,v)
#define HWIO_MSS_CP_COEF5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CP_COEF5_ADDR,m,v,HWIO_MSS_CP_COEF5_IN)
#define HWIO_MSS_CP_COEF5_CP_H19_BMSK                                                0xff000000
#define HWIO_MSS_CP_COEF5_CP_H19_SHFT                                                      0x18
#define HWIO_MSS_CP_COEF5_CP_H18_BMSK                                                  0xff0000
#define HWIO_MSS_CP_COEF5_CP_H18_SHFT                                                      0x10
#define HWIO_MSS_CP_COEF5_CP_H17_BMSK                                                    0xff00
#define HWIO_MSS_CP_COEF5_CP_H17_SHFT                                                       0x8
#define HWIO_MSS_CP_COEF5_CP_H16_BMSK                                                      0xff
#define HWIO_MSS_CP_COEF5_CP_H16_SHFT                                                       0x0

#define HWIO_MSS_CP_COEF6_ADDR                                                       (MSS_NAV_REG_BASE      + 0x00000738)
#define HWIO_MSS_CP_COEF6_OFFS                                                       (MSS_NAV_REG_BASE_OFFS + 0x00000738)
#define HWIO_MSS_CP_COEF6_RMSK                                                       0xffffffff
#define HWIO_MSS_CP_COEF6_IN          \
        in_dword_masked(HWIO_MSS_CP_COEF6_ADDR, HWIO_MSS_CP_COEF6_RMSK)
#define HWIO_MSS_CP_COEF6_INM(m)      \
        in_dword_masked(HWIO_MSS_CP_COEF6_ADDR, m)
#define HWIO_MSS_CP_COEF6_OUT(v)      \
        out_dword(HWIO_MSS_CP_COEF6_ADDR,v)
#define HWIO_MSS_CP_COEF6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CP_COEF6_ADDR,m,v,HWIO_MSS_CP_COEF6_IN)
#define HWIO_MSS_CP_COEF6_CP_H23_BMSK                                                0xff000000
#define HWIO_MSS_CP_COEF6_CP_H23_SHFT                                                      0x18
#define HWIO_MSS_CP_COEF6_CP_H22_BMSK                                                  0xff0000
#define HWIO_MSS_CP_COEF6_CP_H22_SHFT                                                      0x10
#define HWIO_MSS_CP_COEF6_CP_H21_BMSK                                                    0xff00
#define HWIO_MSS_CP_COEF6_CP_H21_SHFT                                                       0x8
#define HWIO_MSS_CP_COEF6_CP_H20_BMSK                                                      0xff
#define HWIO_MSS_CP_COEF6_CP_H20_SHFT                                                       0x0

#define HWIO_MSS_CP_STATUS_ADDR                                                      (MSS_NAV_REG_BASE      + 0x0000073c)
#define HWIO_MSS_CP_STATUS_OFFS                                                      (MSS_NAV_REG_BASE_OFFS + 0x0000073c)
#define HWIO_MSS_CP_STATUS_RMSK                                                      0x3fffffff
#define HWIO_MSS_CP_STATUS_IN          \
        in_dword_masked(HWIO_MSS_CP_STATUS_ADDR, HWIO_MSS_CP_STATUS_RMSK)
#define HWIO_MSS_CP_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_CP_STATUS_ADDR, m)
#define HWIO_MSS_CP_STATUS_CP_STALL_CNT_BMSK                                         0x3fffffc0
#define HWIO_MSS_CP_STATUS_CP_STALL_CNT_SHFT                                                0x6
#define HWIO_MSS_CP_STATUS_CP_STALL_BMSK                                                   0x20
#define HWIO_MSS_CP_STATUS_CP_STALL_SHFT                                                    0x5
#define HWIO_MSS_CP_STATUS_CP_MEMB_EMPTY_BMSK                                              0x10
#define HWIO_MSS_CP_STATUS_CP_MEMB_EMPTY_SHFT                                               0x4
#define HWIO_MSS_CP_STATUS_CP_MEMA_EMPTY_BMSK                                               0x8
#define HWIO_MSS_CP_STATUS_CP_MEMA_EMPTY_SHFT                                               0x3
#define HWIO_MSS_CP_STATUS_CP_ACTIVE_BMSK                                                   0x4
#define HWIO_MSS_CP_STATUS_CP_ACTIVE_SHFT                                                   0x2
#define HWIO_MSS_CP_STATUS_CP_READY_BMSK                                                    0x2
#define HWIO_MSS_CP_STATUS_CP_READY_SHFT                                                    0x1
#define HWIO_MSS_CP_STATUS_CP_ERROR_BMSK                                                    0x1
#define HWIO_MSS_CP_STATUS_CP_ERROR_SHFT                                                    0x0

#define HWIO_MSS_CCP_BREAKPOINT_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00000800)
#define HWIO_MSS_CCP_BREAKPOINT_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00000800)
#define HWIO_MSS_CCP_BREAKPOINT_RMSK                                                   0x1fffff
#define HWIO_MSS_CCP_BREAKPOINT_IN          \
        in_dword_masked(HWIO_MSS_CCP_BREAKPOINT_ADDR, HWIO_MSS_CCP_BREAKPOINT_RMSK)
#define HWIO_MSS_CCP_BREAKPOINT_INM(m)      \
        in_dword_masked(HWIO_MSS_CCP_BREAKPOINT_ADDR, m)
#define HWIO_MSS_CCP_BREAKPOINT_OUT(v)      \
        out_dword(HWIO_MSS_CCP_BREAKPOINT_ADDR,v)
#define HWIO_MSS_CCP_BREAKPOINT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CCP_BREAKPOINT_ADDR,m,v,HWIO_MSS_CCP_BREAKPOINT_IN)
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SET_BMSK                                    0x100000
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SET_SHFT                                        0x14
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_BMSK                                  0xf0000
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_SHFT                                     0x10
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_PC_FVAL                                   0x0
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_PS_FVAL                                   0x1
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_G0_FVAL                                   0x2
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_G1_FVAL                                   0x3
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_G2_FVAL                                   0x4
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_G3_FVAL                                   0x5
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_G4_FVAL                                   0x6
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_G5_FVAL                                   0x7
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_G6_FVAL                                   0x8
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_G7_FVAL                                   0x9
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_P0_FVAL                                   0xa
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_P1_FVAL                                   0xb
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_P2_FVAL                                   0xc
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_UNUSED1_FVAL                              0xd
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_UNUSED2_FVAL                              0xe
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_SELECT_UNUSED3_FVAL                              0xf
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_VALUE_BMSK                                    0xffff
#define HWIO_MSS_CCP_BREAKPOINT_CCP_BRKPNT_VALUE_SHFT                                       0x0

#define HWIO_MSS_CCP_BREAK_STATE_ADDR                                                (MSS_NAV_REG_BASE      + 0x00000804)
#define HWIO_MSS_CCP_BREAK_STATE_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x00000804)
#define HWIO_MSS_CCP_BREAK_STATE_RMSK                                                       0x1
#define HWIO_MSS_CCP_BREAK_STATE_IN          \
        in_dword_masked(HWIO_MSS_CCP_BREAK_STATE_ADDR, HWIO_MSS_CCP_BREAK_STATE_RMSK)
#define HWIO_MSS_CCP_BREAK_STATE_INM(m)      \
        in_dword_masked(HWIO_MSS_CCP_BREAK_STATE_ADDR, m)
#define HWIO_MSS_CCP_BREAK_STATE_CCP_BREAK_STATE_BMSK                                       0x1
#define HWIO_MSS_CCP_BREAK_STATE_CCP_BREAK_STATE_SHFT                                       0x0

#define HWIO_MSS_CCP_PROG_STATUS_ADDR                                                (MSS_NAV_REG_BASE      + 0x00000808)
#define HWIO_MSS_CCP_PROG_STATUS_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x00000808)
#define HWIO_MSS_CCP_PROG_STATUS_RMSK                                                   0xf03ff
#define HWIO_MSS_CCP_PROG_STATUS_IN          \
        in_dword_masked(HWIO_MSS_CCP_PROG_STATUS_ADDR, HWIO_MSS_CCP_PROG_STATUS_RMSK)
#define HWIO_MSS_CCP_PROG_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_CCP_PROG_STATUS_ADDR, m)
#define HWIO_MSS_CCP_PROG_STATUS_CCP_FLAG_V_BMSK                                        0x80000
#define HWIO_MSS_CCP_PROG_STATUS_CCP_FLAG_V_SHFT                                           0x13
#define HWIO_MSS_CCP_PROG_STATUS_CCP_FLAG_N_BMSK                                        0x40000
#define HWIO_MSS_CCP_PROG_STATUS_CCP_FLAG_N_SHFT                                           0x12
#define HWIO_MSS_CCP_PROG_STATUS_CCP_FLAG_C_BMSK                                        0x20000
#define HWIO_MSS_CCP_PROG_STATUS_CCP_FLAG_C_SHFT                                           0x11
#define HWIO_MSS_CCP_PROG_STATUS_CCP_FLAG_Z_BMSK                                        0x10000
#define HWIO_MSS_CCP_PROG_STATUS_CCP_FLAG_Z_SHFT                                           0x10
#define HWIO_MSS_CCP_PROG_STATUS_CCP_PC_BMSK                                              0x3ff
#define HWIO_MSS_CCP_PROG_STATUS_CCP_PC_SHFT                                                0x0

#define HWIO_MSS_CCP_G10_STATUS_ADDR                                                 (MSS_NAV_REG_BASE      + 0x0000080c)
#define HWIO_MSS_CCP_G10_STATUS_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x0000080c)
#define HWIO_MSS_CCP_G10_STATUS_RMSK                                                 0xffffffff
#define HWIO_MSS_CCP_G10_STATUS_IN          \
        in_dword_masked(HWIO_MSS_CCP_G10_STATUS_ADDR, HWIO_MSS_CCP_G10_STATUS_RMSK)
#define HWIO_MSS_CCP_G10_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_CCP_G10_STATUS_ADDR, m)
#define HWIO_MSS_CCP_G10_STATUS_CCP_G1_BMSK                                          0xffff0000
#define HWIO_MSS_CCP_G10_STATUS_CCP_G1_SHFT                                                0x10
#define HWIO_MSS_CCP_G10_STATUS_CCP_G0_BMSK                                              0xffff
#define HWIO_MSS_CCP_G10_STATUS_CCP_G0_SHFT                                                 0x0

#define HWIO_MSS_CCP_G32_STATUS_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00000810)
#define HWIO_MSS_CCP_G32_STATUS_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00000810)
#define HWIO_MSS_CCP_G32_STATUS_RMSK                                                 0xffffffff
#define HWIO_MSS_CCP_G32_STATUS_IN          \
        in_dword_masked(HWIO_MSS_CCP_G32_STATUS_ADDR, HWIO_MSS_CCP_G32_STATUS_RMSK)
#define HWIO_MSS_CCP_G32_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_CCP_G32_STATUS_ADDR, m)
#define HWIO_MSS_CCP_G32_STATUS_CCP_G3_BMSK                                          0xffff0000
#define HWIO_MSS_CCP_G32_STATUS_CCP_G3_SHFT                                                0x10
#define HWIO_MSS_CCP_G32_STATUS_CCP_G2_BMSK                                              0xffff
#define HWIO_MSS_CCP_G32_STATUS_CCP_G2_SHFT                                                 0x0

#define HWIO_MSS_CCP_G54_STATUS_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00000814)
#define HWIO_MSS_CCP_G54_STATUS_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00000814)
#define HWIO_MSS_CCP_G54_STATUS_RMSK                                                 0xffffffff
#define HWIO_MSS_CCP_G54_STATUS_IN          \
        in_dword_masked(HWIO_MSS_CCP_G54_STATUS_ADDR, HWIO_MSS_CCP_G54_STATUS_RMSK)
#define HWIO_MSS_CCP_G54_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_CCP_G54_STATUS_ADDR, m)
#define HWIO_MSS_CCP_G54_STATUS_CCP_G5_BMSK                                          0xffff0000
#define HWIO_MSS_CCP_G54_STATUS_CCP_G5_SHFT                                                0x10
#define HWIO_MSS_CCP_G54_STATUS_CCP_G4_BMSK                                              0xffff
#define HWIO_MSS_CCP_G54_STATUS_CCP_G4_SHFT                                                 0x0

#define HWIO_MSS_CCP_G76_STATUS_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00000818)
#define HWIO_MSS_CCP_G76_STATUS_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00000818)
#define HWIO_MSS_CCP_G76_STATUS_RMSK                                                 0xffffffff
#define HWIO_MSS_CCP_G76_STATUS_IN          \
        in_dword_masked(HWIO_MSS_CCP_G76_STATUS_ADDR, HWIO_MSS_CCP_G76_STATUS_RMSK)
#define HWIO_MSS_CCP_G76_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_CCP_G76_STATUS_ADDR, m)
#define HWIO_MSS_CCP_G76_STATUS_CCP_G7_BMSK                                          0xffff0000
#define HWIO_MSS_CCP_G76_STATUS_CCP_G7_SHFT                                                0x10
#define HWIO_MSS_CCP_G76_STATUS_CCP_G6_BMSK                                              0xffff
#define HWIO_MSS_CCP_G76_STATUS_CCP_G6_SHFT                                                 0x0

#define HWIO_MSS_CCP_P10_STATUS_ADDR                                                 (MSS_NAV_REG_BASE      + 0x0000081c)
#define HWIO_MSS_CCP_P10_STATUS_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x0000081c)
#define HWIO_MSS_CCP_P10_STATUS_RMSK                                                 0xffffffff
#define HWIO_MSS_CCP_P10_STATUS_IN          \
        in_dword_masked(HWIO_MSS_CCP_P10_STATUS_ADDR, HWIO_MSS_CCP_P10_STATUS_RMSK)
#define HWIO_MSS_CCP_P10_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_CCP_P10_STATUS_ADDR, m)
#define HWIO_MSS_CCP_P10_STATUS_CCP_P1_BMSK                                          0xffff0000
#define HWIO_MSS_CCP_P10_STATUS_CCP_P1_SHFT                                                0x10
#define HWIO_MSS_CCP_P10_STATUS_CCP_P0_BMSK                                              0xffff
#define HWIO_MSS_CCP_P10_STATUS_CCP_P0_SHFT                                                 0x0

#define HWIO_MSS_CCP_P2_STATUS_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000820)
#define HWIO_MSS_CCP_P2_STATUS_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000820)
#define HWIO_MSS_CCP_P2_STATUS_RMSK                                                      0xffff
#define HWIO_MSS_CCP_P2_STATUS_IN          \
        in_dword_masked(HWIO_MSS_CCP_P2_STATUS_ADDR, HWIO_MSS_CCP_P2_STATUS_RMSK)
#define HWIO_MSS_CCP_P2_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_CCP_P2_STATUS_ADDR, m)
#define HWIO_MSS_CCP_P2_STATUS_CCP_P2_BMSK                                               0xffff
#define HWIO_MSS_CCP_P2_STATUS_CCP_P2_SHFT                                                  0x0

#define HWIO_MSS_SM_ADDR_BEGIN_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00040000)
#define HWIO_MSS_SM_ADDR_BEGIN_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00040000)
#define HWIO_MSS_SM_ADDR_BEGIN_RMSK                                                  0xffffffff
#define HWIO_MSS_SM_ADDR_BEGIN_IN          \
        in_dword_masked(HWIO_MSS_SM_ADDR_BEGIN_ADDR, HWIO_MSS_SM_ADDR_BEGIN_RMSK)
#define HWIO_MSS_SM_ADDR_BEGIN_INM(m)      \
        in_dword_masked(HWIO_MSS_SM_ADDR_BEGIN_ADDR, m)
#define HWIO_MSS_SM_ADDR_BEGIN_OUT(v)      \
        out_dword(HWIO_MSS_SM_ADDR_BEGIN_ADDR,v)
#define HWIO_MSS_SM_ADDR_BEGIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_SM_ADDR_BEGIN_ADDR,m,v,HWIO_MSS_SM_ADDR_BEGIN_IN)
#define HWIO_MSS_SM_ADDR_BEGIN_SM_ADDR_BEGIN_BMSK                                    0xffffffff
#define HWIO_MSS_SM_ADDR_BEGIN_SM_ADDR_BEGIN_SHFT                                           0x0

#define HWIO_MSS_SM_ADDR_END_ADDR                                                    (MSS_NAV_REG_BASE      + 0x0004effc)
#define HWIO_MSS_SM_ADDR_END_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x0004effc)
#define HWIO_MSS_SM_ADDR_END_RMSK                                                    0xffffffff
#define HWIO_MSS_SM_ADDR_END_IN          \
        in_dword_masked(HWIO_MSS_SM_ADDR_END_ADDR, HWIO_MSS_SM_ADDR_END_RMSK)
#define HWIO_MSS_SM_ADDR_END_INM(m)      \
        in_dword_masked(HWIO_MSS_SM_ADDR_END_ADDR, m)
#define HWIO_MSS_SM_ADDR_END_OUT(v)      \
        out_dword(HWIO_MSS_SM_ADDR_END_ADDR,v)
#define HWIO_MSS_SM_ADDR_END_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_SM_ADDR_END_ADDR,m,v,HWIO_MSS_SM_ADDR_END_IN)
#define HWIO_MSS_SM_ADDR_END_SM_ADDR_END_BMSK                                        0xffffffff
#define HWIO_MSS_SM_ADDR_END_SM_ADDR_END_SHFT                                               0x0

#define HWIO_MSS_GPM_ADDR_BEGIN_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00004000)
#define HWIO_MSS_GPM_ADDR_BEGIN_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00004000)
#define HWIO_MSS_GPM_ADDR_BEGIN_RMSK                                                 0xffffffff
#define HWIO_MSS_GPM_ADDR_BEGIN_IN          \
        in_dword_masked(HWIO_MSS_GPM_ADDR_BEGIN_ADDR, HWIO_MSS_GPM_ADDR_BEGIN_RMSK)
#define HWIO_MSS_GPM_ADDR_BEGIN_INM(m)      \
        in_dword_masked(HWIO_MSS_GPM_ADDR_BEGIN_ADDR, m)
#define HWIO_MSS_GPM_ADDR_BEGIN_OUT(v)      \
        out_dword(HWIO_MSS_GPM_ADDR_BEGIN_ADDR,v)
#define HWIO_MSS_GPM_ADDR_BEGIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GPM_ADDR_BEGIN_ADDR,m,v,HWIO_MSS_GPM_ADDR_BEGIN_IN)
#define HWIO_MSS_GPM_ADDR_BEGIN_GPM_ADDR_BEGIN_BMSK                                  0xffffffff
#define HWIO_MSS_GPM_ADDR_BEGIN_GPM_ADDR_BEGIN_SHFT                                         0x0

#define HWIO_MSS_GPM_ADDR_END_ADDR                                                   (MSS_NAV_REG_BASE      + 0x000047fc)
#define HWIO_MSS_GPM_ADDR_END_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x000047fc)
#define HWIO_MSS_GPM_ADDR_END_RMSK                                                   0xffffffff
#define HWIO_MSS_GPM_ADDR_END_IN          \
        in_dword_masked(HWIO_MSS_GPM_ADDR_END_ADDR, HWIO_MSS_GPM_ADDR_END_RMSK)
#define HWIO_MSS_GPM_ADDR_END_INM(m)      \
        in_dword_masked(HWIO_MSS_GPM_ADDR_END_ADDR, m)
#define HWIO_MSS_GPM_ADDR_END_OUT(v)      \
        out_dword(HWIO_MSS_GPM_ADDR_END_ADDR,v)
#define HWIO_MSS_GPM_ADDR_END_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GPM_ADDR_END_ADDR,m,v,HWIO_MSS_GPM_ADDR_END_IN)
#define HWIO_MSS_GPM_ADDR_END_GPM_ADDR_END_BMSK                                      0xffffffff
#define HWIO_MSS_GPM_ADDR_END_GPM_ADDR_END_SHFT                                             0x0

#define HWIO_MSS_GDM_ADDR_BEGIN_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00008000)
#define HWIO_MSS_GDM_ADDR_BEGIN_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00008000)
#define HWIO_MSS_GDM_ADDR_BEGIN_RMSK                                                 0xffffffff
#define HWIO_MSS_GDM_ADDR_BEGIN_IN          \
        in_dword_masked(HWIO_MSS_GDM_ADDR_BEGIN_ADDR, HWIO_MSS_GDM_ADDR_BEGIN_RMSK)
#define HWIO_MSS_GDM_ADDR_BEGIN_INM(m)      \
        in_dword_masked(HWIO_MSS_GDM_ADDR_BEGIN_ADDR, m)
#define HWIO_MSS_GDM_ADDR_BEGIN_OUT(v)      \
        out_dword(HWIO_MSS_GDM_ADDR_BEGIN_ADDR,v)
#define HWIO_MSS_GDM_ADDR_BEGIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GDM_ADDR_BEGIN_ADDR,m,v,HWIO_MSS_GDM_ADDR_BEGIN_IN)
#define HWIO_MSS_GDM_ADDR_BEGIN_GDM_ADDR_BEGIN_BMSK                                  0xffffffff
#define HWIO_MSS_GDM_ADDR_BEGIN_GDM_ADDR_BEGIN_SHFT                                         0x0

#define HWIO_MSS_GDM_ADDR_END_ADDR                                                   (MSS_NAV_REG_BASE      + 0x000087fc)
#define HWIO_MSS_GDM_ADDR_END_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x000087fc)
#define HWIO_MSS_GDM_ADDR_END_RMSK                                                   0xffffffff
#define HWIO_MSS_GDM_ADDR_END_IN          \
        in_dword_masked(HWIO_MSS_GDM_ADDR_END_ADDR, HWIO_MSS_GDM_ADDR_END_RMSK)
#define HWIO_MSS_GDM_ADDR_END_INM(m)      \
        in_dword_masked(HWIO_MSS_GDM_ADDR_END_ADDR, m)
#define HWIO_MSS_GDM_ADDR_END_OUT(v)      \
        out_dword(HWIO_MSS_GDM_ADDR_END_ADDR,v)
#define HWIO_MSS_GDM_ADDR_END_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GDM_ADDR_END_ADDR,m,v,HWIO_MSS_GDM_ADDR_END_IN)
#define HWIO_MSS_GDM_ADDR_END_GDM_ADDR_END_BMSK                                      0xffffffff
#define HWIO_MSS_GDM_ADDR_END_GDM_ADDR_END_SHFT                                             0x0

#define HWIO_MSS_CMA_ADDR_BEGIN_ADDR                                                 (MSS_NAV_REG_BASE      + 0x0000c000)
#define HWIO_MSS_CMA_ADDR_BEGIN_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x0000c000)
#define HWIO_MSS_CMA_ADDR_BEGIN_RMSK                                                 0xffffffff
#define HWIO_MSS_CMA_ADDR_BEGIN_IN          \
        in_dword_masked(HWIO_MSS_CMA_ADDR_BEGIN_ADDR, HWIO_MSS_CMA_ADDR_BEGIN_RMSK)
#define HWIO_MSS_CMA_ADDR_BEGIN_INM(m)      \
        in_dword_masked(HWIO_MSS_CMA_ADDR_BEGIN_ADDR, m)
#define HWIO_MSS_CMA_ADDR_BEGIN_OUT(v)      \
        out_dword(HWIO_MSS_CMA_ADDR_BEGIN_ADDR,v)
#define HWIO_MSS_CMA_ADDR_BEGIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CMA_ADDR_BEGIN_ADDR,m,v,HWIO_MSS_CMA_ADDR_BEGIN_IN)
#define HWIO_MSS_CMA_ADDR_BEGIN_CMA_ADDR_BEGIN_BMSK                                  0xffffffff
#define HWIO_MSS_CMA_ADDR_BEGIN_CMA_ADDR_BEGIN_SHFT                                         0x0

#define HWIO_MSS_CMA_ADDR_END_ADDR                                                   (MSS_NAV_REG_BASE      + 0x0000edfc)
#define HWIO_MSS_CMA_ADDR_END_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x0000edfc)
#define HWIO_MSS_CMA_ADDR_END_RMSK                                                   0xffffffff
#define HWIO_MSS_CMA_ADDR_END_IN          \
        in_dword_masked(HWIO_MSS_CMA_ADDR_END_ADDR, HWIO_MSS_CMA_ADDR_END_RMSK)
#define HWIO_MSS_CMA_ADDR_END_INM(m)      \
        in_dword_masked(HWIO_MSS_CMA_ADDR_END_ADDR, m)
#define HWIO_MSS_CMA_ADDR_END_OUT(v)      \
        out_dword(HWIO_MSS_CMA_ADDR_END_ADDR,v)
#define HWIO_MSS_CMA_ADDR_END_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CMA_ADDR_END_ADDR,m,v,HWIO_MSS_CMA_ADDR_END_IN)
#define HWIO_MSS_CMA_ADDR_END_CMA_ADDR_END_BMSK                                      0xffffffff
#define HWIO_MSS_CMA_ADDR_END_CMA_ADDR_END_SHFT                                             0x0

#define HWIO_MSS_CMB_ADDR_BEGIN_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00010000)
#define HWIO_MSS_CMB_ADDR_BEGIN_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00010000)
#define HWIO_MSS_CMB_ADDR_BEGIN_RMSK                                                 0xffffffff
#define HWIO_MSS_CMB_ADDR_BEGIN_IN          \
        in_dword_masked(HWIO_MSS_CMB_ADDR_BEGIN_ADDR, HWIO_MSS_CMB_ADDR_BEGIN_RMSK)
#define HWIO_MSS_CMB_ADDR_BEGIN_INM(m)      \
        in_dword_masked(HWIO_MSS_CMB_ADDR_BEGIN_ADDR, m)
#define HWIO_MSS_CMB_ADDR_BEGIN_OUT(v)      \
        out_dword(HWIO_MSS_CMB_ADDR_BEGIN_ADDR,v)
#define HWIO_MSS_CMB_ADDR_BEGIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CMB_ADDR_BEGIN_ADDR,m,v,HWIO_MSS_CMB_ADDR_BEGIN_IN)
#define HWIO_MSS_CMB_ADDR_BEGIN_CMB_ADDR_BEGIN_BMSK                                  0xffffffff
#define HWIO_MSS_CMB_ADDR_BEGIN_CMB_ADDR_BEGIN_SHFT                                         0x0

#define HWIO_MSS_CMB_ADDR_END_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00012dfc)
#define HWIO_MSS_CMB_ADDR_END_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00012dfc)
#define HWIO_MSS_CMB_ADDR_END_RMSK                                                   0xffffffff
#define HWIO_MSS_CMB_ADDR_END_IN          \
        in_dword_masked(HWIO_MSS_CMB_ADDR_END_ADDR, HWIO_MSS_CMB_ADDR_END_RMSK)
#define HWIO_MSS_CMB_ADDR_END_INM(m)      \
        in_dword_masked(HWIO_MSS_CMB_ADDR_END_ADDR, m)
#define HWIO_MSS_CMB_ADDR_END_OUT(v)      \
        out_dword(HWIO_MSS_CMB_ADDR_END_ADDR,v)
#define HWIO_MSS_CMB_ADDR_END_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CMB_ADDR_END_ADDR,m,v,HWIO_MSS_CMB_ADDR_END_IN)
#define HWIO_MSS_CMB_ADDR_END_CMB_ADDR_END_BMSK                                      0xffffffff
#define HWIO_MSS_CMB_ADDR_END_CMB_ADDR_END_SHFT                                             0x0

#define HWIO_MSS_VM_ADDR_BEGIN_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00018000)
#define HWIO_MSS_VM_ADDR_BEGIN_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00018000)
#define HWIO_MSS_VM_ADDR_BEGIN_RMSK                                                  0xffffffff
#define HWIO_MSS_VM_ADDR_BEGIN_IN          \
        in_dword_masked(HWIO_MSS_VM_ADDR_BEGIN_ADDR, HWIO_MSS_VM_ADDR_BEGIN_RMSK)
#define HWIO_MSS_VM_ADDR_BEGIN_INM(m)      \
        in_dword_masked(HWIO_MSS_VM_ADDR_BEGIN_ADDR, m)
#define HWIO_MSS_VM_ADDR_BEGIN_OUT(v)      \
        out_dword(HWIO_MSS_VM_ADDR_BEGIN_ADDR,v)
#define HWIO_MSS_VM_ADDR_BEGIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_VM_ADDR_BEGIN_ADDR,m,v,HWIO_MSS_VM_ADDR_BEGIN_IN)
#define HWIO_MSS_VM_ADDR_BEGIN_VM_ADDR_BEGIN_BMSK                                    0xffffffff
#define HWIO_MSS_VM_ADDR_BEGIN_VM_ADDR_BEGIN_SHFT                                           0x0

#define HWIO_MSS_VM_ADDR_END_ADDR                                                    (MSS_NAV_REG_BASE      + 0x00018ffc)
#define HWIO_MSS_VM_ADDR_END_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x00018ffc)
#define HWIO_MSS_VM_ADDR_END_RMSK                                                    0xffffffff
#define HWIO_MSS_VM_ADDR_END_IN          \
        in_dword_masked(HWIO_MSS_VM_ADDR_END_ADDR, HWIO_MSS_VM_ADDR_END_RMSK)
#define HWIO_MSS_VM_ADDR_END_INM(m)      \
        in_dword_masked(HWIO_MSS_VM_ADDR_END_ADDR, m)
#define HWIO_MSS_VM_ADDR_END_OUT(v)      \
        out_dword(HWIO_MSS_VM_ADDR_END_ADDR,v)
#define HWIO_MSS_VM_ADDR_END_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_VM_ADDR_END_ADDR,m,v,HWIO_MSS_VM_ADDR_END_IN)
#define HWIO_MSS_VM_ADDR_END_VM_ADDR_END_BMSK                                        0xffffffff
#define HWIO_MSS_VM_ADDR_END_VM_ADDR_END_SHFT                                               0x0

#define HWIO_MSS_PM_ADDR_BEGIN_ADDR                                                  (MSS_NAV_REG_BASE      + 0x0001c000)
#define HWIO_MSS_PM_ADDR_BEGIN_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x0001c000)
#define HWIO_MSS_PM_ADDR_BEGIN_RMSK                                                  0xffffffff
#define HWIO_MSS_PM_ADDR_BEGIN_IN          \
        in_dword_masked(HWIO_MSS_PM_ADDR_BEGIN_ADDR, HWIO_MSS_PM_ADDR_BEGIN_RMSK)
#define HWIO_MSS_PM_ADDR_BEGIN_INM(m)      \
        in_dword_masked(HWIO_MSS_PM_ADDR_BEGIN_ADDR, m)
#define HWIO_MSS_PM_ADDR_BEGIN_OUT(v)      \
        out_dword(HWIO_MSS_PM_ADDR_BEGIN_ADDR,v)
#define HWIO_MSS_PM_ADDR_BEGIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_PM_ADDR_BEGIN_ADDR,m,v,HWIO_MSS_PM_ADDR_BEGIN_IN)
#define HWIO_MSS_PM_ADDR_BEGIN_PM_ADDR_BEGIN_BMSK                                    0xffffffff
#define HWIO_MSS_PM_ADDR_BEGIN_PM_ADDR_BEGIN_SHFT                                           0x0

#define HWIO_MSS_PM_ADDR_END_ADDR                                                    (MSS_NAV_REG_BASE      + 0x0001cffc)
#define HWIO_MSS_PM_ADDR_END_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x0001cffc)
#define HWIO_MSS_PM_ADDR_END_RMSK                                                    0xffffffff
#define HWIO_MSS_PM_ADDR_END_IN          \
        in_dword_masked(HWIO_MSS_PM_ADDR_END_ADDR, HWIO_MSS_PM_ADDR_END_RMSK)
#define HWIO_MSS_PM_ADDR_END_INM(m)      \
        in_dword_masked(HWIO_MSS_PM_ADDR_END_ADDR, m)
#define HWIO_MSS_PM_ADDR_END_OUT(v)      \
        out_dword(HWIO_MSS_PM_ADDR_END_ADDR,v)
#define HWIO_MSS_PM_ADDR_END_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_PM_ADDR_END_ADDR,m,v,HWIO_MSS_PM_ADDR_END_IN)
#define HWIO_MSS_PM_ADDR_END_PM_ADDR_END_BMSK                                        0xffffffff
#define HWIO_MSS_PM_ADDR_END_PM_ADDR_END_SHFT                                               0x0

#define HWIO_MSS_CCM_START_CMD_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00014000)
#define HWIO_MSS_CCM_START_CMD_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00014000)
#define HWIO_MSS_CCM_START_CMD_RMSK                                                  0x7fffffff
#define HWIO_MSS_CCM_START_CMD_IN          \
        in_dword_masked(HWIO_MSS_CCM_START_CMD_ADDR, HWIO_MSS_CCM_START_CMD_RMSK)
#define HWIO_MSS_CCM_START_CMD_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_START_CMD_ADDR, m)
#define HWIO_MSS_CCM_START_CMD_OUT(v)      \
        out_dword(HWIO_MSS_CCM_START_CMD_ADDR,v)
#define HWIO_MSS_CCM_START_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CCM_START_CMD_ADDR,m,v,HWIO_MSS_CCM_START_CMD_IN)
#define HWIO_MSS_CCM_START_CMD_CCM_FIRST_MEMORY_BMSK                                 0x40000000
#define HWIO_MSS_CCM_START_CMD_CCM_FIRST_MEMORY_SHFT                                       0x1e
#define HWIO_MSS_CCM_START_CMD_CCM_WAIT_RTC_BMSK                                     0x3ffffc00
#define HWIO_MSS_CCM_START_CMD_CCM_WAIT_RTC_SHFT                                            0xa
#define HWIO_MSS_CCM_START_CMD_CCM_NR_MS_BMSK                                             0x3e0
#define HWIO_MSS_CCM_START_CMD_CCM_NR_MS_SHFT                                               0x5
#define HWIO_MSS_CCM_START_CMD_CCM_MODE_BMSK                                               0x1f
#define HWIO_MSS_CCM_START_CMD_CCM_MODE_SHFT                                                0x0

#define HWIO_MSS_CCM_WORD1_CMD_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00014004)
#define HWIO_MSS_CCM_WORD1_CMD_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00014004)
#define HWIO_MSS_CCM_WORD1_CMD_RMSK                                                  0xffffffff
#define HWIO_MSS_CCM_WORD1_CMD_IN          \
        in_dword_masked(HWIO_MSS_CCM_WORD1_CMD_ADDR, HWIO_MSS_CCM_WORD1_CMD_RMSK)
#define HWIO_MSS_CCM_WORD1_CMD_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_WORD1_CMD_ADDR, m)
#define HWIO_MSS_CCM_WORD1_CMD_OUT(v)      \
        out_dword(HWIO_MSS_CCM_WORD1_CMD_ADDR,v)
#define HWIO_MSS_CCM_WORD1_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CCM_WORD1_CMD_ADDR,m,v,HWIO_MSS_CCM_WORD1_CMD_IN)
#define HWIO_MSS_CCM_WORD1_CMD_CCM_SEGMENT_TYPE_BMSK                                 0x80000000
#define HWIO_MSS_CCM_WORD1_CMD_CCM_SEGMENT_TYPE_SHFT                                       0x1f
#define HWIO_MSS_CCM_WORD1_CMD_CCM_SEGMENT_TYPE_FULL_FVAL                                   0x0
#define HWIO_MSS_CCM_WORD1_CMD_CCM_SEGMENT_TYPE_PART_FVAL                                   0x1
#define HWIO_MSS_CCM_WORD1_CMD_CCM_SEGMENT_TERM_BMSK                                 0x40000000
#define HWIO_MSS_CCM_WORD1_CMD_CCM_SEGMENT_TERM_SHFT                                       0x1e
#define HWIO_MSS_CCM_WORD1_CMD_CCM_SEGMENT_TERM_BEGIN_FVAL                                  0x0
#define HWIO_MSS_CCM_WORD1_CMD_CCM_SEGMENT_TERM_END_FVAL                                    0x1
#define HWIO_MSS_CCM_WORD1_CMD_CCM_NR_CORRS_BMSK                                     0x3fe00000
#define HWIO_MSS_CCM_WORD1_CMD_CCM_NR_CORRS_SHFT                                           0x15
#define HWIO_MSS_CCM_WORD1_CMD_CCM_BIT1_BMSK                                           0x100000
#define HWIO_MSS_CCM_WORD1_CMD_CCM_BIT1_SHFT                                               0x14
#define HWIO_MSS_CCM_WORD1_CMD_CCM_BIT2_BMSK                                            0x80000
#define HWIO_MSS_CCM_WORD1_CMD_CCM_BIT2_SHFT                                               0x13
#define HWIO_MSS_CCM_WORD1_CMD_CCM_TOGGLE_MEMORY_BMSK                                   0x40000
#define HWIO_MSS_CCM_WORD1_CMD_CCM_TOGGLE_MEMORY_SHFT                                      0x12
#define HWIO_MSS_CCM_WORD1_CMD_CCM_RESULT_BITS_BMSK                                     0x20000
#define HWIO_MSS_CCM_WORD1_CMD_CCM_RESULT_BITS_SHFT                                        0x11
#define HWIO_MSS_CCM_WORD1_CMD_CCM_SAT_BITS_BMSK                                        0x10000
#define HWIO_MSS_CCM_WORD1_CMD_CCM_SAT_BITS_SHFT                                           0x10
#define HWIO_MSS_CCM_WORD1_CMD_CCM_SCALE_BMSK                                            0xf000
#define HWIO_MSS_CCM_WORD1_CMD_CCM_SCALE_SHFT                                               0xc
#define HWIO_MSS_CCM_WORD1_CMD_CCM_FINE_SCALE_BMSK                                        0x800
#define HWIO_MSS_CCM_WORD1_CMD_CCM_FINE_SCALE_SHFT                                          0xb
#define HWIO_MSS_CCM_WORD1_CMD_CCM_SUBCH_BMSK                                             0x780
#define HWIO_MSS_CCM_WORD1_CMD_CCM_SUBCH_SHFT                                               0x7
#define HWIO_MSS_CCM_WORD1_CMD_CCM_CH_BMSK                                                 0x60
#define HWIO_MSS_CCM_WORD1_CMD_CCM_CH_SHFT                                                  0x5
#define HWIO_MSS_CCM_WORD1_CMD_CCM_MODE_BMSK                                               0x1f
#define HWIO_MSS_CCM_WORD1_CMD_CCM_MODE_SHFT                                                0x0

#define HWIO_MSS_CCM_WORD2_CMD_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00014008)
#define HWIO_MSS_CCM_WORD2_CMD_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00014008)
#define HWIO_MSS_CCM_WORD2_CMD_RMSK                                                  0xffffffff
#define HWIO_MSS_CCM_WORD2_CMD_IN          \
        in_dword_masked(HWIO_MSS_CCM_WORD2_CMD_ADDR, HWIO_MSS_CCM_WORD2_CMD_RMSK)
#define HWIO_MSS_CCM_WORD2_CMD_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_WORD2_CMD_ADDR, m)
#define HWIO_MSS_CCM_WORD2_CMD_OUT(v)      \
        out_dword(HWIO_MSS_CCM_WORD2_CMD_ADDR,v)
#define HWIO_MSS_CCM_WORD2_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CCM_WORD2_CMD_ADDR,m,v,HWIO_MSS_CCM_WORD2_CMD_IN)
#define HWIO_MSS_CCM_WORD2_CMD_CCM_PHASE_BMSK                                        0xff000000
#define HWIO_MSS_CCM_WORD2_CMD_CCM_PHASE_SHFT                                              0x18
#define HWIO_MSS_CCM_WORD2_CMD_CCM_FREQ_BMSK                                           0xffffff
#define HWIO_MSS_CCM_WORD2_CMD_CCM_FREQ_SHFT                                                0x0

#define HWIO_MSS_CCM_WORD3_CMD_ADDR                                                  (MSS_NAV_REG_BASE      + 0x0001400c)
#define HWIO_MSS_CCM_WORD3_CMD_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x0001400c)
#define HWIO_MSS_CCM_WORD3_CMD_RMSK                                                  0x7fffffff
#define HWIO_MSS_CCM_WORD3_CMD_IN          \
        in_dword_masked(HWIO_MSS_CCM_WORD3_CMD_ADDR, HWIO_MSS_CCM_WORD3_CMD_RMSK)
#define HWIO_MSS_CCM_WORD3_CMD_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_WORD3_CMD_ADDR, m)
#define HWIO_MSS_CCM_WORD3_CMD_OUT(v)      \
        out_dword(HWIO_MSS_CCM_WORD3_CMD_ADDR,v)
#define HWIO_MSS_CCM_WORD3_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CCM_WORD3_CMD_ADDR,m,v,HWIO_MSS_CCM_WORD3_CMD_IN)
#define HWIO_MSS_CCM_WORD3_CMD_CCM_CODE_SEGMENT_BMSK                                 0x7f000000
#define HWIO_MSS_CCM_WORD3_CMD_CCM_CODE_SEGMENT_SHFT                                       0x18
#define HWIO_MSS_CCM_WORD3_CMD_CCM_TIME_INDEX_BMSK                                     0xffffff
#define HWIO_MSS_CCM_WORD3_CMD_CCM_TIME_INDEX_SHFT                                          0x0

#define HWIO_MSS_CCM_WORD4_CMD_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00014010)
#define HWIO_MSS_CCM_WORD4_CMD_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00014010)
#define HWIO_MSS_CCM_WORD4_CMD_RMSK                                                  0xffffffff
#define HWIO_MSS_CCM_WORD4_CMD_IN          \
        in_dword_masked(HWIO_MSS_CCM_WORD4_CMD_ADDR, HWIO_MSS_CCM_WORD4_CMD_RMSK)
#define HWIO_MSS_CCM_WORD4_CMD_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_WORD4_CMD_ADDR, m)
#define HWIO_MSS_CCM_WORD4_CMD_OUT(v)      \
        out_dword(HWIO_MSS_CCM_WORD4_CMD_ADDR,v)
#define HWIO_MSS_CCM_WORD4_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CCM_WORD4_CMD_ADDR,m,v,HWIO_MSS_CCM_WORD4_CMD_IN)
#define HWIO_MSS_CCM_WORD4_CMD_CCM_SEGMENT_NR_BMSK                                   0xf8000000
#define HWIO_MSS_CCM_WORD4_CMD_CCM_SEGMENT_NR_SHFT                                         0x1b
#define HWIO_MSS_CCM_WORD4_CMD_CCM_CODE_SEED_BMSK                                     0x7ffffff
#define HWIO_MSS_CCM_WORD4_CMD_CCM_CODE_SEED_SHFT                                           0x0

#define HWIO_MSS_CCM_WORD5_CMD_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00014014)
#define HWIO_MSS_CCM_WORD5_CMD_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00014014)
#define HWIO_MSS_CCM_WORD5_CMD_RMSK                                                  0xffffffff
#define HWIO_MSS_CCM_WORD5_CMD_IN          \
        in_dword_masked(HWIO_MSS_CCM_WORD5_CMD_ADDR, HWIO_MSS_CCM_WORD5_CMD_RMSK)
#define HWIO_MSS_CCM_WORD5_CMD_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_WORD5_CMD_ADDR, m)
#define HWIO_MSS_CCM_WORD5_CMD_OUT(v)      \
        out_dword(HWIO_MSS_CCM_WORD5_CMD_ADDR,v)
#define HWIO_MSS_CCM_WORD5_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CCM_WORD5_CMD_ADDR,m,v,HWIO_MSS_CCM_WORD5_CMD_IN)
#define HWIO_MSS_CCM_WORD5_CMD_CCM_GLONASS_L2_BMSK                                   0x80000000
#define HWIO_MSS_CCM_WORD5_CMD_CCM_GLONASS_L2_SHFT                                         0x1f
#define HWIO_MSS_CCM_WORD5_CMD_CCM_CD_ENABLE_BMSK                                    0x40000000
#define HWIO_MSS_CCM_WORD5_CMD_CCM_CD_ENABLE_SHFT                                          0x1e
#define HWIO_MSS_CCM_WORD5_CMD_CCM_CD_TIME_OFFSET_M_BMSK                             0x20000000
#define HWIO_MSS_CCM_WORD5_CMD_CCM_CD_TIME_OFFSET_M_SHFT                                   0x1d
#define HWIO_MSS_CCM_WORD5_CMD_CCM_CD_SAMP_PHS_BMSK                                  0x18000000
#define HWIO_MSS_CCM_WORD5_CMD_CCM_CD_SAMP_PHS_SHFT                                        0x1b
#define HWIO_MSS_CCM_WORD5_CMD_CCM_SECOND_CODE_BMSK                                   0x4000000
#define HWIO_MSS_CCM_WORD5_CMD_CCM_SECOND_CODE_SHFT                                        0x1a
#define HWIO_MSS_CCM_WORD5_CMD_CCM_CONSTCODE_BMSK                                     0x3000000
#define HWIO_MSS_CCM_WORD5_CMD_CCM_CONSTCODE_SHFT                                          0x18
#define HWIO_MSS_CCM_WORD5_CMD_CCM_TIME_RESIDUAL_BMSK                                  0xffc000
#define HWIO_MSS_CCM_WORD5_CMD_CCM_TIME_RESIDUAL_SHFT                                       0xe
#define HWIO_MSS_CCM_WORD5_CMD_CCM_TIME_DOP_BMSK                                         0x3fff
#define HWIO_MSS_CCM_WORD5_CMD_CCM_TIME_DOP_SHFT                                            0x0

#define HWIO_MSS_CCM_WORD6_CMD_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00014018)
#define HWIO_MSS_CCM_WORD6_CMD_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00014018)
#define HWIO_MSS_CCM_WORD6_CMD_RMSK                                                  0xffffffff
#define HWIO_MSS_CCM_WORD6_CMD_IN          \
        in_dword_masked(HWIO_MSS_CCM_WORD6_CMD_ADDR, HWIO_MSS_CCM_WORD6_CMD_RMSK)
#define HWIO_MSS_CCM_WORD6_CMD_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_WORD6_CMD_ADDR, m)
#define HWIO_MSS_CCM_WORD6_CMD_OUT(v)      \
        out_dword(HWIO_MSS_CCM_WORD6_CMD_ADDR,v)
#define HWIO_MSS_CCM_WORD6_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CCM_WORD6_CMD_ADDR,m,v,HWIO_MSS_CCM_WORD6_CMD_IN)
#define HWIO_MSS_CCM_WORD6_CMD_CCM_CD_TIME_OFFSET_L_BMSK                             0xf8000000
#define HWIO_MSS_CCM_WORD6_CMD_CCM_CD_TIME_OFFSET_L_SHFT                                   0x1b
#define HWIO_MSS_CCM_WORD6_CMD_CCM_PILOT_SEED_BMSK                                    0x7ffffff
#define HWIO_MSS_CCM_WORD6_CMD_CCM_PILOT_SEED_SHFT                                          0x0

#define HWIO_MSS_CCM_WORD7_CMD_ADDR                                                  (MSS_NAV_REG_BASE      + 0x0001401c)
#define HWIO_MSS_CCM_WORD7_CMD_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x0001401c)
#define HWIO_MSS_CCM_WORD7_CMD_RMSK                                                  0xffffffff
#define HWIO_MSS_CCM_WORD7_CMD_IN          \
        in_dword_masked(HWIO_MSS_CCM_WORD7_CMD_ADDR, HWIO_MSS_CCM_WORD7_CMD_RMSK)
#define HWIO_MSS_CCM_WORD7_CMD_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_WORD7_CMD_ADDR, m)
#define HWIO_MSS_CCM_WORD7_CMD_OUT(v)      \
        out_dword(HWIO_MSS_CCM_WORD7_CMD_ADDR,v)
#define HWIO_MSS_CCM_WORD7_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CCM_WORD7_CMD_ADDR,m,v,HWIO_MSS_CCM_WORD7_CMD_IN)
#define HWIO_MSS_CCM_WORD7_CMD_CCM_WORD7_CMD_BMSK                                    0xffffffff
#define HWIO_MSS_CCM_WORD7_CMD_CCM_WORD7_CMD_SHFT                                           0x0

#define HWIO_MSS_CCM_END_CMD_ADDR                                                    (MSS_NAV_REG_BASE      + 0x00014020)
#define HWIO_MSS_CCM_END_CMD_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x00014020)
#define HWIO_MSS_CCM_END_CMD_RMSK                                                          0x1f
#define HWIO_MSS_CCM_END_CMD_IN          \
        in_dword_masked(HWIO_MSS_CCM_END_CMD_ADDR, HWIO_MSS_CCM_END_CMD_RMSK)
#define HWIO_MSS_CCM_END_CMD_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_END_CMD_ADDR, m)
#define HWIO_MSS_CCM_END_CMD_OUT(v)      \
        out_dword(HWIO_MSS_CCM_END_CMD_ADDR,v)
#define HWIO_MSS_CCM_END_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CCM_END_CMD_ADDR,m,v,HWIO_MSS_CCM_END_CMD_IN)
#define HWIO_MSS_CCM_END_CMD_CCM_MODE_BMSK                                                 0x1f
#define HWIO_MSS_CCM_END_CMD_CCM_MODE_SHFT                                                  0x0

#define HWIO_MSS_CCM_STOP_CMD_ADDR                                                   (MSS_NAV_REG_BASE      + 0x000147dc)
#define HWIO_MSS_CCM_STOP_CMD_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x000147dc)
#define HWIO_MSS_CCM_STOP_CMD_RMSK                                                          0x1
#define HWIO_MSS_CCM_STOP_CMD_IN          \
        in_dword_masked(HWIO_MSS_CCM_STOP_CMD_ADDR, HWIO_MSS_CCM_STOP_CMD_RMSK)
#define HWIO_MSS_CCM_STOP_CMD_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_STOP_CMD_ADDR, m)
#define HWIO_MSS_CCM_STOP_CMD_OUT(v)      \
        out_dword(HWIO_MSS_CCM_STOP_CMD_ADDR,v)
#define HWIO_MSS_CCM_STOP_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CCM_STOP_CMD_ADDR,m,v,HWIO_MSS_CCM_STOP_CMD_IN)
#define HWIO_MSS_CCM_STOP_CMD_CCM_STOP_BMSK                                                 0x1
#define HWIO_MSS_CCM_STOP_CMD_CCM_STOP_SHFT                                                 0x0

#define HWIO_MSS_CCM_LOAD_CMD_ADDR                                                   (MSS_NAV_REG_BASE      + 0x000147e0)
#define HWIO_MSS_CCM_LOAD_CMD_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x000147e0)
#define HWIO_MSS_CCM_LOAD_CMD_RMSK                                                          0x1
#define HWIO_MSS_CCM_LOAD_CMD_IN          \
        in_dword_masked(HWIO_MSS_CCM_LOAD_CMD_ADDR, HWIO_MSS_CCM_LOAD_CMD_RMSK)
#define HWIO_MSS_CCM_LOAD_CMD_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_LOAD_CMD_ADDR, m)
#define HWIO_MSS_CCM_LOAD_CMD_OUT(v)      \
        out_dword(HWIO_MSS_CCM_LOAD_CMD_ADDR,v)
#define HWIO_MSS_CCM_LOAD_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CCM_LOAD_CMD_ADDR,m,v,HWIO_MSS_CCM_LOAD_CMD_IN)
#define HWIO_MSS_CCM_LOAD_CMD_CCM_LOAD_BMSK                                                 0x1
#define HWIO_MSS_CCM_LOAD_CMD_CCM_LOAD_SHFT                                                 0x0

#define HWIO_MSS_CCM_ERROR_CLEAR_CMD_ADDR                                            (MSS_NAV_REG_BASE      + 0x000147e4)
#define HWIO_MSS_CCM_ERROR_CLEAR_CMD_OFFS                                            (MSS_NAV_REG_BASE_OFFS + 0x000147e4)
#define HWIO_MSS_CCM_ERROR_CLEAR_CMD_RMSK                                                   0x1
#define HWIO_MSS_CCM_ERROR_CLEAR_CMD_IN          \
        in_dword_masked(HWIO_MSS_CCM_ERROR_CLEAR_CMD_ADDR, HWIO_MSS_CCM_ERROR_CLEAR_CMD_RMSK)
#define HWIO_MSS_CCM_ERROR_CLEAR_CMD_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_ERROR_CLEAR_CMD_ADDR, m)
#define HWIO_MSS_CCM_ERROR_CLEAR_CMD_OUT(v)      \
        out_dword(HWIO_MSS_CCM_ERROR_CLEAR_CMD_ADDR,v)
#define HWIO_MSS_CCM_ERROR_CLEAR_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CCM_ERROR_CLEAR_CMD_ADDR,m,v,HWIO_MSS_CCM_ERROR_CLEAR_CMD_IN)
#define HWIO_MSS_CCM_ERROR_CLEAR_CMD_CCM_ERROR_CLEAR_BMSK                                   0x1
#define HWIO_MSS_CCM_ERROR_CLEAR_CMD_CCM_ERROR_CLEAR_SHFT                                   0x0

#define HWIO_MSS_CCM_TIME_MARGIN_CMD_ADDR                                            (MSS_NAV_REG_BASE      + 0x000147e8)
#define HWIO_MSS_CCM_TIME_MARGIN_CMD_OFFS                                            (MSS_NAV_REG_BASE_OFFS + 0x000147e8)
#define HWIO_MSS_CCM_TIME_MARGIN_CMD_RMSK                                                  0x7f
#define HWIO_MSS_CCM_TIME_MARGIN_CMD_IN          \
        in_dword_masked(HWIO_MSS_CCM_TIME_MARGIN_CMD_ADDR, HWIO_MSS_CCM_TIME_MARGIN_CMD_RMSK)
#define HWIO_MSS_CCM_TIME_MARGIN_CMD_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_TIME_MARGIN_CMD_ADDR, m)
#define HWIO_MSS_CCM_TIME_MARGIN_CMD_OUT(v)      \
        out_dword(HWIO_MSS_CCM_TIME_MARGIN_CMD_ADDR,v)
#define HWIO_MSS_CCM_TIME_MARGIN_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_CCM_TIME_MARGIN_CMD_ADDR,m,v,HWIO_MSS_CCM_TIME_MARGIN_CMD_IN)
#define HWIO_MSS_CCM_TIME_MARGIN_CMD_CCM_TIME_MARGIN_BMSK                                  0x7f
#define HWIO_MSS_CCM_TIME_MARGIN_CMD_CCM_TIME_MARGIN_SHFT                                   0x0

#define HWIO_MSS_CCM_LATE_TASK_ERROR_STATUS_ADDR                                     (MSS_NAV_REG_BASE      + 0x000147ec)
#define HWIO_MSS_CCM_LATE_TASK_ERROR_STATUS_OFFS                                     (MSS_NAV_REG_BASE_OFFS + 0x000147ec)
#define HWIO_MSS_CCM_LATE_TASK_ERROR_STATUS_RMSK                                            0x1
#define HWIO_MSS_CCM_LATE_TASK_ERROR_STATUS_IN          \
        in_dword_masked(HWIO_MSS_CCM_LATE_TASK_ERROR_STATUS_ADDR, HWIO_MSS_CCM_LATE_TASK_ERROR_STATUS_RMSK)
#define HWIO_MSS_CCM_LATE_TASK_ERROR_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_LATE_TASK_ERROR_STATUS_ADDR, m)
#define HWIO_MSS_CCM_LATE_TASK_ERROR_STATUS_CCM_LATE_TASK_ERROR_BMSK                        0x1
#define HWIO_MSS_CCM_LATE_TASK_ERROR_STATUS_CCM_LATE_TASK_ERROR_SHFT                        0x0

#define HWIO_MSS_CCM_OVERRUN_ERROR_STATUS_ADDR                                       (MSS_NAV_REG_BASE      + 0x000147f0)
#define HWIO_MSS_CCM_OVERRUN_ERROR_STATUS_OFFS                                       (MSS_NAV_REG_BASE_OFFS + 0x000147f0)
#define HWIO_MSS_CCM_OVERRUN_ERROR_STATUS_RMSK                                              0x1
#define HWIO_MSS_CCM_OVERRUN_ERROR_STATUS_IN          \
        in_dword_masked(HWIO_MSS_CCM_OVERRUN_ERROR_STATUS_ADDR, HWIO_MSS_CCM_OVERRUN_ERROR_STATUS_RMSK)
#define HWIO_MSS_CCM_OVERRUN_ERROR_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_OVERRUN_ERROR_STATUS_ADDR, m)
#define HWIO_MSS_CCM_OVERRUN_ERROR_STATUS_CCM_OVERRUN_ERROR_BMSK                            0x1
#define HWIO_MSS_CCM_OVERRUN_ERROR_STATUS_CCM_OVERRUN_ERROR_SHFT                            0x0

#define HWIO_MSS_CCM_SEQ_NUMBER_STATUS_ADDR                                          (MSS_NAV_REG_BASE      + 0x000147f4)
#define HWIO_MSS_CCM_SEQ_NUMBER_STATUS_OFFS                                          (MSS_NAV_REG_BASE_OFFS + 0x000147f4)
#define HWIO_MSS_CCM_SEQ_NUMBER_STATUS_RMSK                                          0xffffffff
#define HWIO_MSS_CCM_SEQ_NUMBER_STATUS_IN          \
        in_dword_masked(HWIO_MSS_CCM_SEQ_NUMBER_STATUS_ADDR, HWIO_MSS_CCM_SEQ_NUMBER_STATUS_RMSK)
#define HWIO_MSS_CCM_SEQ_NUMBER_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_SEQ_NUMBER_STATUS_ADDR, m)
#define HWIO_MSS_CCM_SEQ_NUMBER_STATUS_CCM_SEQ_NUMBER_BMSK                           0xffffffff
#define HWIO_MSS_CCM_SEQ_NUMBER_STATUS_CCM_SEQ_NUMBER_SHFT                                  0x0

#define HWIO_MSS_CCM_DONE_RTC_STATUS_ADDR                                            (MSS_NAV_REG_BASE      + 0x000147f8)
#define HWIO_MSS_CCM_DONE_RTC_STATUS_OFFS                                            (MSS_NAV_REG_BASE_OFFS + 0x000147f8)
#define HWIO_MSS_CCM_DONE_RTC_STATUS_RMSK                                            0xffffffff
#define HWIO_MSS_CCM_DONE_RTC_STATUS_IN          \
        in_dword_masked(HWIO_MSS_CCM_DONE_RTC_STATUS_ADDR, HWIO_MSS_CCM_DONE_RTC_STATUS_RMSK)
#define HWIO_MSS_CCM_DONE_RTC_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_DONE_RTC_STATUS_ADDR, m)
#define HWIO_MSS_CCM_DONE_RTC_STATUS_CCM_DONE_RTC_BMSK                               0xffffffff
#define HWIO_MSS_CCM_DONE_RTC_STATUS_CCM_DONE_RTC_SHFT                                      0x0

#define HWIO_MSS_CCM_STALL_COUNT_STATUS_ADDR                                         (MSS_NAV_REG_BASE      + 0x000147fc)
#define HWIO_MSS_CCM_STALL_COUNT_STATUS_OFFS                                         (MSS_NAV_REG_BASE_OFFS + 0x000147fc)
#define HWIO_MSS_CCM_STALL_COUNT_STATUS_RMSK                                         0xffffffff
#define HWIO_MSS_CCM_STALL_COUNT_STATUS_IN          \
        in_dword_masked(HWIO_MSS_CCM_STALL_COUNT_STATUS_ADDR, HWIO_MSS_CCM_STALL_COUNT_STATUS_RMSK)
#define HWIO_MSS_CCM_STALL_COUNT_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_CCM_STALL_COUNT_STATUS_ADDR, m)
#define HWIO_MSS_CCM_STALL_COUNT_STATUS_CCM_STALL_COUNT_BMSK                         0xffffffff
#define HWIO_MSS_CCM_STALL_COUNT_STATUS_CCM_STALL_COUNT_SHFT                                0x0

#define HWIO_MSS_TPM_ADDR_BEGIN_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00020000)
#define HWIO_MSS_TPM_ADDR_BEGIN_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00020000)
#define HWIO_MSS_TPM_ADDR_BEGIN_RMSK                                                 0xffffffff
#define HWIO_MSS_TPM_ADDR_BEGIN_IN          \
        in_dword_masked(HWIO_MSS_TPM_ADDR_BEGIN_ADDR, HWIO_MSS_TPM_ADDR_BEGIN_RMSK)
#define HWIO_MSS_TPM_ADDR_BEGIN_INM(m)      \
        in_dword_masked(HWIO_MSS_TPM_ADDR_BEGIN_ADDR, m)
#define HWIO_MSS_TPM_ADDR_BEGIN_OUT(v)      \
        out_dword(HWIO_MSS_TPM_ADDR_BEGIN_ADDR,v)
#define HWIO_MSS_TPM_ADDR_BEGIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TPM_ADDR_BEGIN_ADDR,m,v,HWIO_MSS_TPM_ADDR_BEGIN_IN)
#define HWIO_MSS_TPM_ADDR_BEGIN_TPM_ADDR_BEGIN_BMSK                                  0xffffffff
#define HWIO_MSS_TPM_ADDR_BEGIN_TPM_ADDR_BEGIN_SHFT                                         0x0

#define HWIO_MSS_TPM_ADDR_END_ADDR                                                   (MSS_NAV_REG_BASE      + 0x000201fc)
#define HWIO_MSS_TPM_ADDR_END_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x000201fc)
#define HWIO_MSS_TPM_ADDR_END_RMSK                                                   0xffffffff
#define HWIO_MSS_TPM_ADDR_END_IN          \
        in_dword_masked(HWIO_MSS_TPM_ADDR_END_ADDR, HWIO_MSS_TPM_ADDR_END_RMSK)
#define HWIO_MSS_TPM_ADDR_END_INM(m)      \
        in_dword_masked(HWIO_MSS_TPM_ADDR_END_ADDR, m)
#define HWIO_MSS_TPM_ADDR_END_OUT(v)      \
        out_dword(HWIO_MSS_TPM_ADDR_END_ADDR,v)
#define HWIO_MSS_TPM_ADDR_END_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TPM_ADDR_END_ADDR,m,v,HWIO_MSS_TPM_ADDR_END_IN)
#define HWIO_MSS_TPM_ADDR_END_TPM_ADDR_END_BMSK                                      0xffffffff
#define HWIO_MSS_TPM_ADDR_END_TPM_ADDR_END_SHFT                                             0x0

#define HWIO_MSS_TDM_ADDR_BEGIN_ADDR                                                 (MSS_NAV_REG_BASE      + 0x00024000)
#define HWIO_MSS_TDM_ADDR_BEGIN_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x00024000)
#define HWIO_MSS_TDM_ADDR_BEGIN_RMSK                                                 0xffffffff
#define HWIO_MSS_TDM_ADDR_BEGIN_IN          \
        in_dword_masked(HWIO_MSS_TDM_ADDR_BEGIN_ADDR, HWIO_MSS_TDM_ADDR_BEGIN_RMSK)
#define HWIO_MSS_TDM_ADDR_BEGIN_INM(m)      \
        in_dword_masked(HWIO_MSS_TDM_ADDR_BEGIN_ADDR, m)
#define HWIO_MSS_TDM_ADDR_BEGIN_OUT(v)      \
        out_dword(HWIO_MSS_TDM_ADDR_BEGIN_ADDR,v)
#define HWIO_MSS_TDM_ADDR_BEGIN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TDM_ADDR_BEGIN_ADDR,m,v,HWIO_MSS_TDM_ADDR_BEGIN_IN)
#define HWIO_MSS_TDM_ADDR_BEGIN_TDM_ADDR_BEGIN_BMSK                                  0xffffffff
#define HWIO_MSS_TDM_ADDR_BEGIN_TDM_ADDR_BEGIN_SHFT                                         0x0

#define HWIO_MSS_TDM_ADDR_END_ADDR                                                   (MSS_NAV_REG_BASE      + 0x000241fc)
#define HWIO_MSS_TDM_ADDR_END_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x000241fc)
#define HWIO_MSS_TDM_ADDR_END_RMSK                                                   0xffffffff
#define HWIO_MSS_TDM_ADDR_END_IN          \
        in_dword_masked(HWIO_MSS_TDM_ADDR_END_ADDR, HWIO_MSS_TDM_ADDR_END_RMSK)
#define HWIO_MSS_TDM_ADDR_END_INM(m)      \
        in_dword_masked(HWIO_MSS_TDM_ADDR_END_ADDR, m)
#define HWIO_MSS_TDM_ADDR_END_OUT(v)      \
        out_dword(HWIO_MSS_TDM_ADDR_END_ADDR,v)
#define HWIO_MSS_TDM_ADDR_END_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_TDM_ADDR_END_ADDR,m,v,HWIO_MSS_TDM_ADDR_END_IN)
#define HWIO_MSS_TDM_ADDR_END_TDM_ADDR_END_BMSK                                      0xffffffff
#define HWIO_MSS_TDM_ADDR_END_TDM_ADDR_END_SHFT                                             0x0

#define HWIO_MSS_GACC_CLK_CTL_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000a00)
#define HWIO_MSS_GACC_CLK_CTL_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000a00)
#define HWIO_MSS_GACC_CLK_CTL_RMSK                                                          0xf
#define HWIO_MSS_GACC_CLK_CTL_IN          \
        in_dword_masked(HWIO_MSS_GACC_CLK_CTL_ADDR, HWIO_MSS_GACC_CLK_CTL_RMSK)
#define HWIO_MSS_GACC_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_GACC_CLK_CTL_ADDR, m)
#define HWIO_MSS_GACC_CLK_CTL_OUT(v)      \
        out_dword(HWIO_MSS_GACC_CLK_CTL_ADDR,v)
#define HWIO_MSS_GACC_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GACC_CLK_CTL_ADDR,m,v,HWIO_MSS_GACC_CLK_CTL_IN)
#define HWIO_MSS_GACC_CLK_CTL_GACC_TEST_BUS_EN_BMSK                                         0x8
#define HWIO_MSS_GACC_CLK_CTL_GACC_TEST_BUS_EN_SHFT                                         0x3
#define HWIO_MSS_GACC_CLK_CTL_GACC_HW_LCG_EN_BMSK                                           0x4
#define HWIO_MSS_GACC_CLK_CTL_GACC_HW_LCG_EN_SHFT                                           0x2
#define HWIO_MSS_GACC_CLK_CTL_GACC_SW_CLK_EN_BMSK                                           0x2
#define HWIO_MSS_GACC_CLK_CTL_GACC_SW_CLK_EN_SHFT                                           0x1
#define HWIO_MSS_GACC_CLK_CTL_GACC_CLK_EN_BMSK                                              0x1
#define HWIO_MSS_GACC_CLK_CTL_GACC_CLK_EN_SHFT                                              0x0

#define HWIO_MSS_GACC_RTC_WAIT_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000a04)
#define HWIO_MSS_GACC_RTC_WAIT_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000a04)
#define HWIO_MSS_GACC_RTC_WAIT_RMSK                                                   0x3ffffff
#define HWIO_MSS_GACC_RTC_WAIT_IN          \
        in_dword_masked(HWIO_MSS_GACC_RTC_WAIT_ADDR, HWIO_MSS_GACC_RTC_WAIT_RMSK)
#define HWIO_MSS_GACC_RTC_WAIT_INM(m)      \
        in_dword_masked(HWIO_MSS_GACC_RTC_WAIT_ADDR, m)
#define HWIO_MSS_GACC_RTC_WAIT_OUT(v)      \
        out_dword(HWIO_MSS_GACC_RTC_WAIT_ADDR,v)
#define HWIO_MSS_GACC_RTC_WAIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GACC_RTC_WAIT_ADDR,m,v,HWIO_MSS_GACC_RTC_WAIT_IN)
#define HWIO_MSS_GACC_RTC_WAIT_GACC_RTC_SELECT_BMSK                                   0x3000000
#define HWIO_MSS_GACC_RTC_WAIT_GACC_RTC_SELECT_SHFT                                        0x18
#define HWIO_MSS_GACC_RTC_WAIT_GACC_RTC_SELECT_GPS_FVAL                                     0x0
#define HWIO_MSS_GACC_RTC_WAIT_GACC_RTC_SELECT_CDMA_FVAL                                    0x1
#define HWIO_MSS_GACC_RTC_WAIT_GACC_RTC_SELECT_HDR_FVAL                                     0x2
#define HWIO_MSS_GACC_RTC_WAIT_GACC_RTC_WAIT_BMSK                                      0xffffff
#define HWIO_MSS_GACC_RTC_WAIT_GACC_RTC_WAIT_SHFT                                           0x0

#define HWIO_MSS_GACC_START_ADDR_ADDR                                                (MSS_NAV_REG_BASE      + 0x00000a08)
#define HWIO_MSS_GACC_START_ADDR_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x00000a08)
#define HWIO_MSS_GACC_START_ADDR_RMSK                                                  0x3fffff
#define HWIO_MSS_GACC_START_ADDR_IN          \
        in_dword_masked(HWIO_MSS_GACC_START_ADDR_ADDR, HWIO_MSS_GACC_START_ADDR_RMSK)
#define HWIO_MSS_GACC_START_ADDR_INM(m)      \
        in_dword_masked(HWIO_MSS_GACC_START_ADDR_ADDR, m)
#define HWIO_MSS_GACC_START_ADDR_OUT(v)      \
        out_dword(HWIO_MSS_GACC_START_ADDR_ADDR,v)
#define HWIO_MSS_GACC_START_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GACC_START_ADDR_ADDR,m,v,HWIO_MSS_GACC_START_ADDR_IN)
#define HWIO_MSS_GACC_START_ADDR_GACC_ENERGY_ADDR_BMSK                                 0x3ff800
#define HWIO_MSS_GACC_START_ADDR_GACC_ENERGY_ADDR_SHFT                                      0xb
#define HWIO_MSS_GACC_START_ADDR_GACC_SAMPLE_ADDR_BMSK                                    0x7ff
#define HWIO_MSS_GACC_START_ADDR_GACC_SAMPLE_ADDR_SHFT                                      0x0

#define HWIO_MSS_GACC_COUNT_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000a0c)
#define HWIO_MSS_GACC_COUNT_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000a0c)
#define HWIO_MSS_GACC_COUNT_RMSK                                                     0xffffffff
#define HWIO_MSS_GACC_COUNT_IN          \
        in_dword_masked(HWIO_MSS_GACC_COUNT_ADDR, HWIO_MSS_GACC_COUNT_RMSK)
#define HWIO_MSS_GACC_COUNT_INM(m)      \
        in_dword_masked(HWIO_MSS_GACC_COUNT_ADDR, m)
#define HWIO_MSS_GACC_COUNT_OUT(v)      \
        out_dword(HWIO_MSS_GACC_COUNT_ADDR,v)
#define HWIO_MSS_GACC_COUNT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GACC_COUNT_ADDR,m,v,HWIO_MSS_GACC_COUNT_IN)
#define HWIO_MSS_GACC_COUNT_GACC_ENERGY_ITER_BMSK                                    0xfe000000
#define HWIO_MSS_GACC_COUNT_GACC_ENERGY_ITER_SHFT                                          0x19
#define HWIO_MSS_GACC_COUNT_GACC_HYP_ITER_BMSK                                        0x1ff8000
#define HWIO_MSS_GACC_COUNT_GACC_HYP_ITER_SHFT                                              0xf
#define HWIO_MSS_GACC_COUNT_GACC_SAMP_ITER_BMSK                                          0x7f00
#define HWIO_MSS_GACC_COUNT_GACC_SAMP_ITER_SHFT                                             0x8
#define HWIO_MSS_GACC_COUNT_GACC_FREQ_ITER_BMSK                                            0xff
#define HWIO_MSS_GACC_COUNT_GACC_FREQ_ITER_SHFT                                             0x0

#define HWIO_MSS_GACC_INCR_ADDR                                                      (MSS_NAV_REG_BASE      + 0x00000a10)
#define HWIO_MSS_GACC_INCR_OFFS                                                      (MSS_NAV_REG_BASE_OFFS + 0x00000a10)
#define HWIO_MSS_GACC_INCR_RMSK                                                      0xffffffff
#define HWIO_MSS_GACC_INCR_IN          \
        in_dword_masked(HWIO_MSS_GACC_INCR_ADDR, HWIO_MSS_GACC_INCR_RMSK)
#define HWIO_MSS_GACC_INCR_INM(m)      \
        in_dword_masked(HWIO_MSS_GACC_INCR_ADDR, m)
#define HWIO_MSS_GACC_INCR_OUT(v)      \
        out_dword(HWIO_MSS_GACC_INCR_ADDR,v)
#define HWIO_MSS_GACC_INCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GACC_INCR_ADDR,m,v,HWIO_MSS_GACC_INCR_IN)
#define HWIO_MSS_GACC_INCR_GACC_SAMP_INCR_SAMP_BMSK                                  0xffc00000
#define HWIO_MSS_GACC_INCR_GACC_SAMP_INCR_SAMP_SHFT                                        0x16
#define HWIO_MSS_GACC_INCR_GACC_SAMP_INCR_TIME_BMSK                                    0x3ff800
#define HWIO_MSS_GACC_INCR_GACC_SAMP_INCR_TIME_SHFT                                         0xb
#define HWIO_MSS_GACC_INCR_GACC_SAMP_INCR_ENERGY_BMSK                                     0x7ff
#define HWIO_MSS_GACC_INCR_GACC_SAMP_INCR_ENERGY_SHFT                                       0x0

#define HWIO_MSS_GACC_FREQ_ADDR                                                      (MSS_NAV_REG_BASE      + 0x00000a14)
#define HWIO_MSS_GACC_FREQ_OFFS                                                      (MSS_NAV_REG_BASE_OFFS + 0x00000a14)
#define HWIO_MSS_GACC_FREQ_RMSK                                                      0xffffffff
#define HWIO_MSS_GACC_FREQ_IN          \
        in_dword_masked(HWIO_MSS_GACC_FREQ_ADDR, HWIO_MSS_GACC_FREQ_RMSK)
#define HWIO_MSS_GACC_FREQ_INM(m)      \
        in_dword_masked(HWIO_MSS_GACC_FREQ_ADDR, m)
#define HWIO_MSS_GACC_FREQ_OUT(v)      \
        out_dword(HWIO_MSS_GACC_FREQ_ADDR,v)
#define HWIO_MSS_GACC_FREQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GACC_FREQ_ADDR,m,v,HWIO_MSS_GACC_FREQ_IN)
#define HWIO_MSS_GACC_FREQ_GACC_FIRST_FREQ_BMSK                                      0xffff0000
#define HWIO_MSS_GACC_FREQ_GACC_FIRST_FREQ_SHFT                                            0x10
#define HWIO_MSS_GACC_FREQ_GACC_FREQ_INCR_BMSK                                           0xffff
#define HWIO_MSS_GACC_FREQ_GACC_FREQ_INCR_SHFT                                              0x0

#define HWIO_MSS_GACC_CONFIG_ADDR                                                    (MSS_NAV_REG_BASE      + 0x00000a18)
#define HWIO_MSS_GACC_CONFIG_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x00000a18)
#define HWIO_MSS_GACC_CONFIG_RMSK                                                      0xffffff
#define HWIO_MSS_GACC_CONFIG_IN          \
        in_dword_masked(HWIO_MSS_GACC_CONFIG_ADDR, HWIO_MSS_GACC_CONFIG_RMSK)
#define HWIO_MSS_GACC_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MSS_GACC_CONFIG_ADDR, m)
#define HWIO_MSS_GACC_CONFIG_OUT(v)      \
        out_dword(HWIO_MSS_GACC_CONFIG_ADDR,v)
#define HWIO_MSS_GACC_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GACC_CONFIG_ADDR,m,v,HWIO_MSS_GACC_CONFIG_IN)
#define HWIO_MSS_GACC_CONFIG_GACC_ENERGY_MEM_BANK_BMSK                                 0x800000
#define HWIO_MSS_GACC_CONFIG_GACC_ENERGY_MEM_BANK_SHFT                                     0x17
#define HWIO_MSS_GACC_CONFIG_GACC_SAMPLE_MEM_BANK_BMSK                                 0x400000
#define HWIO_MSS_GACC_CONFIG_GACC_SAMPLE_MEM_BANK_SHFT                                     0x16
#define HWIO_MSS_GACC_CONFIG_GACC_START_BMSK                                           0x200000
#define HWIO_MSS_GACC_CONFIG_GACC_START_SHFT                                               0x15
#define HWIO_MSS_GACC_CONFIG_GACC_COHERENT_OUT_BMSK                                    0x100000
#define HWIO_MSS_GACC_CONFIG_GACC_COHERENT_OUT_SHFT                                        0x14
#define HWIO_MSS_GACC_CONFIG_GACC_FIRST_ENERGY_BMSK                                     0x80000
#define HWIO_MSS_GACC_CONFIG_GACC_FIRST_ENERGY_SHFT                                        0x13
#define HWIO_MSS_GACC_CONFIG_GACC_LAST_NFREQ_BMSK                                       0x70000
#define HWIO_MSS_GACC_CONFIG_GACC_LAST_NFREQ_SHFT                                          0x10
#define HWIO_MSS_GACC_CONFIG_GACC_COHERENT_LEN_BMSK                                      0xffe0
#define HWIO_MSS_GACC_CONFIG_GACC_COHERENT_LEN_SHFT                                         0x5
#define HWIO_MSS_GACC_CONFIG_GACC_SUM_TRUNC_BMSK                                           0x1c
#define HWIO_MSS_GACC_CONFIG_GACC_SUM_TRUNC_SHFT                                            0x2
#define HWIO_MSS_GACC_CONFIG_GACC_ENERGY_TRUNC_BMSK                                         0x3
#define HWIO_MSS_GACC_CONFIG_GACC_ENERGY_TRUNC_SHFT                                         0x0

#define HWIO_MSS_GACC_PEAK_ADDR                                                      (MSS_NAV_REG_BASE      + 0x00000a1c)
#define HWIO_MSS_GACC_PEAK_OFFS                                                      (MSS_NAV_REG_BASE_OFFS + 0x00000a1c)
#define HWIO_MSS_GACC_PEAK_RMSK                                                       0x7ffffff
#define HWIO_MSS_GACC_PEAK_IN          \
        in_dword_masked(HWIO_MSS_GACC_PEAK_ADDR, HWIO_MSS_GACC_PEAK_RMSK)
#define HWIO_MSS_GACC_PEAK_INM(m)      \
        in_dword_masked(HWIO_MSS_GACC_PEAK_ADDR, m)
#define HWIO_MSS_GACC_PEAK_GACC_MAX_INDEX_BMSK                                        0x7ff0000
#define HWIO_MSS_GACC_PEAK_GACC_MAX_INDEX_SHFT                                             0x10
#define HWIO_MSS_GACC_PEAK_GACC_MAX_ENERGY_BMSK                                          0xffff
#define HWIO_MSS_GACC_PEAK_GACC_MAX_ENERGY_SHFT                                             0x0

#define HWIO_MSS_GACC_DONE_ADDR                                                      (MSS_NAV_REG_BASE      + 0x00000a20)
#define HWIO_MSS_GACC_DONE_OFFS                                                      (MSS_NAV_REG_BASE_OFFS + 0x00000a20)
#define HWIO_MSS_GACC_DONE_RMSK                                                        0xffffff
#define HWIO_MSS_GACC_DONE_IN          \
        in_dword_masked(HWIO_MSS_GACC_DONE_ADDR, HWIO_MSS_GACC_DONE_RMSK)
#define HWIO_MSS_GACC_DONE_INM(m)      \
        in_dword_masked(HWIO_MSS_GACC_DONE_ADDR, m)
#define HWIO_MSS_GACC_DONE_GACC_DONE_RTC_BMSK                                          0xffffff
#define HWIO_MSS_GACC_DONE_GACC_DONE_RTC_SHFT                                               0x0

#define HWIO_MSS_GACC_RTC_ADDR                                                       (MSS_NAV_REG_BASE      + 0x00000a24)
#define HWIO_MSS_GACC_RTC_OFFS                                                       (MSS_NAV_REG_BASE_OFFS + 0x00000a24)
#define HWIO_MSS_GACC_RTC_RMSK                                                         0xffffff
#define HWIO_MSS_GACC_RTC_IN          \
        in_dword_masked(HWIO_MSS_GACC_RTC_ADDR, HWIO_MSS_GACC_RTC_RMSK)
#define HWIO_MSS_GACC_RTC_INM(m)      \
        in_dword_masked(HWIO_MSS_GACC_RTC_ADDR, m)
#define HWIO_MSS_GACC_RTC_GACC_CURRENT_RTC_BMSK                                        0xffffff
#define HWIO_MSS_GACC_RTC_GACC_CURRENT_RTC_SHFT                                             0x0

#define HWIO_MSS_GACC_TEST_BUS_OUT_ADDR                                              (MSS_NAV_REG_BASE      + 0x00000a28)
#define HWIO_MSS_GACC_TEST_BUS_OUT_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x00000a28)
#define HWIO_MSS_GACC_TEST_BUS_OUT_RMSK                                                    0xff
#define HWIO_MSS_GACC_TEST_BUS_OUT_IN          \
        in_dword_masked(HWIO_MSS_GACC_TEST_BUS_OUT_ADDR, HWIO_MSS_GACC_TEST_BUS_OUT_RMSK)
#define HWIO_MSS_GACC_TEST_BUS_OUT_INM(m)      \
        in_dword_masked(HWIO_MSS_GACC_TEST_BUS_OUT_ADDR, m)
#define HWIO_MSS_GACC_TEST_BUS_OUT_GACC_AHB2HB_IDLE_BMSK                                   0x80
#define HWIO_MSS_GACC_TEST_BUS_OUT_GACC_AHB2HB_IDLE_SHFT                                    0x7
#define HWIO_MSS_GACC_TEST_BUS_OUT_GACC_WAIT_FOR_RTC_BMSK                                  0x40
#define HWIO_MSS_GACC_TEST_BUS_OUT_GACC_WAIT_FOR_RTC_SHFT                                   0x6
#define HWIO_MSS_GACC_TEST_BUS_OUT_GACC_INTF_IDLE_STATE_BMSK                               0x20
#define HWIO_MSS_GACC_TEST_BUS_OUT_GACC_INTF_IDLE_STATE_SHFT                                0x5
#define HWIO_MSS_GACC_TEST_BUS_OUT_GACC_READ_PEAK_WAIT_STATE_BMSK                          0x10
#define HWIO_MSS_GACC_TEST_BUS_OUT_GACC_READ_PEAK_WAIT_STATE_SHFT                           0x4
#define HWIO_MSS_GACC_TEST_BUS_OUT_GACC_SP_CURRENT_STATE_BMSK                               0xe
#define HWIO_MSS_GACC_TEST_BUS_OUT_GACC_SP_CURRENT_STATE_SHFT                               0x1
#define HWIO_MSS_GACC_TEST_BUS_OUT_GACC_CLK_IS_ON_BMSK                                      0x1
#define HWIO_MSS_GACC_TEST_BUS_OUT_GACC_CLK_IS_ON_SHFT                                      0x0

#define HWIO_MSS_GACC_SAMPLE_MEM_START_ADDR_ADDR                                     (MSS_NAV_REG_BASE      + 0x00028000)
#define HWIO_MSS_GACC_SAMPLE_MEM_START_ADDR_OFFS                                     (MSS_NAV_REG_BASE_OFFS + 0x00028000)
#define HWIO_MSS_GACC_SAMPLE_MEM_START_ADDR_RMSK                                     0xffffffff
#define HWIO_MSS_GACC_SAMPLE_MEM_START_ADDR_IN          \
        in_dword_masked(HWIO_MSS_GACC_SAMPLE_MEM_START_ADDR_ADDR, HWIO_MSS_GACC_SAMPLE_MEM_START_ADDR_RMSK)
#define HWIO_MSS_GACC_SAMPLE_MEM_START_ADDR_INM(m)      \
        in_dword_masked(HWIO_MSS_GACC_SAMPLE_MEM_START_ADDR_ADDR, m)
#define HWIO_MSS_GACC_SAMPLE_MEM_START_ADDR_OUT(v)      \
        out_dword(HWIO_MSS_GACC_SAMPLE_MEM_START_ADDR_ADDR,v)
#define HWIO_MSS_GACC_SAMPLE_MEM_START_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GACC_SAMPLE_MEM_START_ADDR_ADDR,m,v,HWIO_MSS_GACC_SAMPLE_MEM_START_ADDR_IN)
#define HWIO_MSS_GACC_SAMPLE_MEM_START_ADDR_GACC_SAMPLE_MEM_START_ADDR_BMSK          0xffffffff
#define HWIO_MSS_GACC_SAMPLE_MEM_START_ADDR_GACC_SAMPLE_MEM_START_ADDR_SHFT                 0x0

#define HWIO_MSS_GACC_SAMPLE_MEM_END_ADDR_ADDR                                       (MSS_NAV_REG_BASE      + 0x000289fc)
#define HWIO_MSS_GACC_SAMPLE_MEM_END_ADDR_OFFS                                       (MSS_NAV_REG_BASE_OFFS + 0x000289fc)
#define HWIO_MSS_GACC_SAMPLE_MEM_END_ADDR_RMSK                                       0xffffffff
#define HWIO_MSS_GACC_SAMPLE_MEM_END_ADDR_IN          \
        in_dword_masked(HWIO_MSS_GACC_SAMPLE_MEM_END_ADDR_ADDR, HWIO_MSS_GACC_SAMPLE_MEM_END_ADDR_RMSK)
#define HWIO_MSS_GACC_SAMPLE_MEM_END_ADDR_INM(m)      \
        in_dword_masked(HWIO_MSS_GACC_SAMPLE_MEM_END_ADDR_ADDR, m)
#define HWIO_MSS_GACC_SAMPLE_MEM_END_ADDR_OUT(v)      \
        out_dword(HWIO_MSS_GACC_SAMPLE_MEM_END_ADDR_ADDR,v)
#define HWIO_MSS_GACC_SAMPLE_MEM_END_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GACC_SAMPLE_MEM_END_ADDR_ADDR,m,v,HWIO_MSS_GACC_SAMPLE_MEM_END_ADDR_IN)
#define HWIO_MSS_GACC_SAMPLE_MEM_END_ADDR_GACC_SAMPLE_MEM_END_ADDR_BMSK              0xffffffff
#define HWIO_MSS_GACC_SAMPLE_MEM_END_ADDR_GACC_SAMPLE_MEM_END_ADDR_SHFT                     0x0

#define HWIO_MSS_GACC_ENERGY_MEM_START_ADDR_ADDR                                     (MSS_NAV_REG_BASE      + 0x0002c000)
#define HWIO_MSS_GACC_ENERGY_MEM_START_ADDR_OFFS                                     (MSS_NAV_REG_BASE_OFFS + 0x0002c000)
#define HWIO_MSS_GACC_ENERGY_MEM_START_ADDR_RMSK                                     0xffffffff
#define HWIO_MSS_GACC_ENERGY_MEM_START_ADDR_IN          \
        in_dword_masked(HWIO_MSS_GACC_ENERGY_MEM_START_ADDR_ADDR, HWIO_MSS_GACC_ENERGY_MEM_START_ADDR_RMSK)
#define HWIO_MSS_GACC_ENERGY_MEM_START_ADDR_INM(m)      \
        in_dword_masked(HWIO_MSS_GACC_ENERGY_MEM_START_ADDR_ADDR, m)
#define HWIO_MSS_GACC_ENERGY_MEM_START_ADDR_OUT(v)      \
        out_dword(HWIO_MSS_GACC_ENERGY_MEM_START_ADDR_ADDR,v)
#define HWIO_MSS_GACC_ENERGY_MEM_START_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GACC_ENERGY_MEM_START_ADDR_ADDR,m,v,HWIO_MSS_GACC_ENERGY_MEM_START_ADDR_IN)
#define HWIO_MSS_GACC_ENERGY_MEM_START_ADDR_GACC_ENERGY_MEM_START_ADDR_BMSK          0xffffffff
#define HWIO_MSS_GACC_ENERGY_MEM_START_ADDR_GACC_ENERGY_MEM_START_ADDR_SHFT                 0x0

#define HWIO_MSS_GACC_ENERGY_MEM_END_ADDR_ADDR                                       (MSS_NAV_REG_BASE      + 0x0002c9fc)
#define HWIO_MSS_GACC_ENERGY_MEM_END_ADDR_OFFS                                       (MSS_NAV_REG_BASE_OFFS + 0x0002c9fc)
#define HWIO_MSS_GACC_ENERGY_MEM_END_ADDR_RMSK                                       0xffffffff
#define HWIO_MSS_GACC_ENERGY_MEM_END_ADDR_IN          \
        in_dword_masked(HWIO_MSS_GACC_ENERGY_MEM_END_ADDR_ADDR, HWIO_MSS_GACC_ENERGY_MEM_END_ADDR_RMSK)
#define HWIO_MSS_GACC_ENERGY_MEM_END_ADDR_INM(m)      \
        in_dword_masked(HWIO_MSS_GACC_ENERGY_MEM_END_ADDR_ADDR, m)
#define HWIO_MSS_GACC_ENERGY_MEM_END_ADDR_OUT(v)      \
        out_dword(HWIO_MSS_GACC_ENERGY_MEM_END_ADDR_ADDR,v)
#define HWIO_MSS_GACC_ENERGY_MEM_END_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GACC_ENERGY_MEM_END_ADDR_ADDR,m,v,HWIO_MSS_GACC_ENERGY_MEM_END_ADDR_IN)
#define HWIO_MSS_GACC_ENERGY_MEM_END_ADDR_GACC_ENERGY_MEM_END_ADDR_BMSK              0xffffffff
#define HWIO_MSS_GACC_ENERGY_MEM_END_ADDR_GACC_ENERGY_MEM_END_ADDR_SHFT                     0x0

#define HWIO_MSS_HI0_CHn_CMD_PTR_SDs_ADDR(s,n)                                       (MSS_NAV_REG_BASE      + 0x00000b00 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_CMD_PTR_SDs_OFFS(s,n)                                       (MSS_NAV_REG_BASE_OFFS + 0x00000b00 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_CMD_PTR_SDs_RMSK                                            0x1fffffff
#define HWIO_MSS_HI0_CHn_CMD_PTR_SDs_MAXs                                                     3
#define HWIO_MSS_HI0_CHn_CMD_PTR_SDs_MAXn                                                     7
#define HWIO_MSS_HI0_CHn_CMD_PTR_SDs_INI2(s,n)        \
        in_dword_masked(HWIO_MSS_HI0_CHn_CMD_PTR_SDs_ADDR(s,n), HWIO_MSS_HI0_CHn_CMD_PTR_SDs_RMSK)
#define HWIO_MSS_HI0_CHn_CMD_PTR_SDs_INMI2(s,n,mask)    \
        in_dword_masked(HWIO_MSS_HI0_CHn_CMD_PTR_SDs_ADDR(s,n), mask)
#define HWIO_MSS_HI0_CHn_CMD_PTR_SDs_OUTI2(s,n,val)    \
        out_dword(HWIO_MSS_HI0_CHn_CMD_PTR_SDs_ADDR(s,n),val)
#define HWIO_MSS_HI0_CHn_CMD_PTR_SDs_OUTMI2(s,n,mask,val) \
        out_dword_masked_ns(HWIO_MSS_HI0_CHn_CMD_PTR_SDs_ADDR(s,n),mask,val,HWIO_MSS_HI0_CHn_CMD_PTR_SDs_INI2(s,n))
#define HWIO_MSS_HI0_CHn_CMD_PTR_SDs_ADDR_BMSK                                       0x1fffffff
#define HWIO_MSS_HI0_CHn_CMD_PTR_SDs_ADDR_SHFT                                              0x0

#define HWIO_MSS_HI0_CHn_RSLT_SDs_ADDR(s,n)                                          (MSS_NAV_REG_BASE      + 0x00000b40 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_RSLT_SDs_OFFS(s,n)                                          (MSS_NAV_REG_BASE_OFFS + 0x00000b40 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_RSLT_SDs_RMSK                                               0x8000000e
#define HWIO_MSS_HI0_CHn_RSLT_SDs_MAXs                                                        3
#define HWIO_MSS_HI0_CHn_RSLT_SDs_MAXn                                                        7
#define HWIO_MSS_HI0_CHn_RSLT_SDs_INI2(s,n)        \
        in_dword_masked(HWIO_MSS_HI0_CHn_RSLT_SDs_ADDR(s,n), HWIO_MSS_HI0_CHn_RSLT_SDs_RMSK)
#define HWIO_MSS_HI0_CHn_RSLT_SDs_INMI2(s,n,mask)    \
        in_dword_masked(HWIO_MSS_HI0_CHn_RSLT_SDs_ADDR(s,n), mask)
#define HWIO_MSS_HI0_CHn_RSLT_SDs_V_BMSK                                             0x80000000
#define HWIO_MSS_HI0_CHn_RSLT_SDs_V_SHFT                                                   0x1f
#define HWIO_MSS_HI0_CHn_RSLT_SDs_ERR_BMSK                                                  0x8
#define HWIO_MSS_HI0_CHn_RSLT_SDs_ERR_SHFT                                                  0x3
#define HWIO_MSS_HI0_CHn_RSLT_SDs_F_BMSK                                                    0x4
#define HWIO_MSS_HI0_CHn_RSLT_SDs_F_SHFT                                                    0x2
#define HWIO_MSS_HI0_CHn_RSLT_SDs_TPD_BMSK                                                  0x2
#define HWIO_MSS_HI0_CHn_RSLT_SDs_TPD_SHFT                                                  0x1

#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_ADDR(s,n)                                  (MSS_NAV_REG_BASE      + 0x00000b80 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_OFFS(s,n)                                  (MSS_NAV_REG_BASE_OFFS + 0x00000b80 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_RMSK                                       0x801fff07
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_MAXs                                                3
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_MAXn                                                7
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_INI2(s,n)        \
        in_dword_masked(HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_ADDR(s,n), HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_RMSK)
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_INMI2(s,n,mask)    \
        in_dword_masked(HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_ADDR(s,n), mask)
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_OUTI2(s,n,val)    \
        out_dword(HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_ADDR(s,n),val)
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_OUTMI2(s,n,mask,val) \
        out_dword_masked_ns(HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_ADDR(s,n),mask,val,HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_INI2(s,n))
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_FLUSH_TYPE_BMSK                            0x80000000
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_FLUSH_TYPE_SHFT                                  0x1f
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_CMD_ERR_BMSK                                 0x100000
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_CMD_ERR_SHFT                                     0x14
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_LAST_CPLE_MPU_BMSK                            0x80000
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_LAST_CPLE_MPU_SHFT                               0x13
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_NO_OTB_INSTR_BMSK                             0x40000
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_NO_OTB_INSTR_SHFT                                0x12
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_NO_INB_INSTR_BMSK                             0x20000
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_NO_INB_INSTR_SHFT                                0x11
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_NO_DATA_XFER_BMSK                             0x10000
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_NO_DATA_XFER_SHFT                                0x10
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_DPH_CMD_TYPE_BMSK                              0xc000
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_DPH_CMD_TYPE_SHFT                                 0xe
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_DPH_CMD_TYPE_SINGLE_FVAL                          0x0
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_DPH_CMD_TYPE_SCATTER_GATHER_FVAL                  0x1
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_DPH_CMD_TYPE_RESERVED_PROGRAMMING_FVAL            0x2
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_DPH_CMD_TYPE_BOX_FVAL                             0x3
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_PTR_NUM_OVRFLW_BMSK                            0x2000
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_PTR_NUM_OVRFLW_SHFT                               0xd
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_DSCR_INDX_OVRFLW_BMSK                          0x1000
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_DSCR_INDX_OVRFLW_SHFT                             0xc
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_LEN_ERROR_BMSK                                  0x800
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_LEN_ERROR_SHFT                                    0xb
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_MPU_ERROR_BMSK                                  0x400
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_MPU_ERROR_SHFT                                    0xa
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_DPH_BUS_ERROR_BMSK                              0x200
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_DPH_BUS_ERROR_SHFT                                0x9
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_CPH_BUS_ERROR_BMSK                              0x100
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_CPH_BUS_ERROR_SHFT                                0x8
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_CH_STATE_BMSK                                     0x6
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_CH_STATE_SHFT                                     0x1
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_CH_STATE_IDLE_FVAL                                0x0
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_CH_STATE_PROCESS_FVAL                             0x1
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_CH_STATE_FLUSH_WAIT_FVAL                          0x3
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_V_BMSK                                            0x1
#define HWIO_MSS_HI0_CHn_FLUSH_STATE0_SDs_V_SHFT                                            0x0

#define HWIO_MSS_HI0_CHn_FLUSH_STATE1_SDs_ADDR(s,n)                                  (MSS_NAV_REG_BASE      + 0x00000bc0 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_FLUSH_STATE1_SDs_OFFS(s,n)                                  (MSS_NAV_REG_BASE_OFFS + 0x00000bc0 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_FLUSH_STATE1_SDs_RMSK                                       0xffffffff
#define HWIO_MSS_HI0_CHn_FLUSH_STATE1_SDs_MAXs                                                3
#define HWIO_MSS_HI0_CHn_FLUSH_STATE1_SDs_MAXn                                                7
#define HWIO_MSS_HI0_CHn_FLUSH_STATE1_SDs_INI2(s,n)        \
        in_dword_masked(HWIO_MSS_HI0_CHn_FLUSH_STATE1_SDs_ADDR(s,n), HWIO_MSS_HI0_CHn_FLUSH_STATE1_SDs_RMSK)
#define HWIO_MSS_HI0_CHn_FLUSH_STATE1_SDs_INMI2(s,n,mask)    \
        in_dword_masked(HWIO_MSS_HI0_CHn_FLUSH_STATE1_SDs_ADDR(s,n), mask)
#define HWIO_MSS_HI0_CHn_FLUSH_STATE1_SDs_CMD_ADDR_BMSK                              0xffffffff
#define HWIO_MSS_HI0_CHn_FLUSH_STATE1_SDs_CMD_ADDR_SHFT                                     0x0

#define HWIO_MSS_HI0_CHn_FLUSH_STATE3_SDs_ADDR(s,n)                                  (MSS_NAV_REG_BASE      + 0x00000c40 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_FLUSH_STATE3_SDs_OFFS(s,n)                                  (MSS_NAV_REG_BASE_OFFS + 0x00000c40 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_FLUSH_STATE3_SDs_RMSK                                       0xffffffff
#define HWIO_MSS_HI0_CHn_FLUSH_STATE3_SDs_MAXs                                                3
#define HWIO_MSS_HI0_CHn_FLUSH_STATE3_SDs_MAXn                                                7
#define HWIO_MSS_HI0_CHn_FLUSH_STATE3_SDs_INI2(s,n)        \
        in_dword_masked(HWIO_MSS_HI0_CHn_FLUSH_STATE3_SDs_ADDR(s,n), HWIO_MSS_HI0_CHn_FLUSH_STATE3_SDs_RMSK)
#define HWIO_MSS_HI0_CHn_FLUSH_STATE3_SDs_INMI2(s,n,mask)    \
        in_dword_masked(HWIO_MSS_HI0_CHn_FLUSH_STATE3_SDs_ADDR(s,n), mask)
#define HWIO_MSS_HI0_CHn_FLUSH_STATE3_SDs_DST_REM_LEN_BMSK                           0xffff0000
#define HWIO_MSS_HI0_CHn_FLUSH_STATE3_SDs_DST_REM_LEN_SHFT                                 0x10
#define HWIO_MSS_HI0_CHn_FLUSH_STATE3_SDs_SRC_REM_LEN_BMSK                               0xffff
#define HWIO_MSS_HI0_CHn_FLUSH_STATE3_SDs_SRC_REM_LEN_SHFT                                  0x0

#define HWIO_MSS_HI0_CHn_FLUSH_STATE4_SDs_ADDR(s,n)                                  (MSS_NAV_REG_BASE      + 0x00000c80 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_FLUSH_STATE4_SDs_OFFS(s,n)                                  (MSS_NAV_REG_BASE_OFFS + 0x00000c80 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_FLUSH_STATE4_SDs_RMSK                                       0xffffffff
#define HWIO_MSS_HI0_CHn_FLUSH_STATE4_SDs_MAXs                                                3
#define HWIO_MSS_HI0_CHn_FLUSH_STATE4_SDs_MAXn                                                7
#define HWIO_MSS_HI0_CHn_FLUSH_STATE4_SDs_INI2(s,n)        \
        in_dword_masked(HWIO_MSS_HI0_CHn_FLUSH_STATE4_SDs_ADDR(s,n), HWIO_MSS_HI0_CHn_FLUSH_STATE4_SDs_RMSK)
#define HWIO_MSS_HI0_CHn_FLUSH_STATE4_SDs_INMI2(s,n,mask)    \
        in_dword_masked(HWIO_MSS_HI0_CHn_FLUSH_STATE4_SDs_ADDR(s,n), mask)
#define HWIO_MSS_HI0_CHn_FLUSH_STATE4_SDs_DST_DSCR_NUM_BMSK                          0xffff0000
#define HWIO_MSS_HI0_CHn_FLUSH_STATE4_SDs_DST_DSCR_NUM_SHFT                                0x10
#define HWIO_MSS_HI0_CHn_FLUSH_STATE4_SDs_SRC_DSCR_NUM_BMSK                              0xffff
#define HWIO_MSS_HI0_CHn_FLUSH_STATE4_SDs_SRC_DSCR_NUM_SHFT                                 0x0

#define HWIO_MSS_HI0_CHn_FLUSH_STATE5_SDs_ADDR(s,n)                                  (MSS_NAV_REG_BASE      + 0x00000cc0 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_FLUSH_STATE5_SDs_OFFS(s,n)                                  (MSS_NAV_REG_BASE_OFFS + 0x00000cc0 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_FLUSH_STATE5_SDs_RMSK                                       0xffffff00
#define HWIO_MSS_HI0_CHn_FLUSH_STATE5_SDs_MAXs                                                3
#define HWIO_MSS_HI0_CHn_FLUSH_STATE5_SDs_MAXn                                                7
#define HWIO_MSS_HI0_CHn_FLUSH_STATE5_SDs_INI2(s,n)        \
        in_dword_masked(HWIO_MSS_HI0_CHn_FLUSH_STATE5_SDs_ADDR(s,n), HWIO_MSS_HI0_CHn_FLUSH_STATE5_SDs_RMSK)
#define HWIO_MSS_HI0_CHn_FLUSH_STATE5_SDs_INMI2(s,n,mask)    \
        in_dword_masked(HWIO_MSS_HI0_CHn_FLUSH_STATE5_SDs_ADDR(s,n), mask)
#define HWIO_MSS_HI0_CHn_FLUSH_STATE5_SDs_PTR_NUM_BMSK                               0xff000000
#define HWIO_MSS_HI0_CHn_FLUSH_STATE5_SDs_PTR_NUM_SHFT                                     0x18
#define HWIO_MSS_HI0_CHn_FLUSH_STATE5_SDs_DSCR_INDX_NUM_BMSK                           0xff0000
#define HWIO_MSS_HI0_CHn_FLUSH_STATE5_SDs_DSCR_INDX_NUM_SHFT                               0x10
#define HWIO_MSS_HI0_CHn_FLUSH_STATE5_SDs_BUFFERED_LEN_BMSK                              0xff00
#define HWIO_MSS_HI0_CHn_FLUSH_STATE5_SDs_BUFFERED_LEN_SHFT                                 0x8

#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_ADDR(s)                               (MSS_NAV_REG_BASE      + 0x00000e80 + 0x400 * (s))
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_OFFS(s)                               (MSS_NAV_REG_BASE_OFFS + 0x00000e80 + 0x400 * (s))
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_RMSK                                      0xffff
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_MAXs                                           3
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_INI(s)        \
        in_dword_masked(HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_ADDR(s), HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_RMSK)
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_INMI(s,mask)    \
        in_dword_masked(HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_ADDR(s), mask)
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_15_IRQ_BMSK                            0x8000
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_15_IRQ_SHFT                               0xf
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_14_IRQ_BMSK                            0x4000
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_14_IRQ_SHFT                               0xe
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_13_IRQ_BMSK                            0x2000
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_13_IRQ_SHFT                               0xd
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_12_IRQ_BMSK                            0x1000
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_12_IRQ_SHFT                               0xc
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_11_IRQ_BMSK                             0x800
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_11_IRQ_SHFT                               0xb
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_10_IRQ_BMSK                             0x400
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_10_IRQ_SHFT                               0xa
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_9_IRQ_BMSK                              0x200
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_9_IRQ_SHFT                                0x9
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_8_IRQ_BMSK                              0x100
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_8_IRQ_SHFT                                0x8
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_7_IRQ_BMSK                               0x80
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_7_IRQ_SHFT                                0x7
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_6_IRQ_BMSK                               0x40
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_6_IRQ_SHFT                                0x6
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_5_IRQ_BMSK                               0x20
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_5_IRQ_SHFT                                0x5
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_4_IRQ_BMSK                               0x10
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_4_IRQ_SHFT                                0x4
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_3_IRQ_BMSK                                0x8
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_3_IRQ_SHFT                                0x3
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_2_IRQ_BMSK                                0x4
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_2_IRQ_SHFT                                0x2
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_1_IRQ_BMSK                                0x2
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_1_IRQ_SHFT                                0x1
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_0_IRQ_BMSK                                0x1
#define HWIO_MSS_HI0_SEC_DOMAIN_IRQ_STATUS_SDs_CH_0_IRQ_SHFT                                0x0

#define HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_ADDR(s,n)                                     (MSS_NAV_REG_BASE      + 0x00000e00 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_OFFS(s,n)                                     (MSS_NAV_REG_BASE_OFFS + 0x00000e00 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_RMSK                                                 0x3
#define HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_MAXs                                                   3
#define HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_MAXn                                                   7
#define HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_INI2(s,n)        \
        in_dword_masked(HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_ADDR(s,n), HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_RMSK)
#define HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_INMI2(s,n,mask)    \
        in_dword_masked(HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_ADDR(s,n), mask)
#define HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_OUTI2(s,n,val)    \
        out_dword(HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_ADDR(s,n),val)
#define HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_OUTMI2(s,n,mask,val) \
        out_dword_masked_ns(HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_ADDR(s,n),mask,val,HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_INI2(s,n))
#define HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_FLUSH_RSLT_EN_BMSK                                   0x2
#define HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_FLUSH_RSLT_EN_SHFT                                   0x1
#define HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_IRQ_EN_BMSK                                          0x1
#define HWIO_MSS_HI0_CHn_RSLT_CONF_SDs_IRQ_EN_SHFT                                          0x0

#define HWIO_MSS_HI0_CHn_STATUS_SDs_ADDR(s,n)                                        (MSS_NAV_REG_BASE      + 0x00000d00 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_STATUS_SDs_OFFS(s,n)                                        (MSS_NAV_REG_BASE_OFFS + 0x00000d00 + 0x4 * (n) + 0x400 * (s))
#define HWIO_MSS_HI0_CHn_STATUS_SDs_RMSK                                             0xfc000003
#define HWIO_MSS_HI0_CHn_STATUS_SDs_MAXs                                                      3
#define HWIO_MSS_HI0_CHn_STATUS_SDs_MAXn                                                      7
#define HWIO_MSS_HI0_CHn_STATUS_SDs_INI2(s,n)        \
        in_dword_masked(HWIO_MSS_HI0_CHn_STATUS_SDs_ADDR(s,n), HWIO_MSS_HI0_CHn_STATUS_SDs_RMSK)
#define HWIO_MSS_HI0_CHn_STATUS_SDs_INMI2(s,n,mask)    \
        in_dword_masked(HWIO_MSS_HI0_CHn_STATUS_SDs_ADDR(s,n), mask)
#define HWIO_MSS_HI0_CHn_STATUS_SDs_RSLT_FIFO_CNTR_BMSK                              0xe0000000
#define HWIO_MSS_HI0_CHn_STATUS_SDs_RSLT_FIFO_CNTR_SHFT                                    0x1d
#define HWIO_MSS_HI0_CHn_STATUS_SDs_CMD_PTR_FIFO_CNTR_BMSK                           0x18000000
#define HWIO_MSS_HI0_CHn_STATUS_SDs_CMD_PTR_FIFO_CNTR_SHFT                                 0x1b
#define HWIO_MSS_HI0_CHn_STATUS_SDs_CMD_IN_PROGRESS_BMSK                              0x4000000
#define HWIO_MSS_HI0_CHn_STATUS_SDs_CMD_IN_PROGRESS_SHFT                                   0x1a
#define HWIO_MSS_HI0_CHn_STATUS_SDs_RSLT_VLD_BMSK                                           0x2
#define HWIO_MSS_HI0_CHn_STATUS_SDs_RSLT_VLD_SHFT                                           0x1
#define HWIO_MSS_HI0_CHn_STATUS_SDs_CMD_PTR_RDY_BMSK                                        0x1
#define HWIO_MSS_HI0_CHn_STATUS_SDs_CMD_PTR_RDY_SHFT                                        0x0

#define HWIO_MSS_HI0_CHn_CONF_ADDR(n)                                                (MSS_NAV_REG_BASE      + 0x00000d40 + 0x4 * (n))
#define HWIO_MSS_HI0_CHn_CONF_OFFS(n)                                                (MSS_NAV_REG_BASE_OFFS + 0x00000d40 + 0x4 * (n))
#define HWIO_MSS_HI0_CHn_CONF_RMSK                                                   0xffff1aff
#define HWIO_MSS_HI0_CHn_CONF_MAXn                                                            7
#define HWIO_MSS_HI0_CHn_CONF_INI(n)        \
        in_dword_masked(HWIO_MSS_HI0_CHn_CONF_ADDR(n), HWIO_MSS_HI0_CHn_CONF_RMSK)
#define HWIO_MSS_HI0_CHn_CONF_INMI(n,mask)    \
        in_dword_masked(HWIO_MSS_HI0_CHn_CONF_ADDR(n), mask)
#define HWIO_MSS_HI0_CHn_CONF_OUTI(n,val)    \
        out_dword(HWIO_MSS_HI0_CHn_CONF_ADDR(n),val)
#define HWIO_MSS_HI0_CHn_CONF_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MSS_HI0_CHn_CONF_ADDR(n),mask,val,HWIO_MSS_HI0_CHn_CONF_INI(n))
#define HWIO_MSS_HI0_CHn_CONF_OTHER_CH_BLK_MASK_BMSK                                 0xffff0000
#define HWIO_MSS_HI0_CHn_CONF_OTHER_CH_BLK_MASK_SHFT                                       0x10
#define HWIO_MSS_HI0_CHn_CONF_RSLT_CONF_SHADOW_EN_BMSK                                   0x1000
#define HWIO_MSS_HI0_CHn_CONF_RSLT_CONF_SHADOW_EN_SHFT                                      0xc
#define HWIO_MSS_HI0_CHn_CONF_MPU_DISABLE_BMSK                                            0x800
#define HWIO_MSS_HI0_CHn_CONF_MPU_DISABLE_SHFT                                              0xb
#define HWIO_MSS_HI0_CHn_CONF_PERM_MPU_CONF_BMSK                                          0x200
#define HWIO_MSS_HI0_CHn_CONF_PERM_MPU_CONF_SHFT                                            0x9
#define HWIO_MSS_HI0_CHn_CONF_FLUSH_RSLT_EN_BMSK                                           0x80
#define HWIO_MSS_HI0_CHn_CONF_FLUSH_RSLT_EN_SHFT                                            0x7
#define HWIO_MSS_HI0_CHn_CONF_IRQ_EN_BMSK                                                  0x40
#define HWIO_MSS_HI0_CHn_CONF_IRQ_EN_SHFT                                                   0x6
#define HWIO_MSS_HI0_CHn_CONF_SEC_DOMAIN_BMSK                                              0x30
#define HWIO_MSS_HI0_CHn_CONF_SEC_DOMAIN_SHFT                                               0x4
#define HWIO_MSS_HI0_CHn_CONF_PRIORITY_BMSK                                                 0xf
#define HWIO_MSS_HI0_CHn_CONF_PRIORITY_SHFT                                                 0x0

#define HWIO_MSS_HI0_CHn_DBG_0_ADDR(n)                                               (MSS_NAV_REG_BASE      + 0x00000d80 + 0x4 * (n))
#define HWIO_MSS_HI0_CHn_DBG_0_OFFS(n)                                               (MSS_NAV_REG_BASE_OFFS + 0x00000d80 + 0x4 * (n))
#define HWIO_MSS_HI0_CHn_DBG_0_RMSK                                                         0xf
#define HWIO_MSS_HI0_CHn_DBG_0_MAXn                                                           7
#define HWIO_MSS_HI0_CHn_DBG_0_INI(n)        \
        in_dword_masked(HWIO_MSS_HI0_CHn_DBG_0_ADDR(n), HWIO_MSS_HI0_CHn_DBG_0_RMSK)
#define HWIO_MSS_HI0_CHn_DBG_0_INMI(n,mask)    \
        in_dword_masked(HWIO_MSS_HI0_CHn_DBG_0_ADDR(n), mask)
#define HWIO_MSS_HI0_CHn_DBG_0_OUTI(n,val)    \
        out_dword(HWIO_MSS_HI0_CHn_DBG_0_ADDR(n),val)
#define HWIO_MSS_HI0_CHn_DBG_0_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MSS_HI0_CHn_DBG_0_ADDR(n),mask,val,HWIO_MSS_HI0_CHn_DBG_0_INI(n))
#define HWIO_MSS_HI0_CHn_DBG_0_REQ_ENG_HALT_BMSK                                            0x8
#define HWIO_MSS_HI0_CHn_DBG_0_REQ_ENG_HALT_SHFT                                            0x3
#define HWIO_MSS_HI0_CHn_DBG_0_CMD_ENG_HALT_BMSK                                            0x4
#define HWIO_MSS_HI0_CHn_DBG_0_CMD_ENG_HALT_SHFT                                            0x2
#define HWIO_MSS_HI0_CHn_DBG_0_CMD_PTR_FIFO_HALT_BMSK                                       0x2
#define HWIO_MSS_HI0_CHn_DBG_0_CMD_PTR_FIFO_HALT_SHFT                                       0x1
#define HWIO_MSS_HI0_CHn_DBG_0_ERROR_BMSK                                                   0x1
#define HWIO_MSS_HI0_CHn_DBG_0_ERROR_SHFT                                                   0x0

#define HWIO_MSS_HI0_CHn_DBG_1_ADDR(n)                                               (MSS_NAV_REG_BASE      + 0x00000dc0 + 0x4 * (n))
#define HWIO_MSS_HI0_CHn_DBG_1_OFFS(n)                                               (MSS_NAV_REG_BASE_OFFS + 0x00000dc0 + 0x4 * (n))
#define HWIO_MSS_HI0_CHn_DBG_1_RMSK                                                  0xffffffff
#define HWIO_MSS_HI0_CHn_DBG_1_MAXn                                                           7
#define HWIO_MSS_HI0_CHn_DBG_1_INI(n)        \
        in_dword_masked(HWIO_MSS_HI0_CHn_DBG_1_ADDR(n), HWIO_MSS_HI0_CHn_DBG_1_RMSK)
#define HWIO_MSS_HI0_CHn_DBG_1_INMI(n,mask)    \
        in_dword_masked(HWIO_MSS_HI0_CHn_DBG_1_ADDR(n), mask)
#define HWIO_MSS_HI0_CHn_DBG_1_DBG_STATE_BMSK                                        0xffffffff
#define HWIO_MSS_HI0_CHn_DBG_1_DBG_STATE_SHFT                                               0x0

#define HWIO_MSS_HI0_CIn_CONF_ADDR(n)                                                (MSS_NAV_REG_BASE      + 0x00000e90 + 0x4 * (n))
#define HWIO_MSS_HI0_CIn_CONF_OFFS(n)                                                (MSS_NAV_REG_BASE_OFFS + 0x00000e90 + 0x4 * (n))
#define HWIO_MSS_HI0_CIn_CONF_RMSK                                                   0xffff003f
#define HWIO_MSS_HI0_CIn_CONF_MAXn                                                            7
#define HWIO_MSS_HI0_CIn_CONF_INI(n)        \
        in_dword_masked(HWIO_MSS_HI0_CIn_CONF_ADDR(n), HWIO_MSS_HI0_CIn_CONF_RMSK)
#define HWIO_MSS_HI0_CIn_CONF_INMI(n,mask)    \
        in_dword_masked(HWIO_MSS_HI0_CIn_CONF_ADDR(n), mask)
#define HWIO_MSS_HI0_CIn_CONF_OUTI(n,val)    \
        out_dword(HWIO_MSS_HI0_CIn_CONF_ADDR(n),val)
#define HWIO_MSS_HI0_CIn_CONF_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_MSS_HI0_CIn_CONF_ADDR(n),mask,val,HWIO_MSS_HI0_CIn_CONF_INI(n))
#define HWIO_MSS_HI0_CIn_CONF_RANGE_END_BMSK                                         0xff000000
#define HWIO_MSS_HI0_CIn_CONF_RANGE_END_SHFT                                               0x18
#define HWIO_MSS_HI0_CIn_CONF_RANGE_START_BMSK                                         0xff0000
#define HWIO_MSS_HI0_CIn_CONF_RANGE_START_SHFT                                             0x10
#define HWIO_MSS_HI0_CIn_CONF_CI_WEIGHT_BMSK                                               0x30
#define HWIO_MSS_HI0_CIn_CONF_CI_WEIGHT_SHFT                                                0x4
#define HWIO_MSS_HI0_CIn_CONF_MAX_BURST_LEN_BMSK                                            0xf
#define HWIO_MSS_HI0_CIn_CONF_MAX_BURST_LEN_SHFT                                            0x0

#define HWIO_MSS_HI0_CIn_DBG_ERR_ADDR(n)                                             (MSS_NAV_REG_BASE      + 0x00000eb0 + 0x4 * (n))
#define HWIO_MSS_HI0_CIn_DBG_ERR_OFFS(n)                                             (MSS_NAV_REG_BASE_OFFS + 0x00000eb0 + 0x4 * (n))
#define HWIO_MSS_HI0_CIn_DBG_ERR_RMSK                                                0xffffffff
#define HWIO_MSS_HI0_CIn_DBG_ERR_MAXn                                                         7
#define HWIO_MSS_HI0_CIn_DBG_ERR_INI(n)        \
        in_dword_masked(HWIO_MSS_HI0_CIn_DBG_ERR_ADDR(n), HWIO_MSS_HI0_CIn_DBG_ERR_RMSK)
#define HWIO_MSS_HI0_CIn_DBG_ERR_INMI(n,mask)    \
        in_dword_masked(HWIO_MSS_HI0_CIn_DBG_ERR_ADDR(n), mask)
#define HWIO_MSS_HI0_CIn_DBG_ERR_DATA_BUS_ERR_BMSK                                   0xffff0000
#define HWIO_MSS_HI0_CIn_DBG_ERR_DATA_BUS_ERR_SHFT                                         0x10
#define HWIO_MSS_HI0_CIn_DBG_ERR_CMD_BUS_ERR_BMSK                                        0xffff
#define HWIO_MSS_HI0_CIn_DBG_ERR_CMD_BUS_ERR_SHFT                                           0x0

#define HWIO_MSS_HI0_CRCI_DBG_ADDR                                                   (MSS_NAV_REG_BASE      + 0x00000ed0)
#define HWIO_MSS_HI0_CRCI_DBG_OFFS                                                   (MSS_NAV_REG_BASE_OFFS + 0x00000ed0)
#define HWIO_MSS_HI0_CRCI_DBG_RMSK                                                       0xffff
#define HWIO_MSS_HI0_CRCI_DBG_IN          \
        in_dword_masked(HWIO_MSS_HI0_CRCI_DBG_ADDR, HWIO_MSS_HI0_CRCI_DBG_RMSK)
#define HWIO_MSS_HI0_CRCI_DBG_INM(m)      \
        in_dword_masked(HWIO_MSS_HI0_CRCI_DBG_ADDR, m)
#define HWIO_MSS_HI0_CRCI_DBG_OUT(v)      \
        out_dword(HWIO_MSS_HI0_CRCI_DBG_ADDR,v)
#define HWIO_MSS_HI0_CRCI_DBG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_HI0_CRCI_DBG_ADDR,m,v,HWIO_MSS_HI0_CRCI_DBG_IN)
#define HWIO_MSS_HI0_CRCI_DBG_CRCI_RST_BMSK                                              0xffff
#define HWIO_MSS_HI0_CRCI_DBG_CRCI_RST_SHFT                                                 0x0

#define HWIO_MSS_HI0_CRCI_STATUS_ADDR                                                (MSS_NAV_REG_BASE      + 0x00000ed4)
#define HWIO_MSS_HI0_CRCI_STATUS_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x00000ed4)
#define HWIO_MSS_HI0_CRCI_STATUS_RMSK                                                    0xffff
#define HWIO_MSS_HI0_CRCI_STATUS_IN          \
        in_dword_masked(HWIO_MSS_HI0_CRCI_STATUS_ADDR, HWIO_MSS_HI0_CRCI_STATUS_RMSK)
#define HWIO_MSS_HI0_CRCI_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_HI0_CRCI_STATUS_ADDR, m)
#define HWIO_MSS_HI0_CRCI_STATUS_CRCI_RDY_BMSK                                           0xffff
#define HWIO_MSS_HI0_CRCI_STATUS_CRCI_RDY_SHFT                                              0x0

#define HWIO_MSS_HI0_GP_CTL_ADDR                                                     (MSS_NAV_REG_BASE      + 0x00000ed8)
#define HWIO_MSS_HI0_GP_CTL_OFFS                                                     (MSS_NAV_REG_BASE_OFFS + 0x00000ed8)
#define HWIO_MSS_HI0_GP_CTL_RMSK                                                     0xffffffff
#define HWIO_MSS_HI0_GP_CTL_IN          \
        in_dword_masked(HWIO_MSS_HI0_GP_CTL_ADDR, HWIO_MSS_HI0_GP_CTL_RMSK)
#define HWIO_MSS_HI0_GP_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_HI0_GP_CTL_ADDR, m)
#define HWIO_MSS_HI0_GP_CTL_OUT(v)      \
        out_dword(HWIO_MSS_HI0_GP_CTL_ADDR,v)
#define HWIO_MSS_HI0_GP_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_HI0_GP_CTL_ADDR,m,v,HWIO_MSS_HI0_GP_CTL_IN)
#define HWIO_MSS_HI0_GP_CTL_GP_CTL_BMSK                                              0xffffffff
#define HWIO_MSS_HI0_GP_CTL_GP_CTL_SHFT                                                     0x0

#define HWIO_MSS_HI0_GP_STATUS_ADDR                                                  (MSS_NAV_REG_BASE      + 0x00000edc)
#define HWIO_MSS_HI0_GP_STATUS_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x00000edc)
#define HWIO_MSS_HI0_GP_STATUS_RMSK                                                  0xffffffff
#define HWIO_MSS_HI0_GP_STATUS_IN          \
        in_dword_masked(HWIO_MSS_HI0_GP_STATUS_ADDR, HWIO_MSS_HI0_GP_STATUS_RMSK)
#define HWIO_MSS_HI0_GP_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_HI0_GP_STATUS_ADDR, m)
#define HWIO_MSS_HI0_GP_STATUS_GP_STATUS_BMSK                                        0xffffffff
#define HWIO_MSS_HI0_GP_STATUS_GP_STATUS_SHFT                                               0x0

#define HWIO_MSS_HI0_GLBL_DBG_CMD_ENG_ADDR                                           (MSS_NAV_REG_BASE      + 0x00000ee0)
#define HWIO_MSS_HI0_GLBL_DBG_CMD_ENG_OFFS                                           (MSS_NAV_REG_BASE_OFFS + 0x00000ee0)
#define HWIO_MSS_HI0_GLBL_DBG_CMD_ENG_RMSK                                           0xffffffff
#define HWIO_MSS_HI0_GLBL_DBG_CMD_ENG_IN          \
        in_dword_masked(HWIO_MSS_HI0_GLBL_DBG_CMD_ENG_ADDR, HWIO_MSS_HI0_GLBL_DBG_CMD_ENG_RMSK)
#define HWIO_MSS_HI0_GLBL_DBG_CMD_ENG_INM(m)      \
        in_dword_masked(HWIO_MSS_HI0_GLBL_DBG_CMD_ENG_ADDR, m)
#define HWIO_MSS_HI0_GLBL_DBG_CMD_ENG_OUT(v)      \
        out_dword(HWIO_MSS_HI0_GLBL_DBG_CMD_ENG_ADDR,v)
#define HWIO_MSS_HI0_GLBL_DBG_CMD_ENG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_HI0_GLBL_DBG_CMD_ENG_ADDR,m,v,HWIO_MSS_HI0_GLBL_DBG_CMD_ENG_IN)
#define HWIO_MSS_HI0_GLBL_DBG_CMD_ENG_DBG_STATE_BMSK                                 0xffffffff
#define HWIO_MSS_HI0_GLBL_DBG_CMD_ENG_DBG_STATE_SHFT                                        0x0

#define HWIO_MSS_HI0_GLBL_DBG_REQ_ENG_ADDR                                           (MSS_NAV_REG_BASE      + 0x00000ee4)
#define HWIO_MSS_HI0_GLBL_DBG_REQ_ENG_OFFS                                           (MSS_NAV_REG_BASE_OFFS + 0x00000ee4)
#define HWIO_MSS_HI0_GLBL_DBG_REQ_ENG_RMSK                                           0xffffffff
#define HWIO_MSS_HI0_GLBL_DBG_REQ_ENG_IN          \
        in_dword_masked(HWIO_MSS_HI0_GLBL_DBG_REQ_ENG_ADDR, HWIO_MSS_HI0_GLBL_DBG_REQ_ENG_RMSK)
#define HWIO_MSS_HI0_GLBL_DBG_REQ_ENG_INM(m)      \
        in_dword_masked(HWIO_MSS_HI0_GLBL_DBG_REQ_ENG_ADDR, m)
#define HWIO_MSS_HI0_GLBL_DBG_REQ_ENG_OUT(v)      \
        out_dword(HWIO_MSS_HI0_GLBL_DBG_REQ_ENG_ADDR,v)
#define HWIO_MSS_HI0_GLBL_DBG_REQ_ENG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_HI0_GLBL_DBG_REQ_ENG_ADDR,m,v,HWIO_MSS_HI0_GLBL_DBG_REQ_ENG_IN)
#define HWIO_MSS_HI0_GLBL_DBG_REQ_ENG_DBG_STATE_BMSK                                 0xffffffff
#define HWIO_MSS_HI0_GLBL_DBG_REQ_ENG_DBG_STATE_SHFT                                        0x0

#define HWIO_MSS_HI0_GLBL_DBG_XFR_ENG_ADDR                                           (MSS_NAV_REG_BASE      + 0x00000ee8)
#define HWIO_MSS_HI0_GLBL_DBG_XFR_ENG_OFFS                                           (MSS_NAV_REG_BASE_OFFS + 0x00000ee8)
#define HWIO_MSS_HI0_GLBL_DBG_XFR_ENG_RMSK                                           0xffffffff
#define HWIO_MSS_HI0_GLBL_DBG_XFR_ENG_IN          \
        in_dword_masked(HWIO_MSS_HI0_GLBL_DBG_XFR_ENG_ADDR, HWIO_MSS_HI0_GLBL_DBG_XFR_ENG_RMSK)
#define HWIO_MSS_HI0_GLBL_DBG_XFR_ENG_INM(m)      \
        in_dword_masked(HWIO_MSS_HI0_GLBL_DBG_XFR_ENG_ADDR, m)
#define HWIO_MSS_HI0_GLBL_DBG_XFR_ENG_OUT(v)      \
        out_dword(HWIO_MSS_HI0_GLBL_DBG_XFR_ENG_ADDR,v)
#define HWIO_MSS_HI0_GLBL_DBG_XFR_ENG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_HI0_GLBL_DBG_XFR_ENG_ADDR,m,v,HWIO_MSS_HI0_GLBL_DBG_XFR_ENG_IN)
#define HWIO_MSS_HI0_GLBL_DBG_XFR_ENG_DBG_STATE_BMSK                                 0xffffffff
#define HWIO_MSS_HI0_GLBL_DBG_XFR_ENG_DBG_STATE_SHFT                                        0x0

#define HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_ADDR                                          (MSS_NAV_REG_BASE      + 0x00000eec)
#define HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_OFFS                                          (MSS_NAV_REG_BASE_OFFS + 0x00000eec)
#define HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_RMSK                                              0xffff
#define HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_IN          \
        in_dword_masked(HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_ADDR, HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_RMSK)
#define HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_INM(m)      \
        in_dword_masked(HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_ADDR, m)
#define HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_CHAN_BLK_MASK_BMSK                                0xffff
#define HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_CHAN_BLK_MASK_SHFT                                   0x0

#define HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_CLR_ADDR                                      (MSS_NAV_REG_BASE      + 0x00000ef0)
#define HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_CLR_OFFS                                      (MSS_NAV_REG_BASE_OFFS + 0x00000ef0)
#define HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_CLR_RMSK                                             0xf
#define HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_CLR_IN          \
        in_dword_masked(HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_CLR_ADDR, HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_CLR_RMSK)
#define HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_CLR_INM(m)      \
        in_dword_masked(HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_CLR_ADDR, m)
#define HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_CLR_OUT(v)      \
        out_dword(HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_CLR_ADDR,v)
#define HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_CLR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_CLR_ADDR,m,v,HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_CLR_IN)
#define HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_CLR_CHAN_BLK_CLR_CHAN_NNUM_BMSK                      0xf
#define HWIO_MSS_HI0_GLBL_DBG_CHAN_BLK_CLR_CHAN_BLK_CLR_CHAN_NNUM_SHFT                      0x0

#define HWIO_MSS_HI0_GLBL_DBG_TEST_SEL_ADDR                                          (MSS_NAV_REG_BASE      + 0x00000ef4)
#define HWIO_MSS_HI0_GLBL_DBG_TEST_SEL_OFFS                                          (MSS_NAV_REG_BASE_OFFS + 0x00000ef4)
#define HWIO_MSS_HI0_GLBL_DBG_TEST_SEL_RMSK                                                0x3f
#define HWIO_MSS_HI0_GLBL_DBG_TEST_SEL_IN          \
        in_dword_masked(HWIO_MSS_HI0_GLBL_DBG_TEST_SEL_ADDR, HWIO_MSS_HI0_GLBL_DBG_TEST_SEL_RMSK)
#define HWIO_MSS_HI0_GLBL_DBG_TEST_SEL_INM(m)      \
        in_dword_masked(HWIO_MSS_HI0_GLBL_DBG_TEST_SEL_ADDR, m)
#define HWIO_MSS_HI0_GLBL_DBG_TEST_SEL_OUT(v)      \
        out_dword(HWIO_MSS_HI0_GLBL_DBG_TEST_SEL_ADDR,v)
#define HWIO_MSS_HI0_GLBL_DBG_TEST_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_HI0_GLBL_DBG_TEST_SEL_ADDR,m,v,HWIO_MSS_HI0_GLBL_DBG_TEST_SEL_IN)
#define HWIO_MSS_HI0_GLBL_DBG_TEST_SEL_TEST_BUS_SEL_BMSK                                   0x3f
#define HWIO_MSS_HI0_GLBL_DBG_TEST_SEL_TEST_BUS_SEL_SHFT                                    0x0

#define HWIO_MSS_NAV_CLK_ENABLE_ADDR                                                 (MSS_NAV_REG_BASE      + 0x000f8000)
#define HWIO_MSS_NAV_CLK_ENABLE_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x000f8000)
#define HWIO_MSS_NAV_CLK_ENABLE_RMSK                                                 0xfbffffff
#define HWIO_MSS_NAV_CLK_ENABLE_IN          \
        in_dword_masked(HWIO_MSS_NAV_CLK_ENABLE_ADDR, HWIO_MSS_NAV_CLK_ENABLE_RMSK)
#define HWIO_MSS_NAV_CLK_ENABLE_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_CLK_ENABLE_ADDR, m)
#define HWIO_MSS_NAV_CLK_ENABLE_OUT(v)      \
        out_dword(HWIO_MSS_NAV_CLK_ENABLE_ADDR,v)
#define HWIO_MSS_NAV_CLK_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_CLK_ENABLE_ADDR,m,v,HWIO_MSS_NAV_CLK_ENABLE_IN)
#define HWIO_MSS_NAV_CLK_ENABLE_NC_MAIN_CLK_OFF_BMSK                                 0x80000000
#define HWIO_MSS_NAV_CLK_ENABLE_NC_MAIN_CLK_OFF_SHFT                                       0x1f
#define HWIO_MSS_NAV_CLK_ENABLE_NC_PSCBC_HANDSHAKE_FSM_STATE_BMSK                    0x78000000
#define HWIO_MSS_NAV_CLK_ENABLE_NC_PSCBC_HANDSHAKE_FSM_STATE_SHFT                          0x1b
#define HWIO_MSS_NAV_CLK_ENABLE_NC_ADC1_CLK_OFF_BMSK                                  0x2000000
#define HWIO_MSS_NAV_CLK_ENABLE_NC_ADC1_CLK_OFF_SHFT                                       0x19
#define HWIO_MSS_NAV_CLK_ENABLE_NC_XO_CLK_OFF_BMSK                                    0x1000000
#define HWIO_MSS_NAV_CLK_ENABLE_NC_XO_CLK_OFF_SHFT                                         0x18
#define HWIO_MSS_NAV_CLK_ENABLE_NC_PSCBC_CLK_DIV_BMSK                                  0xff0000
#define HWIO_MSS_NAV_CLK_ENABLE_NC_PSCBC_CLK_DIV_SHFT                                      0x10
#define HWIO_MSS_NAV_CLK_ENABLE_NC_PSCBC_HANDSHAKE_FSM_EN_BMSK                           0x8000
#define HWIO_MSS_NAV_CLK_ENABLE_NC_PSCBC_HANDSHAKE_FSM_EN_SHFT                              0xf
#define HWIO_MSS_NAV_CLK_ENABLE_NC_FORCE_MEM_CORE_ON_BMSK                                0x4000
#define HWIO_MSS_NAV_CLK_ENABLE_NC_FORCE_MEM_CORE_ON_SHFT                                   0xe
#define HWIO_MSS_NAV_CLK_ENABLE_NC_FORCE_MEM_PERIPH_ON_BMSK                              0x2000
#define HWIO_MSS_NAV_CLK_ENABLE_NC_FORCE_MEM_PERIPH_ON_SHFT                                 0xd
#define HWIO_MSS_NAV_CLK_ENABLE_NC_FORCE_MEM_PERIPH_OFF_BMSK                             0x1000
#define HWIO_MSS_NAV_CLK_ENABLE_NC_FORCE_MEM_PERIPH_OFF_SHFT                                0xc
#define HWIO_MSS_NAV_CLK_ENABLE_NC_PSCBC_WAKEUP_BMSK                                      0xf00
#define HWIO_MSS_NAV_CLK_ENABLE_NC_PSCBC_WAKEUP_SHFT                                        0x8
#define HWIO_MSS_NAV_CLK_ENABLE_NC_PSCBC_SLEEP_BMSK                                        0xf0
#define HWIO_MSS_NAV_CLK_ENABLE_NC_PSCBC_SLEEP_SHFT                                         0x4
#define HWIO_MSS_NAV_CLK_ENABLE_NC_ADC1_CLK_ENABLE_BMSK                                     0x8
#define HWIO_MSS_NAV_CLK_ENABLE_NC_ADC1_CLK_ENABLE_SHFT                                     0x3
#define HWIO_MSS_NAV_CLK_ENABLE_NC_XO_CLK_ENABLE_BMSK                                       0x4
#define HWIO_MSS_NAV_CLK_ENABLE_NC_XO_CLK_ENABLE_SHFT                                       0x2
#define HWIO_MSS_NAV_CLK_ENABLE_NC_PSCBC_HW_CTL_BMSK                                        0x2
#define HWIO_MSS_NAV_CLK_ENABLE_NC_PSCBC_HW_CTL_SHFT                                        0x1
#define HWIO_MSS_NAV_CLK_ENABLE_NC_MAIN_CLK_ENABLE_BMSK                                     0x1
#define HWIO_MSS_NAV_CLK_ENABLE_NC_MAIN_CLK_ENABLE_SHFT                                     0x0

#define HWIO_MSS_NAV_CLK_RESET_ADDR                                                  (MSS_NAV_REG_BASE      + 0x000f8004)
#define HWIO_MSS_NAV_CLK_RESET_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x000f8004)
#define HWIO_MSS_NAV_CLK_RESET_RMSK                                                         0x7
#define HWIO_MSS_NAV_CLK_RESET_IN          \
        in_dword_masked(HWIO_MSS_NAV_CLK_RESET_ADDR, HWIO_MSS_NAV_CLK_RESET_RMSK)
#define HWIO_MSS_NAV_CLK_RESET_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_CLK_RESET_ADDR, m)
#define HWIO_MSS_NAV_CLK_RESET_OUT(v)      \
        out_dword(HWIO_MSS_NAV_CLK_RESET_ADDR,v)
#define HWIO_MSS_NAV_CLK_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_CLK_RESET_ADDR,m,v,HWIO_MSS_NAV_CLK_RESET_IN)
#define HWIO_MSS_NAV_CLK_RESET_NC_ADC1_CLK_RESET_BMSK                                       0x4
#define HWIO_MSS_NAV_CLK_RESET_NC_ADC1_CLK_RESET_SHFT                                       0x2
#define HWIO_MSS_NAV_CLK_RESET_NC_MAIN_CLK_RESET_BMSK                                       0x2
#define HWIO_MSS_NAV_CLK_RESET_NC_MAIN_CLK_RESET_SHFT                                       0x1
#define HWIO_MSS_NAV_CLK_RESET_NC_XO_CLK_RESET_BMSK                                         0x1
#define HWIO_MSS_NAV_CLK_RESET_NC_XO_CLK_RESET_SHFT                                         0x0

#define HWIO_MSS_NAV_CLK_CTL_ADDR                                                    (MSS_NAV_REG_BASE      + 0x000f8008)
#define HWIO_MSS_NAV_CLK_CTL_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x000f8008)
#define HWIO_MSS_NAV_CLK_CTL_RMSK                                                       0x3ffff
#define HWIO_MSS_NAV_CLK_CTL_IN          \
        in_dword_masked(HWIO_MSS_NAV_CLK_CTL_ADDR, HWIO_MSS_NAV_CLK_CTL_RMSK)
#define HWIO_MSS_NAV_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_CLK_CTL_ADDR, m)
#define HWIO_MSS_NAV_CLK_CTL_OUT(v)      \
        out_dword(HWIO_MSS_NAV_CLK_CTL_ADDR,v)
#define HWIO_MSS_NAV_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_CLK_CTL_ADDR,m,v,HWIO_MSS_NAV_CLK_CTL_IN)
#define HWIO_MSS_NAV_CLK_CTL_NC_ASYNC_CLK_EN_BMSK                                       0x20000
#define HWIO_MSS_NAV_CLK_CTL_NC_ASYNC_CLK_EN_SHFT                                          0x11
#define HWIO_MSS_NAV_CLK_CTL_NC_INVERT_PPS_BMSK                                         0x10000
#define HWIO_MSS_NAV_CLK_CTL_NC_INVERT_PPS_SHFT                                            0x10
#define HWIO_MSS_NAV_CLK_CTL_NC_SLP_TO_PPS_BMSK                                          0x8000
#define HWIO_MSS_NAV_CLK_CTL_NC_SLP_TO_PPS_SHFT                                             0xf
#define HWIO_MSS_NAV_CLK_CTL_NC_DBG_CLK_SEL_BMSK                                         0x6000
#define HWIO_MSS_NAV_CLK_CTL_NC_DBG_CLK_SEL_SHFT                                            0xd
#define HWIO_MSS_NAV_CLK_CTL_NC_DBG_CLK_SEL_OFF_FVAL                                        0x0
#define HWIO_MSS_NAV_CLK_CTL_NC_DBG_CLK_SEL_MAIN_FVAL                                       0x1
#define HWIO_MSS_NAV_CLK_CTL_NC_DBG_CLK_SEL_ADC1_FVAL                                       0x2
#define HWIO_MSS_NAV_CLK_CTL_NC_DBG_CLK_SEL_XO_FVAL                                         0x3
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_BMSK                                         0x1f00
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_SHFT                                            0x8
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_OFF_FVAL                                        0x0
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_1_0_FVAL                                    0x1
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_1_5_FVAL                                    0x2
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_2_0_FVAL                                    0x3
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_2_5_FVAL                                    0x4
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_3_0_FVAL                                    0x5
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_3_5_FVAL                                    0x6
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_4_0_FVAL                                    0x7
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_4_5_FVAL                                    0x8
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_5_0_FVAL                                    0x9
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_5_5_FVAL                                    0xa
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_6_0_FVAL                                    0xb
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_6_5_FVAL                                    0xc
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_7_0_FVAL                                    0xd
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_7_5_FVAL                                    0xe
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_8_0_FVAL                                    0xf
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_8_5_FVAL                                   0x10
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_9_0_FVAL                                   0x11
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_9_5_FVAL                                   0x12
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_10_0_FVAL                                  0x13
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_10_5_FVAL                                  0x14
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_11_0_FVAL                                  0x15
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_11_5_FVAL                                  0x16
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_12_0_FVAL                                  0x17
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_12_5_FVAL                                  0x18
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_13_0_FVAL                                  0x19
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_13_5_FVAL                                  0x1a
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_14_0_FVAL                                  0x1b
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_14_5_FVAL                                  0x1c
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_15_0_FVAL                                  0x1d
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_15_5_FVAL                                  0x1e
#define HWIO_MSS_NAV_CLK_CTL_NC_SRC_CLK_DIV_DIV_16_0_FVAL                                  0x1f
#define HWIO_MSS_NAV_CLK_CTL_NC_FRAC_UPDATE_SEL_BMSK                                       0x80
#define HWIO_MSS_NAV_CLK_CTL_NC_FRAC_UPDATE_SEL_SHFT                                        0x7
#define HWIO_MSS_NAV_CLK_CTL_NC_FRAC_UPDATE_SEL_HOST_FVAL                                   0x0
#define HWIO_MSS_NAV_CLK_CTL_NC_FRAC_UPDATE_SEL_FRAME_FVAL                                  0x1
#define HWIO_MSS_NAV_CLK_CTL_NC_FRAC31_MODE_BMSK                                           0x60
#define HWIO_MSS_NAV_CLK_CTL_NC_FRAC31_MODE_SHFT                                            0x5
#define HWIO_MSS_NAV_CLK_CTL_NC_FRAC31_MODE_BYPASS_FVAL                                     0x0
#define HWIO_MSS_NAV_CLK_CTL_NC_FRAC31_MODE_SWALLOW_FVAL                                    0x1
#define HWIO_MSS_NAV_CLK_CTL_NC_FRAC31_MODE_DUAL_EDGE_FVAL                                  0x2
#define HWIO_MSS_NAV_CLK_CTL_NC_FRAC31_MODE_SINGLE_EDGE_FVAL                                0x3
#define HWIO_MSS_NAV_CLK_CTL_NC_ADC1_CLK_DIV_BMSK                                          0x18
#define HWIO_MSS_NAV_CLK_CTL_NC_ADC1_CLK_DIV_SHFT                                           0x3
#define HWIO_MSS_NAV_CLK_CTL_NC_ADC1_CLK_DIV_BYPASS_FVAL                                    0x0
#define HWIO_MSS_NAV_CLK_CTL_NC_ADC1_CLK_DIV_DIV2_FVAL                                      0x1
#define HWIO_MSS_NAV_CLK_CTL_NC_ADC1_CLK_DIV_DIV3_FVAL                                      0x2
#define HWIO_MSS_NAV_CLK_CTL_NC_ADC1_CLK_DIV_DIV4_FVAL                                      0x3
#define HWIO_MSS_NAV_CLK_CTL_NC_CLK_SRC_SEL_BMSK                                            0x7
#define HWIO_MSS_NAV_CLK_CTL_NC_CLK_SRC_SEL_SHFT                                            0x0
#define HWIO_MSS_NAV_CLK_CTL_NC_CLK_SRC_SEL_XO_FVAL                                         0x0
#define HWIO_MSS_NAV_CLK_CTL_NC_CLK_SRC_SEL_PLL0_FVAL                                       0x1
#define HWIO_MSS_NAV_CLK_CTL_NC_CLK_SRC_SEL_PLL1_FVAL                                       0x2
#define HWIO_MSS_NAV_CLK_CTL_NC_CLK_SRC_SEL_PLL2_FVAL                                       0x3
#define HWIO_MSS_NAV_CLK_CTL_NC_CLK_SRC_SEL_EXTCLK_FVAL                                     0x4
#define HWIO_MSS_NAV_CLK_CTL_NC_CLK_SRC_SEL_GND1_FVAL                                       0x5
#define HWIO_MSS_NAV_CLK_CTL_NC_CLK_SRC_SEL_GND2_FVAL                                       0x6
#define HWIO_MSS_NAV_CLK_CTL_NC_CLK_SRC_SEL_GND3_FVAL                                       0x7

#define HWIO_MSS_NAV_CLK_FRAC31_M_ADDR                                               (MSS_NAV_REG_BASE      + 0x000f800c)
#define HWIO_MSS_NAV_CLK_FRAC31_M_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x000f800c)
#define HWIO_MSS_NAV_CLK_FRAC31_M_RMSK                                               0x7fffffff
#define HWIO_MSS_NAV_CLK_FRAC31_M_IN          \
        in_dword_masked(HWIO_MSS_NAV_CLK_FRAC31_M_ADDR, HWIO_MSS_NAV_CLK_FRAC31_M_RMSK)
#define HWIO_MSS_NAV_CLK_FRAC31_M_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_CLK_FRAC31_M_ADDR, m)
#define HWIO_MSS_NAV_CLK_FRAC31_M_OUT(v)      \
        out_dword(HWIO_MSS_NAV_CLK_FRAC31_M_ADDR,v)
#define HWIO_MSS_NAV_CLK_FRAC31_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_CLK_FRAC31_M_ADDR,m,v,HWIO_MSS_NAV_CLK_FRAC31_M_IN)
#define HWIO_MSS_NAV_CLK_FRAC31_M_NC_FRAC31_M_BMSK                                   0x7fffffff
#define HWIO_MSS_NAV_CLK_FRAC31_M_NC_FRAC31_M_SHFT                                          0x0

#define HWIO_MSS_NAV_CLK_FRAC31_NOT_2D_ADDR                                          (MSS_NAV_REG_BASE      + 0x000f8010)
#define HWIO_MSS_NAV_CLK_FRAC31_NOT_2D_OFFS                                          (MSS_NAV_REG_BASE_OFFS + 0x000f8010)
#define HWIO_MSS_NAV_CLK_FRAC31_NOT_2D_RMSK                                          0x7fffffff
#define HWIO_MSS_NAV_CLK_FRAC31_NOT_2D_IN          \
        in_dword_masked(HWIO_MSS_NAV_CLK_FRAC31_NOT_2D_ADDR, HWIO_MSS_NAV_CLK_FRAC31_NOT_2D_RMSK)
#define HWIO_MSS_NAV_CLK_FRAC31_NOT_2D_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_CLK_FRAC31_NOT_2D_ADDR, m)
#define HWIO_MSS_NAV_CLK_FRAC31_NOT_2D_OUT(v)      \
        out_dword(HWIO_MSS_NAV_CLK_FRAC31_NOT_2D_ADDR,v)
#define HWIO_MSS_NAV_CLK_FRAC31_NOT_2D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_CLK_FRAC31_NOT_2D_ADDR,m,v,HWIO_MSS_NAV_CLK_FRAC31_NOT_2D_IN)
#define HWIO_MSS_NAV_CLK_FRAC31_NOT_2D_NC_FRAC31_NOT_2D_BMSK                         0x7fffffff
#define HWIO_MSS_NAV_CLK_FRAC31_NOT_2D_NC_FRAC31_NOT_2D_SHFT                                0x0

#define HWIO_MSS_NAV_CLK_FRAC31_NOT_N_MINUS_M_ADDR                                   (MSS_NAV_REG_BASE      + 0x000f8014)
#define HWIO_MSS_NAV_CLK_FRAC31_NOT_N_MINUS_M_OFFS                                   (MSS_NAV_REG_BASE_OFFS + 0x000f8014)
#define HWIO_MSS_NAV_CLK_FRAC31_NOT_N_MINUS_M_RMSK                                   0x7fffffff
#define HWIO_MSS_NAV_CLK_FRAC31_NOT_N_MINUS_M_IN          \
        in_dword_masked(HWIO_MSS_NAV_CLK_FRAC31_NOT_N_MINUS_M_ADDR, HWIO_MSS_NAV_CLK_FRAC31_NOT_N_MINUS_M_RMSK)
#define HWIO_MSS_NAV_CLK_FRAC31_NOT_N_MINUS_M_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_CLK_FRAC31_NOT_N_MINUS_M_ADDR, m)
#define HWIO_MSS_NAV_CLK_FRAC31_NOT_N_MINUS_M_OUT(v)      \
        out_dword(HWIO_MSS_NAV_CLK_FRAC31_NOT_N_MINUS_M_ADDR,v)
#define HWIO_MSS_NAV_CLK_FRAC31_NOT_N_MINUS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_CLK_FRAC31_NOT_N_MINUS_M_ADDR,m,v,HWIO_MSS_NAV_CLK_FRAC31_NOT_N_MINUS_M_IN)
#define HWIO_MSS_NAV_CLK_FRAC31_NOT_N_MINUS_M_NC_FRAC31_NOT_N_MINUS_M_BMSK           0x7fffffff
#define HWIO_MSS_NAV_CLK_FRAC31_NOT_N_MINUS_M_NC_FRAC31_NOT_N_MINUS_M_SHFT                  0x0

#define HWIO_MSS_NAV_CLK_FRAC31_UPDATE_ADDR                                          (MSS_NAV_REG_BASE      + 0x000f8018)
#define HWIO_MSS_NAV_CLK_FRAC31_UPDATE_OFFS                                          (MSS_NAV_REG_BASE_OFFS + 0x000f8018)
#define HWIO_MSS_NAV_CLK_FRAC31_UPDATE_RMSK                                                 0x1
#define HWIO_MSS_NAV_CLK_FRAC31_UPDATE_IN          \
        in_dword_masked(HWIO_MSS_NAV_CLK_FRAC31_UPDATE_ADDR, HWIO_MSS_NAV_CLK_FRAC31_UPDATE_RMSK)
#define HWIO_MSS_NAV_CLK_FRAC31_UPDATE_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_CLK_FRAC31_UPDATE_ADDR, m)
#define HWIO_MSS_NAV_CLK_FRAC31_UPDATE_OUT(v)      \
        out_dword(HWIO_MSS_NAV_CLK_FRAC31_UPDATE_ADDR,v)
#define HWIO_MSS_NAV_CLK_FRAC31_UPDATE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_CLK_FRAC31_UPDATE_ADDR,m,v,HWIO_MSS_NAV_CLK_FRAC31_UPDATE_IN)
#define HWIO_MSS_NAV_CLK_FRAC31_UPDATE_NC_FRAC31_UPDATE_BMSK                                0x1
#define HWIO_MSS_NAV_CLK_FRAC31_UPDATE_NC_FRAC31_UPDATE_SHFT                                0x0

#define HWIO_MSS_NAV_CLK_GDS_ADDR                                                    (MSS_NAV_REG_BASE      + 0x000f801c)
#define HWIO_MSS_NAV_CLK_GDS_OFFS                                                    (MSS_NAV_REG_BASE_OFFS + 0x000f801c)
#define HWIO_MSS_NAV_CLK_GDS_RMSK                                                    0xf8ffffff
#define HWIO_MSS_NAV_CLK_GDS_IN          \
        in_dword_masked(HWIO_MSS_NAV_CLK_GDS_ADDR, HWIO_MSS_NAV_CLK_GDS_RMSK)
#define HWIO_MSS_NAV_CLK_GDS_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_CLK_GDS_ADDR, m)
#define HWIO_MSS_NAV_CLK_GDS_OUT(v)      \
        out_dword(HWIO_MSS_NAV_CLK_GDS_ADDR,v)
#define HWIO_MSS_NAV_CLK_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_CLK_GDS_ADDR,m,v,HWIO_MSS_NAV_CLK_GDS_IN)
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_PD_OFF_BMSK                                      0x80000000
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_PD_OFF_SHFT                                            0x1f
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_GDSC_STATE_BMSK                                  0x78000000
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_GDSC_STATE_SHFT                                        0x1b
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_DLY_ENRESTUP_BMSK                                  0xf00000
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_DLY_ENRESTUP_SHFT                                      0x14
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_DLY_ENFEWUP_BMSK                                    0xf0000
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_DLY_ENFEWUP_SHFT                                       0x10
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_DLY_DISABLECLK_BMSK                                  0xf000
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_DLY_DISABLECLK_SHFT                                     0xc
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_RETAIN_FF_ENABLE_BMSK                                 0x800
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_RETAIN_FF_ENABLE_SHFT                                   0xb
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_RESTORE_BMSK                                          0x400
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_RESTORE_SHFT                                            0xa
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_SAVE_BMSK                                             0x200
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_SAVE_SHFT                                               0x9
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_RETAIN_BMSK                                           0x100
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_RETAIN_SHFT                                             0x8
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_ENR_SW_BMSK                                            0x80
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_ENR_SW_SHFT                                             0x7
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_ENF_SW_BMSK                                            0x40
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_ENF_SW_SHFT                                             0x6
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_CLAMP_IO_SW_BMSK                                       0x20
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_CLAMP_IO_SW_SHFT                                        0x5
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_CLK_DISABLE_BMSK                                       0x10
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_CLK_DISABLE_SHFT                                        0x4
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_ARES_SW_BMSK                                            0x8
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_ARES_SW_SHFT                                            0x3
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_SW_OVERRIDE_BMSK                                        0x4
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_SW_OVERRIDE_SHFT                                        0x2
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_HW_CONTROL_BMSK                                         0x2
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_HW_CONTROL_SHFT                                         0x1
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_COLLAPSE_EN_SW_BMSK                                     0x1
#define HWIO_MSS_NAV_CLK_GDS_NC_GDS_COLLAPSE_EN_SW_SHFT                                     0x0

#define HWIO_MSS_NAV_CLK_IPCAT_ADDR                                                  (MSS_NAV_REG_BASE      + 0x000f8020)
#define HWIO_MSS_NAV_CLK_IPCAT_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x000f8020)
#define HWIO_MSS_NAV_CLK_IPCAT_RMSK                                                  0xffffffff
#define HWIO_MSS_NAV_CLK_IPCAT_IN          \
        in_dword_masked(HWIO_MSS_NAV_CLK_IPCAT_ADDR, HWIO_MSS_NAV_CLK_IPCAT_RMSK)
#define HWIO_MSS_NAV_CLK_IPCAT_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_CLK_IPCAT_ADDR, m)
#define HWIO_MSS_NAV_CLK_IPCAT_MAJOR_BMSK                                            0xf0000000
#define HWIO_MSS_NAV_CLK_IPCAT_MAJOR_SHFT                                                  0x1c
#define HWIO_MSS_NAV_CLK_IPCAT_MINOR_BMSK                                             0xfff0000
#define HWIO_MSS_NAV_CLK_IPCAT_MINOR_SHFT                                                  0x10
#define HWIO_MSS_NAV_CLK_IPCAT_STEP_BMSK                                                 0xffff
#define HWIO_MSS_NAV_CLK_IPCAT_STEP_SHFT                                                    0x0

#define HWIO_MSS_NAV_CLK_AXI_BRIDGE_STATUS_ADDR                                      (MSS_NAV_REG_BASE      + 0x000f8024)
#define HWIO_MSS_NAV_CLK_AXI_BRIDGE_STATUS_OFFS                                      (MSS_NAV_REG_BASE_OFFS + 0x000f8024)
#define HWIO_MSS_NAV_CLK_AXI_BRIDGE_STATUS_RMSK                                      0x7fffffff
#define HWIO_MSS_NAV_CLK_AXI_BRIDGE_STATUS_IN          \
        in_dword_masked(HWIO_MSS_NAV_CLK_AXI_BRIDGE_STATUS_ADDR, HWIO_MSS_NAV_CLK_AXI_BRIDGE_STATUS_RMSK)
#define HWIO_MSS_NAV_CLK_AXI_BRIDGE_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_CLK_AXI_BRIDGE_STATUS_ADDR, m)
#define HWIO_MSS_NAV_CLK_AXI_BRIDGE_STATUS_NAV_AXI_BRIDGE_STATUS_BMSK                0x7fffffff
#define HWIO_MSS_NAV_CLK_AXI_BRIDGE_STATUS_NAV_AXI_BRIDGE_STATUS_SHFT                       0x0

#define HWIO_MSS_GNSS_ADC_CMD0_ADDR                                                  (MSS_NAV_REG_BASE      + 0x000f0000)
#define HWIO_MSS_GNSS_ADC_CMD0_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x000f0000)
#define HWIO_MSS_GNSS_ADC_CMD0_RMSK                                                  0xffffffff
#define HWIO_MSS_GNSS_ADC_CMD0_IN          \
        in_dword_masked(HWIO_MSS_GNSS_ADC_CMD0_ADDR, HWIO_MSS_GNSS_ADC_CMD0_RMSK)
#define HWIO_MSS_GNSS_ADC_CMD0_INM(m)      \
        in_dword_masked(HWIO_MSS_GNSS_ADC_CMD0_ADDR, m)
#define HWIO_MSS_GNSS_ADC_CMD0_OUT(v)      \
        out_dword(HWIO_MSS_GNSS_ADC_CMD0_ADDR,v)
#define HWIO_MSS_GNSS_ADC_CMD0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GNSS_ADC_CMD0_ADDR,m,v,HWIO_MSS_GNSS_ADC_CMD0_IN)
#define HWIO_MSS_GNSS_ADC_CMD0_ADC_REG4_BMSK                                         0xff000000
#define HWIO_MSS_GNSS_ADC_CMD0_ADC_REG4_SHFT                                               0x18
#define HWIO_MSS_GNSS_ADC_CMD0_ADC_REG3_BMSK                                           0xff0000
#define HWIO_MSS_GNSS_ADC_CMD0_ADC_REG3_SHFT                                               0x10
#define HWIO_MSS_GNSS_ADC_CMD0_ADC_REG2_BMSK                                             0xff00
#define HWIO_MSS_GNSS_ADC_CMD0_ADC_REG2_SHFT                                                0x8
#define HWIO_MSS_GNSS_ADC_CMD0_ADC_REG1_BMSK                                               0xff
#define HWIO_MSS_GNSS_ADC_CMD0_ADC_REG1_SHFT                                                0x0

#define HWIO_MSS_GNSS_ADC_CMD1_ADDR                                                  (MSS_NAV_REG_BASE      + 0x000f0004)
#define HWIO_MSS_GNSS_ADC_CMD1_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x000f0004)
#define HWIO_MSS_GNSS_ADC_CMD1_RMSK                                                  0xffffffff
#define HWIO_MSS_GNSS_ADC_CMD1_IN          \
        in_dword_masked(HWIO_MSS_GNSS_ADC_CMD1_ADDR, HWIO_MSS_GNSS_ADC_CMD1_RMSK)
#define HWIO_MSS_GNSS_ADC_CMD1_INM(m)      \
        in_dword_masked(HWIO_MSS_GNSS_ADC_CMD1_ADDR, m)
#define HWIO_MSS_GNSS_ADC_CMD1_OUT(v)      \
        out_dword(HWIO_MSS_GNSS_ADC_CMD1_ADDR,v)
#define HWIO_MSS_GNSS_ADC_CMD1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GNSS_ADC_CMD1_ADDR,m,v,HWIO_MSS_GNSS_ADC_CMD1_IN)
#define HWIO_MSS_GNSS_ADC_CMD1_ADC_REG8_BMSK                                         0xff000000
#define HWIO_MSS_GNSS_ADC_CMD1_ADC_REG8_SHFT                                               0x18
#define HWIO_MSS_GNSS_ADC_CMD1_ADC_REG7_BMSK                                           0xff0000
#define HWIO_MSS_GNSS_ADC_CMD1_ADC_REG7_SHFT                                               0x10
#define HWIO_MSS_GNSS_ADC_CMD1_ADC_REG6_BMSK                                             0xff00
#define HWIO_MSS_GNSS_ADC_CMD1_ADC_REG6_SHFT                                                0x8
#define HWIO_MSS_GNSS_ADC_CMD1_ADC_REG5_BMSK                                               0xff
#define HWIO_MSS_GNSS_ADC_CMD1_ADC_REG5_SHFT                                                0x0

#define HWIO_MSS_GNSS_ADC_CMD2_ADDR                                                  (MSS_NAV_REG_BASE      + 0x000f0008)
#define HWIO_MSS_GNSS_ADC_CMD2_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x000f0008)
#define HWIO_MSS_GNSS_ADC_CMD2_RMSK                                                  0xffffffff
#define HWIO_MSS_GNSS_ADC_CMD2_IN          \
        in_dword_masked(HWIO_MSS_GNSS_ADC_CMD2_ADDR, HWIO_MSS_GNSS_ADC_CMD2_RMSK)
#define HWIO_MSS_GNSS_ADC_CMD2_INM(m)      \
        in_dword_masked(HWIO_MSS_GNSS_ADC_CMD2_ADDR, m)
#define HWIO_MSS_GNSS_ADC_CMD2_OUT(v)      \
        out_dword(HWIO_MSS_GNSS_ADC_CMD2_ADDR,v)
#define HWIO_MSS_GNSS_ADC_CMD2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GNSS_ADC_CMD2_ADDR,m,v,HWIO_MSS_GNSS_ADC_CMD2_IN)
#define HWIO_MSS_GNSS_ADC_CMD2_ADC_REG12_BMSK                                        0xff000000
#define HWIO_MSS_GNSS_ADC_CMD2_ADC_REG12_SHFT                                              0x18
#define HWIO_MSS_GNSS_ADC_CMD2_ADC_REG11_BMSK                                          0xff0000
#define HWIO_MSS_GNSS_ADC_CMD2_ADC_REG11_SHFT                                              0x10
#define HWIO_MSS_GNSS_ADC_CMD2_ADC_REG10_BMSK                                            0xff00
#define HWIO_MSS_GNSS_ADC_CMD2_ADC_REG10_SHFT                                               0x8
#define HWIO_MSS_GNSS_ADC_CMD2_ADC_REG9_BMSK                                               0xff
#define HWIO_MSS_GNSS_ADC_CMD2_ADC_REG9_SHFT                                                0x0

#define HWIO_MSS_GNSS_ADC_CMD3_ADDR                                                  (MSS_NAV_REG_BASE      + 0x000f000c)
#define HWIO_MSS_GNSS_ADC_CMD3_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x000f000c)
#define HWIO_MSS_GNSS_ADC_CMD3_RMSK                                                  0xffffffff
#define HWIO_MSS_GNSS_ADC_CMD3_IN          \
        in_dword_masked(HWIO_MSS_GNSS_ADC_CMD3_ADDR, HWIO_MSS_GNSS_ADC_CMD3_RMSK)
#define HWIO_MSS_GNSS_ADC_CMD3_INM(m)      \
        in_dword_masked(HWIO_MSS_GNSS_ADC_CMD3_ADDR, m)
#define HWIO_MSS_GNSS_ADC_CMD3_OUT(v)      \
        out_dword(HWIO_MSS_GNSS_ADC_CMD3_ADDR,v)
#define HWIO_MSS_GNSS_ADC_CMD3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GNSS_ADC_CMD3_ADDR,m,v,HWIO_MSS_GNSS_ADC_CMD3_IN)
#define HWIO_MSS_GNSS_ADC_CMD3_ADC_REG16_BMSK                                        0xff000000
#define HWIO_MSS_GNSS_ADC_CMD3_ADC_REG16_SHFT                                              0x18
#define HWIO_MSS_GNSS_ADC_CMD3_ADC_REG15_BMSK                                          0xff0000
#define HWIO_MSS_GNSS_ADC_CMD3_ADC_REG15_SHFT                                              0x10
#define HWIO_MSS_GNSS_ADC_CMD3_ADC_REG14_BMSK                                            0xff00
#define HWIO_MSS_GNSS_ADC_CMD3_ADC_REG14_SHFT                                               0x8
#define HWIO_MSS_GNSS_ADC_CMD3_ADC_REG13_BMSK                                              0xff
#define HWIO_MSS_GNSS_ADC_CMD3_ADC_REG13_SHFT                                               0x0

#define HWIO_MSS_GNSS_ADC_IDDQ_ADDR                                                  (MSS_NAV_REG_BASE      + 0x000f0010)
#define HWIO_MSS_GNSS_ADC_IDDQ_OFFS                                                  (MSS_NAV_REG_BASE_OFFS + 0x000f0010)
#define HWIO_MSS_GNSS_ADC_IDDQ_RMSK                                                         0x1
#define HWIO_MSS_GNSS_ADC_IDDQ_IN          \
        in_dword_masked(HWIO_MSS_GNSS_ADC_IDDQ_ADDR, HWIO_MSS_GNSS_ADC_IDDQ_RMSK)
#define HWIO_MSS_GNSS_ADC_IDDQ_INM(m)      \
        in_dword_masked(HWIO_MSS_GNSS_ADC_IDDQ_ADDR, m)
#define HWIO_MSS_GNSS_ADC_IDDQ_OUT(v)      \
        out_dword(HWIO_MSS_GNSS_ADC_IDDQ_ADDR,v)
#define HWIO_MSS_GNSS_ADC_IDDQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_GNSS_ADC_IDDQ_ADDR,m,v,HWIO_MSS_GNSS_ADC_IDDQ_IN)
#define HWIO_MSS_GNSS_ADC_IDDQ_ADC_IDDQ_BMSK                                                0x1
#define HWIO_MSS_GNSS_ADC_IDDQ_ADC_IDDQ_SHFT                                                0x0

#define HWIO_MSS_NAV_PLL4_PLLMODE_ADDR                                               (MSS_NAV_REG_BASE      + 0x000f8800)
#define HWIO_MSS_NAV_PLL4_PLLMODE_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x000f8800)
#define HWIO_MSS_NAV_PLL4_PLLMODE_RMSK                                               0xffffffff
#define HWIO_MSS_NAV_PLL4_PLLMODE_IN          \
        in_dword_masked(HWIO_MSS_NAV_PLL4_PLLMODE_ADDR, HWIO_MSS_NAV_PLL4_PLLMODE_RMSK)
#define HWIO_MSS_NAV_PLL4_PLLMODE_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_PLL4_PLLMODE_ADDR, m)
#define HWIO_MSS_NAV_PLL4_PLLMODE_OUT(v)      \
        out_dword(HWIO_MSS_NAV_PLL4_PLLMODE_ADDR,v)
#define HWIO_MSS_NAV_PLL4_PLLMODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_PLL4_PLLMODE_ADDR,m,v,HWIO_MSS_NAV_PLL4_PLLMODE_IN)
#define HWIO_MSS_NAV_PLL4_PLLMODE_PLL_LOCK_DET_BMSK                                  0x80000000
#define HWIO_MSS_NAV_PLL4_PLLMODE_PLL_LOCK_DET_SHFT                                        0x1f
#define HWIO_MSS_NAV_PLL4_PLLMODE_PLL_ACTIVE_FLAG_BMSK                               0x40000000
#define HWIO_MSS_NAV_PLL4_PLLMODE_PLL_ACTIVE_FLAG_SHFT                                     0x1e
#define HWIO_MSS_NAV_PLL4_PLLMODE_PLL_ACK_LATCH_BMSK                                 0x20000000
#define HWIO_MSS_NAV_PLL4_PLLMODE_PLL_ACK_LATCH_SHFT                                       0x1d
#define HWIO_MSS_NAV_PLL4_PLLMODE_USER_RSVD2_BMSK                                    0x1f000000
#define HWIO_MSS_NAV_PLL4_PLLMODE_USER_RSVD2_SHFT                                          0x18
#define HWIO_MSS_NAV_PLL4_PLLMODE_PLL_UPDATE_BYPASS_BMSK                               0x800000
#define HWIO_MSS_NAV_PLL4_PLLMODE_PLL_UPDATE_BYPASS_SHFT                                   0x17
#define HWIO_MSS_NAV_PLL4_PLLMODE_PLL_UPDATE_BMSK                                      0x400000
#define HWIO_MSS_NAV_PLL4_PLLMODE_PLL_UPDATE_SHFT                                          0x16
#define HWIO_MSS_NAV_PLL4_PLLMODE_USER_RSVD1_BMSK                                      0x3ffff0
#define HWIO_MSS_NAV_PLL4_PLLMODE_USER_RSVD1_SHFT                                           0x4
#define HWIO_MSS_NAV_PLL4_PLLMODE_PLLTEST_BMSK                                              0x8
#define HWIO_MSS_NAV_PLL4_PLLMODE_PLLTEST_SHFT                                              0x3
#define HWIO_MSS_NAV_PLL4_PLLMODE_RESET_N_BMSK                                              0x4
#define HWIO_MSS_NAV_PLL4_PLLMODE_RESET_N_SHFT                                              0x2
#define HWIO_MSS_NAV_PLL4_PLLMODE_BYPASSNL_BMSK                                             0x2
#define HWIO_MSS_NAV_PLL4_PLLMODE_BYPASSNL_SHFT                                             0x1
#define HWIO_MSS_NAV_PLL4_PLLMODE_OUTCTRL_BMSK                                              0x1
#define HWIO_MSS_NAV_PLL4_PLLMODE_OUTCTRL_SHFT                                              0x0

#define HWIO_MSS_NAV_PLL4_L_VAL_ADDR                                                 (MSS_NAV_REG_BASE      + 0x000f8804)
#define HWIO_MSS_NAV_PLL4_L_VAL_OFFS                                                 (MSS_NAV_REG_BASE_OFFS + 0x000f8804)
#define HWIO_MSS_NAV_PLL4_L_VAL_RMSK                                                       0xff
#define HWIO_MSS_NAV_PLL4_L_VAL_IN          \
        in_dword_masked(HWIO_MSS_NAV_PLL4_L_VAL_ADDR, HWIO_MSS_NAV_PLL4_L_VAL_RMSK)
#define HWIO_MSS_NAV_PLL4_L_VAL_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_PLL4_L_VAL_ADDR, m)
#define HWIO_MSS_NAV_PLL4_L_VAL_OUT(v)      \
        out_dword(HWIO_MSS_NAV_PLL4_L_VAL_ADDR,v)
#define HWIO_MSS_NAV_PLL4_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_PLL4_L_VAL_ADDR,m,v,HWIO_MSS_NAV_PLL4_L_VAL_IN)
#define HWIO_MSS_NAV_PLL4_L_VAL_L_LVAL_BMSK                                                0xff
#define HWIO_MSS_NAV_PLL4_L_VAL_L_LVAL_SHFT                                                 0x0

#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_L_ADDR                                           (MSS_NAV_REG_BASE      + 0x000f8808)
#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_L_OFFS                                           (MSS_NAV_REG_BASE_OFFS + 0x000f8808)
#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_L_RMSK                                           0xffffffff
#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_L_IN          \
        in_dword_masked(HWIO_MSS_NAV_PLL4_ALPHA_VAL_L_ADDR, HWIO_MSS_NAV_PLL4_ALPHA_VAL_L_RMSK)
#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_L_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_PLL4_ALPHA_VAL_L_ADDR, m)
#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_L_OUT(v)      \
        out_dword(HWIO_MSS_NAV_PLL4_ALPHA_VAL_L_ADDR,v)
#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_L_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_PLL4_ALPHA_VAL_L_ADDR,m,v,HWIO_MSS_NAV_PLL4_ALPHA_VAL_L_IN)
#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_L_ALPHA_VAL_L_BMSK                               0xffffffff
#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_L_ALPHA_VAL_L_SHFT                                      0x0

#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_H_ADDR                                           (MSS_NAV_REG_BASE      + 0x000f880c)
#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_H_OFFS                                           (MSS_NAV_REG_BASE_OFFS + 0x000f880c)
#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_H_RMSK                                                 0xff
#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_H_IN          \
        in_dword_masked(HWIO_MSS_NAV_PLL4_ALPHA_VAL_H_ADDR, HWIO_MSS_NAV_PLL4_ALPHA_VAL_H_RMSK)
#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_H_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_PLL4_ALPHA_VAL_H_ADDR, m)
#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_H_OUT(v)      \
        out_dword(HWIO_MSS_NAV_PLL4_ALPHA_VAL_H_ADDR,v)
#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_H_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_PLL4_ALPHA_VAL_H_ADDR,m,v,HWIO_MSS_NAV_PLL4_ALPHA_VAL_H_IN)
#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_H_ALPHA_VAL_H_BMSK                                     0xff
#define HWIO_MSS_NAV_PLL4_ALPHA_VAL_H_ALPHA_VAL_H_SHFT                                      0x0

#define HWIO_MSS_NAV_PLL4_USER_CTL_ADDR                                              (MSS_NAV_REG_BASE      + 0x000f8810)
#define HWIO_MSS_NAV_PLL4_USER_CTL_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x000f8810)
#define HWIO_MSS_NAV_PLL4_USER_CTL_RMSK                                              0xffffffff
#define HWIO_MSS_NAV_PLL4_USER_CTL_IN          \
        in_dword_masked(HWIO_MSS_NAV_PLL4_USER_CTL_ADDR, HWIO_MSS_NAV_PLL4_USER_CTL_RMSK)
#define HWIO_MSS_NAV_PLL4_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_PLL4_USER_CTL_ADDR, m)
#define HWIO_MSS_NAV_PLL4_USER_CTL_OUT(v)      \
        out_dword(HWIO_MSS_NAV_PLL4_USER_CTL_ADDR,v)
#define HWIO_MSS_NAV_PLL4_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_PLL4_USER_CTL_ADDR,m,v,HWIO_MSS_NAV_PLL4_USER_CTL_IN)
#define HWIO_MSS_NAV_PLL4_USER_CTL_USER_RSVD4_BMSK                                   0xfe000000
#define HWIO_MSS_NAV_PLL4_USER_CTL_USER_RSVD4_SHFT                                         0x19
#define HWIO_MSS_NAV_PLL4_USER_CTL_MN_EN_BMSK                                         0x1000000
#define HWIO_MSS_NAV_PLL4_USER_CTL_MN_EN_SHFT                                              0x18
#define HWIO_MSS_NAV_PLL4_USER_CTL_USER_RSVD3_BMSK                                     0xffe000
#define HWIO_MSS_NAV_PLL4_USER_CTL_USER_RSVD3_SHFT                                          0xd
#define HWIO_MSS_NAV_PLL4_USER_CTL_PREDIV2_EN_BMSK                                       0x1000
#define HWIO_MSS_NAV_PLL4_USER_CTL_PREDIV2_EN_SHFT                                          0xc
#define HWIO_MSS_NAV_PLL4_USER_CTL_USER_RSVD2_BMSK                                        0xc00
#define HWIO_MSS_NAV_PLL4_USER_CTL_USER_RSVD2_SHFT                                          0xa
#define HWIO_MSS_NAV_PLL4_USER_CTL_POSTDIV_CTL_BMSK                                       0x300
#define HWIO_MSS_NAV_PLL4_USER_CTL_POSTDIV_CTL_SHFT                                         0x8
#define HWIO_MSS_NAV_PLL4_USER_CTL_INV_OUTPUT_BMSK                                         0x80
#define HWIO_MSS_NAV_PLL4_USER_CTL_INV_OUTPUT_SHFT                                          0x7
#define HWIO_MSS_NAV_PLL4_USER_CTL_USER_RSVD1_BMSK                                         0x60
#define HWIO_MSS_NAV_PLL4_USER_CTL_USER_RSVD1_SHFT                                          0x5
#define HWIO_MSS_NAV_PLL4_USER_CTL_LVTEST_EN_BMSK                                          0x10
#define HWIO_MSS_NAV_PLL4_USER_CTL_LVTEST_EN_SHFT                                           0x4
#define HWIO_MSS_NAV_PLL4_USER_CTL_LVEARLY_EN_BMSK                                          0x8
#define HWIO_MSS_NAV_PLL4_USER_CTL_LVEARLY_EN_SHFT                                          0x3
#define HWIO_MSS_NAV_PLL4_USER_CTL_LVAUX2_EN_BMSK                                           0x4
#define HWIO_MSS_NAV_PLL4_USER_CTL_LVAUX2_EN_SHFT                                           0x2
#define HWIO_MSS_NAV_PLL4_USER_CTL_LVAUX_EN_BMSK                                            0x2
#define HWIO_MSS_NAV_PLL4_USER_CTL_LVAUX_EN_SHFT                                            0x1
#define HWIO_MSS_NAV_PLL4_USER_CTL_LVMAIN_EN_BMSK                                           0x1
#define HWIO_MSS_NAV_PLL4_USER_CTL_LVMAIN_EN_SHFT                                           0x0

#define HWIO_MSS_NAV_PLL4_USER_CTL_H_ADDR                                            (MSS_NAV_REG_BASE      + 0x000f8814)
#define HWIO_MSS_NAV_PLL4_USER_CTL_H_OFFS                                            (MSS_NAV_REG_BASE_OFFS + 0x000f8814)
#define HWIO_MSS_NAV_PLL4_USER_CTL_H_RMSK                                            0xffffffff
#define HWIO_MSS_NAV_PLL4_USER_CTL_H_IN          \
        in_dword_masked(HWIO_MSS_NAV_PLL4_USER_CTL_H_ADDR, HWIO_MSS_NAV_PLL4_USER_CTL_H_RMSK)
#define HWIO_MSS_NAV_PLL4_USER_CTL_H_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_PLL4_USER_CTL_H_ADDR, m)
#define HWIO_MSS_NAV_PLL4_USER_CTL_H_OUT(v)      \
        out_dword(HWIO_MSS_NAV_PLL4_USER_CTL_H_ADDR,v)
#define HWIO_MSS_NAV_PLL4_USER_CTL_H_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_PLL4_USER_CTL_H_ADDR,m,v,HWIO_MSS_NAV_PLL4_USER_CTL_H_IN)
#define HWIO_MSS_NAV_PLL4_USER_CTL_H_USER_RSVD_BMSK                                  0xffffffff
#define HWIO_MSS_NAV_PLL4_USER_CTL_H_USER_RSVD_SHFT                                         0x0

#define HWIO_MSS_NAV_PLL4_CONFIG_CTL_ADDR                                            (MSS_NAV_REG_BASE      + 0x000f8818)
#define HWIO_MSS_NAV_PLL4_CONFIG_CTL_OFFS                                            (MSS_NAV_REG_BASE_OFFS + 0x000f8818)
#define HWIO_MSS_NAV_PLL4_CONFIG_CTL_RMSK                                            0xffffffff
#define HWIO_MSS_NAV_PLL4_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_MSS_NAV_PLL4_CONFIG_CTL_ADDR, HWIO_MSS_NAV_PLL4_CONFIG_CTL_RMSK)
#define HWIO_MSS_NAV_PLL4_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_PLL4_CONFIG_CTL_ADDR, m)
#define HWIO_MSS_NAV_PLL4_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_MSS_NAV_PLL4_CONFIG_CTL_ADDR,v)
#define HWIO_MSS_NAV_PLL4_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_PLL4_CONFIG_CTL_ADDR,m,v,HWIO_MSS_NAV_PLL4_CONFIG_CTL_IN)
#define HWIO_MSS_NAV_PLL4_CONFIG_CTL_USER_RSVD_BMSK                                  0xffffffff
#define HWIO_MSS_NAV_PLL4_CONFIG_CTL_USER_RSVD_SHFT                                         0x0

#define HWIO_MSS_NAV_PLL4_TEST_CTL_ADDR                                              (MSS_NAV_REG_BASE      + 0x000f881c)
#define HWIO_MSS_NAV_PLL4_TEST_CTL_OFFS                                              (MSS_NAV_REG_BASE_OFFS + 0x000f881c)
#define HWIO_MSS_NAV_PLL4_TEST_CTL_RMSK                                              0xffffffff
#define HWIO_MSS_NAV_PLL4_TEST_CTL_IN          \
        in_dword_masked(HWIO_MSS_NAV_PLL4_TEST_CTL_ADDR, HWIO_MSS_NAV_PLL4_TEST_CTL_RMSK)
#define HWIO_MSS_NAV_PLL4_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_PLL4_TEST_CTL_ADDR, m)
#define HWIO_MSS_NAV_PLL4_TEST_CTL_OUT(v)      \
        out_dword(HWIO_MSS_NAV_PLL4_TEST_CTL_ADDR,v)
#define HWIO_MSS_NAV_PLL4_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_NAV_PLL4_TEST_CTL_ADDR,m,v,HWIO_MSS_NAV_PLL4_TEST_CTL_IN)
#define HWIO_MSS_NAV_PLL4_TEST_CTL_USER_RSVD_BMSK                                    0xffffffff
#define HWIO_MSS_NAV_PLL4_TEST_CTL_USER_RSVD_SHFT                                           0x0

#define HWIO_MSS_NAV_PLL4_STATUS_ADDR                                                (MSS_NAV_REG_BASE      + 0x000f8824)
#define HWIO_MSS_NAV_PLL4_STATUS_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x000f8824)
#define HWIO_MSS_NAV_PLL4_STATUS_RMSK                                                       0x3
#define HWIO_MSS_NAV_PLL4_STATUS_IN          \
        in_dword_masked(HWIO_MSS_NAV_PLL4_STATUS_ADDR, HWIO_MSS_NAV_PLL4_STATUS_RMSK)
#define HWIO_MSS_NAV_PLL4_STATUS_INM(m)      \
        in_dword_masked(HWIO_MSS_NAV_PLL4_STATUS_ADDR, m)
#define HWIO_MSS_NAV_PLL4_STATUS_PLL_ACK_LATCH_BMSK                                         0x2
#define HWIO_MSS_NAV_PLL4_STATUS_PLL_ACK_LATCH_SHFT                                         0x1
#define HWIO_MSS_NAV_PLL4_STATUS_CLOCK_DETECT_BMSK                                          0x1
#define HWIO_MSS_NAV_PLL4_STATUS_CLOCK_DETECT_SHFT                                          0x0

#define HWIO_MSS_STMR_STATUS0_RD_ADDR                                                (MSS_NAV_REG_BASE      + 0x000000c0)
#define HWIO_MSS_STMR_STATUS0_RD_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x000000c0)
#define HWIO_MSS_STMR_STATUS0_RD_RMSK                                                  0xffffff
#define HWIO_MSS_STMR_STATUS0_RD_IN          \
        in_dword_masked(HWIO_MSS_STMR_STATUS0_RD_ADDR, HWIO_MSS_STMR_STATUS0_RD_RMSK)
#define HWIO_MSS_STMR_STATUS0_RD_INM(m)      \
        in_dword_masked(HWIO_MSS_STMR_STATUS0_RD_ADDR, m)
#define HWIO_MSS_STMR_STATUS0_RD_RC_QTIMER_TT_RTC_STATUS_BMSK                          0xffffff
#define HWIO_MSS_STMR_STATUS0_RD_RC_QTIMER_TT_RTC_STATUS_SHFT                               0x0

#define HWIO_MSS_STMR_STATUS1_RD_ADDR                                                (MSS_NAV_REG_BASE      + 0x000000c4)
#define HWIO_MSS_STMR_STATUS1_RD_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x000000c4)
#define HWIO_MSS_STMR_STATUS1_RD_RMSK                                                   0xfffff
#define HWIO_MSS_STMR_STATUS1_RD_IN          \
        in_dword_masked(HWIO_MSS_STMR_STATUS1_RD_ADDR, HWIO_MSS_STMR_STATUS1_RD_RMSK)
#define HWIO_MSS_STMR_STATUS1_RD_INM(m)      \
        in_dword_masked(HWIO_MSS_STMR_STATUS1_RD_ADDR, m)
#define HWIO_MSS_STMR_STATUS1_RD_RC_BP1_COUNT_STMR_STATUS_BMSK                          0xfffff
#define HWIO_MSS_STMR_STATUS1_RD_RC_BP1_COUNT_STMR_STATUS_SHFT                              0x0

#define HWIO_MSS_STMR_STATUS2_RD_ADDR                                                (MSS_NAV_REG_BASE      + 0x000000c8)
#define HWIO_MSS_STMR_STATUS2_RD_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x000000c8)
#define HWIO_MSS_STMR_STATUS2_RD_RMSK                                                0xffffffff
#define HWIO_MSS_STMR_STATUS2_RD_IN          \
        in_dword_masked(HWIO_MSS_STMR_STATUS2_RD_ADDR, HWIO_MSS_STMR_STATUS2_RD_RMSK)
#define HWIO_MSS_STMR_STATUS2_RD_INM(m)      \
        in_dword_masked(HWIO_MSS_STMR_STATUS2_RD_ADDR, m)
#define HWIO_MSS_STMR_STATUS2_RD_RC_BP1_PHASE_STMR_STATUS_BMSK                       0xffffffff
#define HWIO_MSS_STMR_STATUS2_RD_RC_BP1_PHASE_STMR_STATUS_SHFT                              0x0

#define HWIO_MSS_STMR_STATUS3_RD_ADDR                                                (MSS_NAV_REG_BASE      + 0x000000cc)
#define HWIO_MSS_STMR_STATUS3_RD_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x000000cc)
#define HWIO_MSS_STMR_STATUS3_RD_RMSK                                                   0xfffff
#define HWIO_MSS_STMR_STATUS3_RD_IN          \
        in_dword_masked(HWIO_MSS_STMR_STATUS3_RD_ADDR, HWIO_MSS_STMR_STATUS3_RD_RMSK)
#define HWIO_MSS_STMR_STATUS3_RD_INM(m)      \
        in_dword_masked(HWIO_MSS_STMR_STATUS3_RD_ADDR, m)
#define HWIO_MSS_STMR_STATUS3_RD_RC_BP2_COUNT_STMR_STATUS_BMSK                          0xfffff
#define HWIO_MSS_STMR_STATUS3_RD_RC_BP2_COUNT_STMR_STATUS_SHFT                              0x0

#define HWIO_MSS_STMR_STATUS4_RD_ADDR                                                (MSS_NAV_REG_BASE      + 0x000000d0)
#define HWIO_MSS_STMR_STATUS4_RD_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x000000d0)
#define HWIO_MSS_STMR_STATUS4_RD_RMSK                                                0xffffffff
#define HWIO_MSS_STMR_STATUS4_RD_IN          \
        in_dword_masked(HWIO_MSS_STMR_STATUS4_RD_ADDR, HWIO_MSS_STMR_STATUS4_RD_RMSK)
#define HWIO_MSS_STMR_STATUS4_RD_INM(m)      \
        in_dword_masked(HWIO_MSS_STMR_STATUS4_RD_ADDR, m)
#define HWIO_MSS_STMR_STATUS4_RD_RC_BP2_PHASE_STMR_STATUS_BMSK                       0xffffffff
#define HWIO_MSS_STMR_STATUS4_RD_RC_BP2_PHASE_STMR_STATUS_SHFT                              0x0

#define HWIO_MSS_STMR_STATUS5_RD_ADDR                                                (MSS_NAV_REG_BASE      + 0x000000d4)
#define HWIO_MSS_STMR_STATUS5_RD_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x000000d4)
#define HWIO_MSS_STMR_STATUS5_RD_RMSK                                                   0xfffff
#define HWIO_MSS_STMR_STATUS5_RD_IN          \
        in_dword_masked(HWIO_MSS_STMR_STATUS5_RD_ADDR, HWIO_MSS_STMR_STATUS5_RD_RMSK)
#define HWIO_MSS_STMR_STATUS5_RD_INM(m)      \
        in_dword_masked(HWIO_MSS_STMR_STATUS5_RD_ADDR, m)
#define HWIO_MSS_STMR_STATUS5_RD_RC_BP3_COUNT_STMR_STATUS_BMSK                          0xfffff
#define HWIO_MSS_STMR_STATUS5_RD_RC_BP3_COUNT_STMR_STATUS_SHFT                              0x0

#define HWIO_MSS_STMR_STATUS6_RD_ADDR                                                (MSS_NAV_REG_BASE      + 0x000000d8)
#define HWIO_MSS_STMR_STATUS6_RD_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x000000d8)
#define HWIO_MSS_STMR_STATUS6_RD_RMSK                                                0xffffffff
#define HWIO_MSS_STMR_STATUS6_RD_IN          \
        in_dword_masked(HWIO_MSS_STMR_STATUS6_RD_ADDR, HWIO_MSS_STMR_STATUS6_RD_RMSK)
#define HWIO_MSS_STMR_STATUS6_RD_INM(m)      \
        in_dword_masked(HWIO_MSS_STMR_STATUS6_RD_ADDR, m)
#define HWIO_MSS_STMR_STATUS6_RD_RC_BP3_PHASE_STMR_STATUS_BMSK                       0xffffffff
#define HWIO_MSS_STMR_STATUS6_RD_RC_BP3_PHASE_STMR_STATUS_SHFT                              0x0

#define HWIO_MSS_STMR_STATUS7_RD_ADDR                                                (MSS_NAV_REG_BASE      + 0x000000dc)
#define HWIO_MSS_STMR_STATUS7_RD_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x000000dc)
#define HWIO_MSS_STMR_STATUS7_RD_RMSK                                                   0xfffff
#define HWIO_MSS_STMR_STATUS7_RD_IN          \
        in_dword_masked(HWIO_MSS_STMR_STATUS7_RD_ADDR, HWIO_MSS_STMR_STATUS7_RD_RMSK)
#define HWIO_MSS_STMR_STATUS7_RD_INM(m)      \
        in_dword_masked(HWIO_MSS_STMR_STATUS7_RD_ADDR, m)
#define HWIO_MSS_STMR_STATUS7_RD_RC_BP4_COUNT_STMR_STATUS_BMSK                          0xfffff
#define HWIO_MSS_STMR_STATUS7_RD_RC_BP4_COUNT_STMR_STATUS_SHFT                              0x0

#define HWIO_MSS_STMR_STATUS8_RD_ADDR                                                (MSS_NAV_REG_BASE      + 0x000000e0)
#define HWIO_MSS_STMR_STATUS8_RD_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x000000e0)
#define HWIO_MSS_STMR_STATUS8_RD_RMSK                                                   0xfffff
#define HWIO_MSS_STMR_STATUS8_RD_IN          \
        in_dword_masked(HWIO_MSS_STMR_STATUS8_RD_ADDR, HWIO_MSS_STMR_STATUS8_RD_RMSK)
#define HWIO_MSS_STMR_STATUS8_RD_INM(m)      \
        in_dword_masked(HWIO_MSS_STMR_STATUS8_RD_ADDR, m)
#define HWIO_MSS_STMR_STATUS8_RD_RC_BP4_PHASE_STMR_STATUS_BMSK                          0xfffff
#define HWIO_MSS_STMR_STATUS8_RD_RC_BP4_PHASE_STMR_STATUS_SHFT                              0x0

#define HWIO_MSS_STMR_STATUS9_RD_ADDR                                                (MSS_NAV_REG_BASE      + 0x000000e4)
#define HWIO_MSS_STMR_STATUS9_RD_OFFS                                                (MSS_NAV_REG_BASE_OFFS + 0x000000e4)
#define HWIO_MSS_STMR_STATUS9_RD_RMSK                                                       0x1
#define HWIO_MSS_STMR_STATUS9_RD_IN          \
        in_dword_masked(HWIO_MSS_STMR_STATUS9_RD_ADDR, HWIO_MSS_STMR_STATUS9_RD_RMSK)
#define HWIO_MSS_STMR_STATUS9_RD_INM(m)      \
        in_dword_masked(HWIO_MSS_STMR_STATUS9_RD_ADDR, m)
#define HWIO_MSS_STMR_STATUS9_RD_RC_TT_ACTIVE_STMR_STATUS_BMSK                              0x1
#define HWIO_MSS_STMR_STATUS9_RD_RC_TT_ACTIVE_STMR_STATUS_SHFT                              0x0

#define HWIO_MSS_STMR_STATUS10_RD_ADDR                                               (MSS_NAV_REG_BASE      + 0x000000e8)
#define HWIO_MSS_STMR_STATUS10_RD_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x000000e8)
#define HWIO_MSS_STMR_STATUS10_RD_RMSK                                               0xffffffff
#define HWIO_MSS_STMR_STATUS10_RD_IN          \
        in_dword_masked(HWIO_MSS_STMR_STATUS10_RD_ADDR, HWIO_MSS_STMR_STATUS10_RD_RMSK)
#define HWIO_MSS_STMR_STATUS10_RD_INM(m)      \
        in_dword_masked(HWIO_MSS_STMR_STATUS10_RD_ADDR, m)
#define HWIO_MSS_STMR_STATUS10_RD_RC_GNSS_TT_RTC_STMR_STATUS_BMSK                    0xffffffff
#define HWIO_MSS_STMR_STATUS10_RD_RC_GNSS_TT_RTC_STMR_STATUS_SHFT                           0x0

#define HWIO_MSS_STMR_STATUS11_RD_ADDR                                               (MSS_NAV_REG_BASE      + 0x000000ec)
#define HWIO_MSS_STMR_STATUS11_RD_OFFS                                               (MSS_NAV_REG_BASE_OFFS + 0x000000ec)
#define HWIO_MSS_STMR_STATUS11_RD_RMSK                                                 0xffffff
#define HWIO_MSS_STMR_STATUS11_RD_IN          \
        in_dword_masked(HWIO_MSS_STMR_STATUS11_RD_ADDR, HWIO_MSS_STMR_STATUS11_RD_RMSK)
#define HWIO_MSS_STMR_STATUS11_RD_INM(m)      \
        in_dword_masked(HWIO_MSS_STMR_STATUS11_RD_ADDR, m)
#define HWIO_MSS_STMR_STATUS11_RD_RC_QTIMER_TT_RTC_STMR_STATUS_BMSK                    0xffffff
#define HWIO_MSS_STMR_STATUS11_RD_RC_QTIMER_TT_RTC_STMR_STATUS_SHFT                         0x0


#endif /* __HALCLKHWIO_H__ */
