211fe484a624 ("drm/amdgpu: fix wrong executable setting for dimgrey_cavefish_reg_init.c")
038d757b95f5 ("drm/amdgpu: initialize IP offset for dimgrey_cavefish")
a7e91bd71848 ("drm/amdgpu: add nbio v7.2 for vangogh (v2)")
026570e63310 ("drm/amdgpu: add nv common ip block support for van gogh")
1f9dab43c2cc ("drm/amdgpu: add vangogh_reg_base_init function for van gogh")
543aa2595c23 ("drm/amdgpu/soc15: add support for navy_flounder")
dccdbf3f9690 ("drm/amdgpu: initialize IP offset for sienna_cichlid (v2)")
117910ed92b3 ("drm/amdgpu/soc15: add support for sienna_cichlid")
122078de168b ("drm/amdgpu: equip new req_init_data handshake")
3aa0115d238c ("drm/amdgpu: cleanup all virtualization detection routine")
c9ffa427db34 ("drm/amd/powerplay: enable pp one vf mode for vega10")
474b6d296f23 ("drm/amdgpu: enable JPEG2.0 dpm")
6ac27241106b ("drm/amdgpu: add JPEG v2.0 function supports")
bb0db70f3f75 ("drm/amdgpu: separate JPEG1.0 code out from VCN1.0")
9d9cc9b8fe85 ("drm/amdgpu: add amdgpu_jpeg and JPEG tests")
88a1c40a04de ("drm/amdgpu: add JPEG HW IP and SW structures")
923c087a1f1e ("drm/amdgpu: Add the HDP flush support for Navi")
b05b69036f74 ("drm/amdgpu: For Navi12 SRIOV VF, register mailbox functions")
3636169cc0e1 ("drm/amdgpu: Add SRIOV mailbox backend for Navi1x")
bebc07628545 ("drm/amdgpu: switch to new amdgpu_nbio structure")
078ef4e93250 ("drm/amdgpu: add new amdgpu nbio header file")
6892c1f866bf ("drm/amdgpu: remove set but not used variable 'psp_enabled'")
f78e007f76bd ("drm/amdgpu: enable clock gating for renoir")
f60481a94529 ("drm/amdgpu: add gfx clock gating for Arcturus")
b5c73856408b ("drm/amdgpu/discovery: move common discovery code out of navi1*_reg_base_init()")
7e17e58bdde2 ("drm/amdgpu: set nbio/hdp cg for navi12")
03d0a073cf3f ("drm/amdgpu: initialize reg base for navi12")
839f9117e1c2 ("drm/amd/powerplay: guard consistency between CPU copy and local VRAM")
4cd4c5c064bd ("drm/amdgpu: cleanup vega10 SRIOV code path")
4fa1c6a679bb ("drm/amdgpu: add RREG64/WREG64(_PCIE) operations")
