{"Source Block": ["hdl/library/common/up_gt.v@323:333@HdlIdDef", "  reg             tx_ip_sync_m1 = 'd0;\n  reg             tx_ip_sync_m2 = 'd0;\n  reg             tx_ip_sync = 'd0;\n  reg             up_rx_status_m1 = 'd0;\n  reg             up_rx_status = 'd0;\n  reg             up_tx_status_m1 = 'd0;\n  reg             up_tx_status = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n"], "Clone Blocks": [["hdl/library/common/up_gt.v@321:331", "  reg             tx_sysref_m3 = 'd0;\n  reg             tx_sysref = 'd0;\n  reg             tx_ip_sync_m1 = 'd0;\n  reg             tx_ip_sync_m2 = 'd0;\n  reg             tx_ip_sync = 'd0;\n  reg             up_rx_status_m1 = 'd0;\n  reg             up_rx_status = 'd0;\n  reg             up_tx_status_m1 = 'd0;\n  reg             up_tx_status = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n"], ["hdl/library/common/up_gt.v@324:334", "  reg             tx_ip_sync_m2 = 'd0;\n  reg             tx_ip_sync = 'd0;\n  reg             up_rx_status_m1 = 'd0;\n  reg             up_rx_status = 'd0;\n  reg             up_tx_status_m1 = 'd0;\n  reg             up_tx_status = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n  reg     [15:0]  up_drp_wdata = 'd0;\n  reg     [15:0]  up_es_drp_rdata = 'd0;\n"], ["hdl/library/common/up_drp_cntrl.v@97:107", "  reg             drp_sel = 'd0;\n  reg             drp_wr = 'd0;\n  reg     [11:0]  drp_addr = 'd0;\n  reg     [15:0]  drp_wdata = 'd0;\n  reg             drp_ready_int = 'd0;\n  reg     [15:0]  drp_rdata_int = 'd0;\n  reg             drp_ack_t = 'd0;\n  reg             up_drp_locked_m1 = 'd0;\n  reg             up_drp_locked = 'd0;\n  reg             up_drp_ack_t_m1 = 'd0;\n  reg             up_drp_ack_t_m2 = 'd0;\n"], ["hdl/library/common/up_gt.v@322:332", "  reg             tx_sysref = 'd0;\n  reg             tx_ip_sync_m1 = 'd0;\n  reg             tx_ip_sync_m2 = 'd0;\n  reg             tx_ip_sync = 'd0;\n  reg             up_rx_status_m1 = 'd0;\n  reg             up_rx_status = 'd0;\n  reg             up_tx_status_m1 = 'd0;\n  reg             up_tx_status = 'd0;\n  reg             up_drp_sel = 'd0;\n  reg             up_drp_wr = 'd0;\n  reg     [11:0]  up_drp_addr = 'd0;\n"], ["hdl/library/common/up_gt.v@319:329", "  reg             tx_sysref_m1 = 'd0;\n  reg             tx_sysref_m2 = 'd0;\n  reg             tx_sysref_m3 = 'd0;\n  reg             tx_sysref = 'd0;\n  reg             tx_ip_sync_m1 = 'd0;\n  reg             tx_ip_sync_m2 = 'd0;\n  reg             tx_ip_sync = 'd0;\n  reg             up_rx_status_m1 = 'd0;\n  reg             up_rx_status = 'd0;\n  reg             up_tx_status_m1 = 'd0;\n  reg             up_tx_status = 'd0;\n"]], "Diff Content": {"Delete": [[328, "  reg             up_tx_status_m1 = 'd0;\n"]], "Add": []}}