
<link rel="stylesheet" href="style.css">


<head>
<title>
Tuo Li, Research Associate, University of New South Wales (UNSW)
</title>
</head>

<body>

<div id="outer">





<img style="float:right; margin:10px 0px 0px 0px;";
src="image001.jpg"; height="200"; >
</span>




<h1>


	Tuo Li


</h1>

<br />
<br />
<small>
Research fellow<br />
</small>
</h1>
<!--
<a href="https://www.google.com"> Embedded System laboratory </a><br />
University of New South Wales (UNSW)<br />
<a href="mailto:tuoli@unsw.edu.au"  class="reverse">ua.ude.wsnu@ilout</a>
<a href="mailto:li3tuo4@gmail.com"  class="reverse">moc.liamg@4out3il</a>
</small>
</h1>
-->

<small>
<a href="https://www.unsw.edu.au/engineering/our-schools/computer-science-and-engineering/our-research/research-groups/embedded-systems"> Embedded System Group</a><br />
University of New South Wales (UNSW)<br />
<!--
<a href="mailto:tuoli@unsw.edu.au"  class="reverse">ua.ude.wsnu@ilout</a>
-->
<a href="mailto:li3tuo4@gmail.com"  class="reverse">moc.liamg@4out3il</a>
</small>

<br />


<h2>Research</h2>

I am interested in hardware/software methodology and architecture design for security and reliability of embedded processors, including:

<ul type="square">
<li>Trustworthy RISC-V processor and System-on-Chip architecture</li>
<li>Temporal and spatial memory safety</li>
<li>Processor architecture for soft errors</li>
</ul>

<h2>Short Bio</h2>
I obtained my PhD in computer science and engineering from the University of New South Wales in Australia in 2014. 
Before that, I was a postgraduate student at Shanghai Jiaotong University in China. 
I graduated at Hefei University of Technology in China with B.E. in electronic science and technology in 2008. 

<br />




<h2>Publication Profiles</h2>
<ul>
<li><a href="https://dblp.org/pers/hd/l/Li_0001:Tuo">dblp profile</a></li>
<li><a href="https://scholar.google.com/citations?user=x6tGFe8AAAAJ&hl=en">google scholar profile</a></li>
<!--<li><a href="http://forsyte.at/alumni/rubin/publications/">Full list of published papers</a></li>-->
</ul>

<h2>Selected Publications</h2>
<ul>
<li>Tuo Li, Sri Parameswaran:
FaSe: Fast Selective Flushing to Mitigate Contention-based Cache Timing Attacks. DAC 2022: to appear (2022) 
</ul>
<ul>
<li>Hsu-Kang Dow, Tuo Li, Sri Parameswaran:
HWST128: Complete Memory Safety Accelerator on RISC-V with Metadata Compression. DAC 2022: to appear (2022) 
</ul>
<ul>
<li>Hsu-Kang Dow, Tuo Li, William Miles, Sri Parameswaran:
SHORE: Hardware/Software Method for Memory Safety Acceleration on RISC-V. DAC 2021: 289-294 (2021) 
<a href="https://li3tuo4.github.io/pub/dow-dac.pdf">pdf</a> 
<a href="https://li3tuo4.github.io/pub/dow-dac.bib">bibtex</a></li>
</ul>
<ul>
<li>Tuo Li, Bradley Hopkins, Sri Parameswaran:
SIMF: Single-Instruction Multiple-Flush Mechanism for Processor Temporal Isolation. Preprint. (2020)
<a href="https://li3tuo4.github.io/pub/li-arxiv.pdf">pdf</a> 
<a href="https://li3tuo4.github.io/pub/li-arxiv.bib">bibtex</a></li>
</ul>
<ul>
<li>Tuo Li, Muhammad Shafique, Jude Angelo Ambrose, Jorg Henkel, Sri Parameswaran:
Fine-Grained Checkpoint Recovery for Application-Specific Instruction-Set Processors. IEEE Trans. Computers 66(4): 647-660 (2017) 
<a href="https://li3tuo4.github.io/pub/li-tc.pdf">pdf</a>
<a href="https://li3tuo4.github.io/pub/li-tc.bib">bibtex</a></li>
</ul>
<ul>
<li>Tuo Li, Jude Angelo Ambrose, Roshan G. Ragel, Sri Parameswaran:
Processor Design for Soft Errors: Challenges and State of the Art. ACM Comput. Surv. 49(3): 57:1-57:44 (2016) 
<a href="https://li3tuo4.github.io/pub/li-csur.pdf">pdf</a>
<a href="https://li3tuo4.github.io/pub/li-csur.pdf">bibtex</a></li>
</ul>
<!---
<ul>
<li>Tuo Li, Jude Angelo Ambrose, Sri Parameswaran:
RECORD: Reducing register traffic for checkpointing in embedded processors. DATE 2016: 582-587 <a href="https://li3tuo4.github.io/pub/date16.pdf">pdf</a></li>
<p style="font-size:12px">
<br>@INPROCEEDINGS{LAP16,
<br>author={T. {Li} and J. A. {Ambrose} and S. {Parameswaran}},
<br>booktitle={2016 Design, Automation Test in Europe Conference Exhibition (DATE)},
<br>title={RECORD: Reducing register traffic for checkpointing in embedded processors},
<br>year={2016},
<br>volume={},
<br>number={},
<br>pages={582-587},
<br>doi={},
<br>ISSN={1558-1101},
<br>month={March},}
</p>
</ul>
--->

<h2>Recent Projects on Github</h2>
<ul>
<li><a href="https://github.com/li3tuo4/rc-fpga-zcu">RISC-V Rocket-chip for Xilinx ZCU102 FPGA</a></li>
<li><a href="https://github.com/li3tuo4/rc-zcu102-tutorial">Quick tutorial for ZCU102 Port</a></li>
<li><a href="https://github.com/Lycheus/SHORE">RISC-V Architectural Support for Memory Safety Enforcement</a></li>
<!--<li><a href="http://forsyte.at/alumni/rubin/publications/">Full list of published papers</a></li>-->
</ul>

<!--
<h2>Recent Events</h2>

<div style="float: left; width: 50%;">
<ul>
<li><a href="https://www.ijcai19.org/">IJCAI 2019</a> (pc)</li>
<li><a href="https://icaps19.icaps-conference.org/cfp.html">ICAPS 2019</a> (pc) </li>
<li><a href="http://aamas2019.encs.concordia.ca/">AAMAS 2019</a> (spc)</li>
<li><a href="https://aaai.org/Conferences/AAAI-19/">AAAI 2019</a> (spc)</li>
<li><a href="http://www.dis.uniroma1.it/~kr18actions/">ACTIONS@KR</a> (co-chair)</li>
<li><a href="http://reasoning.eas.asu.edu/kr2018/">KR 2018</a> (pc)</li>
<li><a href="http://www.aaai.org/Conferences/AAAI/aaai18.php">AAAI 2018</a> (pc)</li>
<li><a href="http://celweb.vuse.vanderbilt.edu/aamas18/">AAMAS 2018</a> (pc)</li>


</ul>
</div>
<div style="float: right; width: 50%;">
<ul>
<li><a href="http://projects.lsv.ens-cachan.fr/sr18/">SR 2018</a> (pc)</li>
<li><a href="http://www.ijcai-18.org/">IJCAI 2018</a> (pc)</li>
<li><a href="http://ictcs2017.unina.it/">ICTCS 2017</a> (co-chair and co-organiser)</li>
<li><a href="http://sr2017.csc.liv.ac.uk/">SR 2017</a> (co-chair)</li>
<li><a href="http://cilc2017.unina.it/">CILC 2017</a> (co-organiser)</li>
<li><a href="https://sites.google.com/site/fmai2017homepage/home">FMAI 2017</a> (co-chair and -organiser)</li>
<li><a href="http://ijcai-17.org/">IJCAI 2017</a> (pc)</li>
<li><a href="http://www.aaai.org/Conferences/AAAI/aaai17.php">AAAI 2017</a> (pc)</li>
    </ul>
</div>
-->


<h2>Advised Undergraudate Research Projects</h2>
<div>
<ul type="square">
<li>Daniel Rosengarten, Rollback Features for RISC-V processor, undergraduate thesis, University of New South Wales, 2021</li>
<li>Wei Leong Soon, Code and Control Integrity for RISC-V processor, undergraduate thesis, University of New South Wales, 2021</li>
<li>Andrew Ross, Checkpointing on RISC-V processor, undergraduate thesis, University of New South Wales, 2019</li>
<li>Yikai Wang, Memory isolation in multi-core RISC-V System-on-Chip, Summer Research Project, University of New South Wales,
November 2018</li>
<li>Jing Gong, Hardware memory address remapping for RISC-V processor, Summer Research Project, University of New South Wales,
November 2018</li>
<li>William Miles, Architectural support for spatial memory error checking in RISC-V processor, Summer Research Project, University of New South Wales,
November 2018</li>
<li>Aaron Lai, A study of instruction set customization in different RISC-V processor variants and tools, Taste of Research, University of New South Wales,
November 2017</li>
</ul>
</div>
<div>

<h2>Past Funds</h2>
<ul>
<li>Trustworthy Computation Platform (325660 AUD), Secondary Investigator, 2015</li>
<li>Trustworthy Information Flow Processing Architectures (238894 AUD), Secondary Investigator, 2018</li>
</ul>

<!--
<h2>More about me</h2>
I was a member of the winner team in the 11th Anhui Provincial Sports Games (university division) for handball.
<br>
-->


<h2>Address</h2>
<div>
<dl>

<dd>
Room 501H, Building K17 <br />
<a href="http://www.cse.unsw.edu.au/about-us/contact-us/unsw-map/">School of Computer Science and Engineering </a><br />
<a href="http://www.unsw.edu.au"> University of New South Wales </a><br /> Sydney NSW 2052, AUSTRALIA. <br /><br /></dd>
</div>

<!-- Global site tag (gtag.js) - Google Analytics -->
<script>
  (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
  (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
  m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
  })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');
  ga('create', 'UA-134744460-1', 'auto');
  ga('send', 'pageview');
</script>



</body>
