INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_9good/TP_9good.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
