G:/GithubRepos/ECE176_Semester_Project/Decoder.v {1 {vlog -work work -stats=none G:/GithubRepos/ECE176_Semester_Project/Decoder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Decoder

Top level modules:
	Decoder

} {} {}} G:/GithubRepos/ECE176_Semester_Project/Mux_2to1.v {1 {vlog -work work -stats=none G:/GithubRepos/ECE176_Semester_Project/Mux_2to1.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Mux_2to1

Top level modules:
	Mux_2to1

} {} {}} G:/GithubRepos/ECE176_Semester_Project/Cache_Controller.v {1 {vlog -work work -stats=none G:/GithubRepos/ECE176_Semester_Project/Cache_Controller.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Cache_Controller

Top level modules:
	Cache_Controller

} {} {}} G:/GithubRepos/ECE176_Semester_Project/modulo.v {0 {vlog -work work -stats=none G:/GithubRepos/ECE176_Semester_Project/modulo.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
** Error: G:/GithubRepos/ECE176_Semester_Project/modulo.v(3): (vlog-2155) Global declarations are illegal in Verilog 2001 syntax.

} {3.0 4.0} {}} G:/GithubRepos/ECE176_Semester_Project/Cache_Memory.v {1 {vlog -work work -stats=none G:/GithubRepos/ECE176_Semester_Project/Cache_Memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Cache_Memory

Top level modules:
	Cache_Memory

} {} {}} G:/GithubRepos/ECE176_Semester_Project/Cache.v {1 {vlog -work work -stats=none G:/GithubRepos/ECE176_Semester_Project/Cache.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Cache

Top level modules:
	Cache

} {} {}} G:/GithubRepos/ECE176_Semester_Project/Main_Memory.v {1 {vlog -work work -stats=none G:/GithubRepos/ECE176_Semester_Project/Main_Memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Main_Memory

Top level modules:
	Main_Memory

} {} {}} G:/GithubRepos/ECE176_Semester_Project/sign_Extension.v {0 {vlog -work work -stats=none G:/GithubRepos/ECE176_Semester_Project/sign_Extension.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
** Error: G:/GithubRepos/ECE176_Semester_Project/sign_Extension.v(1): (vlog-2155) Global declarations are illegal in Verilog 2001 syntax.

} {3.0 4.0} {}} G:/GithubRepos/ECE176_Semester_Project/Control.v {1 {vlog -work work -stats=none G:/GithubRepos/ECE176_Semester_Project/Control.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Control

Top level modules:
	Control

} {} {}} G:/GithubRepos/ECE176_Semester_Project/RegisterFile.v {1 {vlog -work work -stats=none {G:\GithubRepos\ECE176_Semester_Project\RegisterFile.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RegisterFile

Top level modules:
	RegisterFile

} {} {}}
