---
title: "Fully CMOS compatible 3D vertical RRAM with self-aligned self-selective cell enabling sub-5nm scaling"
authors: ["Xiaoxin Xu","Q. Luo","Tiancheng Gong","Hangbing Lv","Shibing Long","Qi Liu","S. S. Chung","underlineJing Li","Ming Liu"]
date: 2016-06-01
doi: "10.1109/VLSIT.2016.7573388"
publication_types: ["1"]
publication: "_2016 IEEE Symposium on VLSI Technology_"
publication_short: ""
summary: ""
tags: ["conference"," cmos memory circuits","integrated circuit manufacture","resistive ram","cmos","rram","self-aligned self-selective cell","size 5 nm","vertical resistive switching memory","etching","hafnium compounds","leakage currents","programming","resistance","three-dimensional displays","threshold voltage"]
categories: []
featured: false

url_pdf:
url_code:
url_dataset:
url_poster:
url_project:
url_slides:
url_source:
url_video:

image:
  caption: ""
  focal_point: ""
  preview_only: false

projects: []

slides: ""
---

