[IMPORTS]
import1="from Host.autogen.interface import RDSIM_EXTRA"

[PORTS]
clk=1
reset=1
dsp_addr=EMIF_ADDR_WIDTH
dsp_data_out=EMIF_DATA_WIDTH
dsp_data_in=EMIF_DATA_WIDTH
dsp_wr=1
rd_trig_in=1
pzt_value_in=FPGA_REG_WIDTH
rd_adc_clk_in=1
pzt_center_in=FPGA_REG_WIDTH
decay_in=FPGA_REG_WIDTH
rdsim_value_out=FPGA_REG_WIDTH
map_base=$

[REGISTERS]
options=1,rw
pzt_center=FPGA_REG_WIDTH,rw
pzt_window_half_width=FPGA_REG_WIDTH,rw
filling_rate=FPGA_REG_WIDTH,rw
decay=FPGA_REG_WIDTH,rw
decay_in_shift=4,rw
decay_in_offset=FPGA_REG_WIDTH,rw
accumulator=FPGA_REG_WIDTH+RDSIM_EXTRA,r

[options]
input_sel=1