
EE_138_Lab_5_Task1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002e10  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000020  20000000  00002e10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000088  20000020  00002e30  00020020  2**2
                  ALLOC
  3 .stack        00002000  200000a8  00002eb8  00020020  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY
  6 .debug_info   00005100  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000530  00000000  00000000  000251a1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00000268  00000000  00000000  000256d1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000108  00000000  00000000  00025939  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000000e8  00000000  00000000  00025a41  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000007d9  00000000  00000000  00025b29  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000013a9  00000000  00000000  00026302  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0005b245  00000000  00000000  000276ab  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000005bc  00000000  00000000  000828f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200020a8 	.word	0x200020a8
       4:	00000109 	.word	0x00000109
       8:	00000105 	.word	0x00000105
       c:	00000105 	.word	0x00000105
	...
      2c:	00000105 	.word	0x00000105
	...
      38:	00000105 	.word	0x00000105
      3c:	00000105 	.word	0x00000105
      40:	00000105 	.word	0x00000105
      44:	00000105 	.word	0x00000105
      48:	00000105 	.word	0x00000105
      4c:	00000105 	.word	0x00000105
      50:	00000649 	.word	0x00000649
      54:	00000105 	.word	0x00000105
      58:	00000105 	.word	0x00000105
      5c:	00000105 	.word	0x00000105
      60:	00000105 	.word	0x00000105
      64:	00000105 	.word	0x00000105
      68:	00000105 	.word	0x00000105
      6c:	00000105 	.word	0x00000105
      70:	00000105 	.word	0x00000105
      74:	00000105 	.word	0x00000105
      78:	00000105 	.word	0x00000105
      7c:	0000067d 	.word	0x0000067d
      80:	00000e55 	.word	0x00000e55
      84:	00000105 	.word	0x00000105
      88:	00000105 	.word	0x00000105
      8c:	00000105 	.word	0x00000105
      90:	00000105 	.word	0x00000105
      94:	00000105 	.word	0x00000105
      98:	00000105 	.word	0x00000105
      9c:	00000105 	.word	0x00000105
      a0:	00000105 	.word	0x00000105

000000a4 <__do_global_dtors_aux>:
      a4:	b510      	push	{r4, lr}
      a6:	4c06      	ldr	r4, [pc, #24]	; (c0 <__do_global_dtors_aux+0x1c>)
      a8:	7823      	ldrb	r3, [r4, #0]
      aa:	2b00      	cmp	r3, #0
      ac:	d107      	bne.n	be <__do_global_dtors_aux+0x1a>
      ae:	4b05      	ldr	r3, [pc, #20]	; (c4 <__do_global_dtors_aux+0x20>)
      b0:	2b00      	cmp	r3, #0
      b2:	d002      	beq.n	ba <__do_global_dtors_aux+0x16>
      b4:	4804      	ldr	r0, [pc, #16]	; (c8 <__do_global_dtors_aux+0x24>)
      b6:	e000      	b.n	ba <__do_global_dtors_aux+0x16>
      b8:	bf00      	nop
      ba:	2301      	movs	r3, #1
      bc:	7023      	strb	r3, [r4, #0]
      be:	bd10      	pop	{r4, pc}
      c0:	20000020 	.word	0x20000020
      c4:	00000000 	.word	0x00000000
      c8:	00002e10 	.word	0x00002e10

000000cc <frame_dummy>:
      cc:	4b08      	ldr	r3, [pc, #32]	; (f0 <frame_dummy+0x24>)
      ce:	b510      	push	{r4, lr}
      d0:	2b00      	cmp	r3, #0
      d2:	d003      	beq.n	dc <frame_dummy+0x10>
      d4:	4907      	ldr	r1, [pc, #28]	; (f4 <frame_dummy+0x28>)
      d6:	4808      	ldr	r0, [pc, #32]	; (f8 <frame_dummy+0x2c>)
      d8:	e000      	b.n	dc <frame_dummy+0x10>
      da:	bf00      	nop
      dc:	4807      	ldr	r0, [pc, #28]	; (fc <frame_dummy+0x30>)
      de:	6803      	ldr	r3, [r0, #0]
      e0:	2b00      	cmp	r3, #0
      e2:	d100      	bne.n	e6 <frame_dummy+0x1a>
      e4:	bd10      	pop	{r4, pc}
      e6:	4b06      	ldr	r3, [pc, #24]	; (100 <frame_dummy+0x34>)
      e8:	2b00      	cmp	r3, #0
      ea:	d0fb      	beq.n	e4 <frame_dummy+0x18>
      ec:	4798      	blx	r3
      ee:	e7f9      	b.n	e4 <frame_dummy+0x18>
      f0:	00000000 	.word	0x00000000
      f4:	20000024 	.word	0x20000024
      f8:	00002e10 	.word	0x00002e10
      fc:	00002e10 	.word	0x00002e10
     100:	00000000 	.word	0x00000000

00000104 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     104:	e7fe      	b.n	104 <Dummy_Handler>
     106:	46c0      	nop			; (mov r8, r8)

00000108 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
     108:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
     10a:	4b1d      	ldr	r3, [pc, #116]	; (180 <Reset_Handler+0x78>)
     10c:	4a1d      	ldr	r2, [pc, #116]	; (184 <Reset_Handler+0x7c>)
     10e:	429a      	cmp	r2, r3
     110:	d003      	beq.n	11a <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
     112:	4b1d      	ldr	r3, [pc, #116]	; (188 <Reset_Handler+0x80>)
     114:	4a1a      	ldr	r2, [pc, #104]	; (180 <Reset_Handler+0x78>)
     116:	429a      	cmp	r2, r3
     118:	d304      	bcc.n	124 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
     11a:	4b1c      	ldr	r3, [pc, #112]	; (18c <Reset_Handler+0x84>)
     11c:	4a1c      	ldr	r2, [pc, #112]	; (190 <Reset_Handler+0x88>)
     11e:	429a      	cmp	r2, r3
     120:	d310      	bcc.n	144 <Reset_Handler+0x3c>
     122:	e01e      	b.n	162 <Reset_Handler+0x5a>
     124:	4a1b      	ldr	r2, [pc, #108]	; (194 <Reset_Handler+0x8c>)
     126:	4b18      	ldr	r3, [pc, #96]	; (188 <Reset_Handler+0x80>)
     128:	3303      	adds	r3, #3
     12a:	1a9b      	subs	r3, r3, r2
     12c:	089b      	lsrs	r3, r3, #2
     12e:	3301      	adds	r3, #1
     130:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
     132:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     134:	4812      	ldr	r0, [pc, #72]	; (180 <Reset_Handler+0x78>)
     136:	4913      	ldr	r1, [pc, #76]	; (184 <Reset_Handler+0x7c>)
     138:	588c      	ldr	r4, [r1, r2]
     13a:	5084      	str	r4, [r0, r2]
     13c:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
     13e:	429a      	cmp	r2, r3
     140:	d1fa      	bne.n	138 <Reset_Handler+0x30>
     142:	e7ea      	b.n	11a <Reset_Handler+0x12>
     144:	4a14      	ldr	r2, [pc, #80]	; (198 <Reset_Handler+0x90>)
     146:	4b11      	ldr	r3, [pc, #68]	; (18c <Reset_Handler+0x84>)
     148:	3303      	adds	r3, #3
     14a:	1a9b      	subs	r3, r3, r2
     14c:	089b      	lsrs	r3, r3, #2
     14e:	3301      	adds	r3, #1
     150:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
     152:	2200      	movs	r2, #0
                *pDest++ = 0;
     154:	480e      	ldr	r0, [pc, #56]	; (190 <Reset_Handler+0x88>)
     156:	2100      	movs	r1, #0
     158:	1814      	adds	r4, r2, r0
     15a:	6021      	str	r1, [r4, #0]
     15c:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
     15e:	429a      	cmp	r2, r3
     160:	d1fa      	bne.n	158 <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     162:	4a0e      	ldr	r2, [pc, #56]	; (19c <Reset_Handler+0x94>)
     164:	21ff      	movs	r1, #255	; 0xff
     166:	4b0e      	ldr	r3, [pc, #56]	; (1a0 <Reset_Handler+0x98>)
     168:	438b      	bics	r3, r1
     16a:	6093      	str	r3, [r2, #8]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
     16c:	4a0d      	ldr	r2, [pc, #52]	; (1a4 <Reset_Handler+0x9c>)
     16e:	6851      	ldr	r1, [r2, #4]
     170:	2380      	movs	r3, #128	; 0x80
     172:	430b      	orrs	r3, r1
     174:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
     176:	4b0c      	ldr	r3, [pc, #48]	; (1a8 <Reset_Handler+0xa0>)
     178:	4798      	blx	r3

        /* Branch to main function */
        main();
     17a:	4b0c      	ldr	r3, [pc, #48]	; (1ac <Reset_Handler+0xa4>)
     17c:	4798      	blx	r3
     17e:	e7fe      	b.n	17e <Reset_Handler+0x76>
     180:	20000000 	.word	0x20000000
     184:	00002e10 	.word	0x00002e10
     188:	20000020 	.word	0x20000020
     18c:	200000a8 	.word	0x200000a8
     190:	20000020 	.word	0x20000020
     194:	20000004 	.word	0x20000004
     198:	20000024 	.word	0x20000024
     19c:	e000ed00 	.word	0xe000ed00
     1a0:	00000000 	.word	0x00000000
     1a4:	41004000 	.word	0x41004000
     1a8:	00002ca5 	.word	0x00002ca5
     1ac:	00000b35 	.word	0x00000b35

000001b0 <speed_up>:
				if (u == 0){state1 = 1;} // when speed reaches 0 return to idle state
				break;
	}
}

void speed_up(void){
     1b0:	b5f0      	push	{r4, r5, r6, r7, lr}
     1b2:	4657      	mov	r7, sl
     1b4:	464e      	mov	r6, r9
     1b6:	b4c0      	push	{r6, r7}
     1b8:	b083      	sub	sp, #12
	error = (inc - u); // increment variable increases over time to speed up motor
     1ba:	4c1e      	ldr	r4, [pc, #120]	; (234 <speed_up+0x84>)
     1bc:	6820      	ldr	r0, [r4, #0]
     1be:	4b1e      	ldr	r3, [pc, #120]	; (238 <speed_up+0x88>)
     1c0:	681d      	ldr	r5, [r3, #0]
     1c2:	4b1e      	ldr	r3, [pc, #120]	; (23c <speed_up+0x8c>)
     1c4:	4798      	blx	r3
     1c6:	1c29      	adds	r1, r5, #0
     1c8:	4b1d      	ldr	r3, [pc, #116]	; (240 <speed_up+0x90>)
     1ca:	4798      	blx	r3
     1cc:	4f1d      	ldr	r7, [pc, #116]	; (244 <speed_up+0x94>)
     1ce:	6038      	str	r0, [r7, #0]
	integral += (1/60.0)*error;
     1d0:	6838      	ldr	r0, [r7, #0]
     1d2:	4d1d      	ldr	r5, [pc, #116]	; (248 <speed_up+0x98>)
     1d4:	682b      	ldr	r3, [r5, #0]
     1d6:	469a      	mov	sl, r3
     1d8:	4b1c      	ldr	r3, [pc, #112]	; (24c <speed_up+0x9c>)
     1da:	4699      	mov	r9, r3
     1dc:	4798      	blx	r3
     1de:	4a1c      	ldr	r2, [pc, #112]	; (250 <speed_up+0xa0>)
     1e0:	4b1c      	ldr	r3, [pc, #112]	; (254 <speed_up+0xa4>)
     1e2:	4e1d      	ldr	r6, [pc, #116]	; (258 <speed_up+0xa8>)
     1e4:	47b0      	blx	r6
     1e6:	9000      	str	r0, [sp, #0]
     1e8:	9101      	str	r1, [sp, #4]
     1ea:	4650      	mov	r0, sl
     1ec:	47c8      	blx	r9
     1ee:	0002      	movs	r2, r0
     1f0:	000b      	movs	r3, r1
     1f2:	9800      	ldr	r0, [sp, #0]
     1f4:	9901      	ldr	r1, [sp, #4]
     1f6:	4e19      	ldr	r6, [pc, #100]	; (25c <speed_up+0xac>)
     1f8:	47b0      	blx	r6
     1fa:	4b19      	ldr	r3, [pc, #100]	; (260 <speed_up+0xb0>)
     1fc:	4798      	blx	r3
     1fe:	6028      	str	r0, [r5, #0]
	value = (Kp*error) + (Ki*integral);
     200:	4b18      	ldr	r3, [pc, #96]	; (264 <speed_up+0xb4>)
     202:	6818      	ldr	r0, [r3, #0]
     204:	6839      	ldr	r1, [r7, #0]
     206:	4b18      	ldr	r3, [pc, #96]	; (268 <speed_up+0xb8>)
     208:	681f      	ldr	r7, [r3, #0]
     20a:	682e      	ldr	r6, [r5, #0]
     20c:	4d17      	ldr	r5, [pc, #92]	; (26c <speed_up+0xbc>)
     20e:	47a8      	blx	r5
     210:	9000      	str	r0, [sp, #0]
     212:	1c31      	adds	r1, r6, #0
     214:	1c38      	adds	r0, r7, #0
     216:	47a8      	blx	r5
     218:	1c01      	adds	r1, r0, #0
     21a:	9800      	ldr	r0, [sp, #0]
     21c:	4b14      	ldr	r3, [pc, #80]	; (270 <speed_up+0xc0>)
     21e:	4798      	blx	r3
     220:	4b14      	ldr	r3, [pc, #80]	; (274 <speed_up+0xc4>)
     222:	6018      	str	r0, [r3, #0]
	inc += 4; // increment the inc variable by 4
     224:	6823      	ldr	r3, [r4, #0]
     226:	3304      	adds	r3, #4
     228:	6023      	str	r3, [r4, #0]
}
     22a:	b003      	add	sp, #12
     22c:	bc0c      	pop	{r2, r3}
     22e:	4691      	mov	r9, r2
     230:	469a      	mov	sl, r3
     232:	bdf0      	pop	{r4, r5, r6, r7, pc}
     234:	20000094 	.word	0x20000094
     238:	200000a0 	.word	0x200000a0
     23c:	00001e49 	.word	0x00001e49
     240:	00001af9 	.word	0x00001af9
     244:	20000054 	.word	0x20000054
     248:	2000003c 	.word	0x2000003c
     24c:	00002aa9 	.word	0x00002aa9
     250:	11111111 	.word	0x11111111
     254:	3f911111 	.word	0x3f911111
     258:	00002531 	.word	0x00002531
     25c:	00001ed9 	.word	0x00001ed9
     260:	00002b51 	.word	0x00002b51
     264:	20000000 	.word	0x20000000
     268:	2000001c 	.word	0x2000001c
     26c:	000018d1 	.word	0x000018d1
     270:	00001251 	.word	0x00001251
     274:	20000044 	.word	0x20000044

00000278 <speed_control>:

void speed_control(void){
     278:	b5f0      	push	{r4, r5, r6, r7, lr}
     27a:	4657      	mov	r7, sl
     27c:	464e      	mov	r6, r9
     27e:	b4c0      	push	{r6, r7}
     280:	b083      	sub	sp, #12
	error = (desiredspeed - u); // find error around desired speed (1500)
     282:	4b1f      	ldr	r3, [pc, #124]	; (300 <speed_control+0x88>)
     284:	6818      	ldr	r0, [r3, #0]
     286:	4f1f      	ldr	r7, [pc, #124]	; (304 <speed_control+0x8c>)
     288:	683c      	ldr	r4, [r7, #0]
     28a:	4b1f      	ldr	r3, [pc, #124]	; (308 <speed_control+0x90>)
     28c:	4798      	blx	r3
     28e:	1c21      	adds	r1, r4, #0
     290:	4b1e      	ldr	r3, [pc, #120]	; (30c <speed_control+0x94>)
     292:	4798      	blx	r3
     294:	4d1e      	ldr	r5, [pc, #120]	; (310 <speed_control+0x98>)
     296:	6028      	str	r0, [r5, #0]
	integral += (1/60.0)*error;
     298:	6828      	ldr	r0, [r5, #0]
     29a:	4c1e      	ldr	r4, [pc, #120]	; (314 <speed_control+0x9c>)
     29c:	6823      	ldr	r3, [r4, #0]
     29e:	469a      	mov	sl, r3
     2a0:	4b1d      	ldr	r3, [pc, #116]	; (318 <speed_control+0xa0>)
     2a2:	4699      	mov	r9, r3
     2a4:	4798      	blx	r3
     2a6:	4a1d      	ldr	r2, [pc, #116]	; (31c <speed_control+0xa4>)
     2a8:	4b1d      	ldr	r3, [pc, #116]	; (320 <speed_control+0xa8>)
     2aa:	4e1e      	ldr	r6, [pc, #120]	; (324 <speed_control+0xac>)
     2ac:	47b0      	blx	r6
     2ae:	9000      	str	r0, [sp, #0]
     2b0:	9101      	str	r1, [sp, #4]
     2b2:	4650      	mov	r0, sl
     2b4:	47c8      	blx	r9
     2b6:	0002      	movs	r2, r0
     2b8:	000b      	movs	r3, r1
     2ba:	9800      	ldr	r0, [sp, #0]
     2bc:	9901      	ldr	r1, [sp, #4]
     2be:	4e1a      	ldr	r6, [pc, #104]	; (328 <speed_control+0xb0>)
     2c0:	47b0      	blx	r6
     2c2:	4b1a      	ldr	r3, [pc, #104]	; (32c <speed_control+0xb4>)
     2c4:	4798      	blx	r3
     2c6:	6020      	str	r0, [r4, #0]
	value = (Kp*error) + (Ki*integral);
     2c8:	4b19      	ldr	r3, [pc, #100]	; (330 <speed_control+0xb8>)
     2ca:	6818      	ldr	r0, [r3, #0]
     2cc:	6829      	ldr	r1, [r5, #0]
     2ce:	4b19      	ldr	r3, [pc, #100]	; (334 <speed_control+0xbc>)
     2d0:	681e      	ldr	r6, [r3, #0]
     2d2:	6825      	ldr	r5, [r4, #0]
     2d4:	4c18      	ldr	r4, [pc, #96]	; (338 <speed_control+0xc0>)
     2d6:	47a0      	blx	r4
     2d8:	9000      	str	r0, [sp, #0]
     2da:	1c29      	adds	r1, r5, #0
     2dc:	1c30      	adds	r0, r6, #0
     2de:	47a0      	blx	r4
     2e0:	1c01      	adds	r1, r0, #0
     2e2:	9800      	ldr	r0, [sp, #0]
     2e4:	4b15      	ldr	r3, [pc, #84]	; (33c <speed_control+0xc4>)
     2e6:	4798      	blx	r3
     2e8:	4b15      	ldr	r3, [pc, #84]	; (340 <speed_control+0xc8>)
     2ea:	6018      	str	r0, [r3, #0]
	inc = u; // set current speed to inc variable (prepare for slow down state)
     2ec:	6838      	ldr	r0, [r7, #0]
     2ee:	4b15      	ldr	r3, [pc, #84]	; (344 <speed_control+0xcc>)
     2f0:	4798      	blx	r3
     2f2:	4b15      	ldr	r3, [pc, #84]	; (348 <speed_control+0xd0>)
     2f4:	6018      	str	r0, [r3, #0]
}
     2f6:	b003      	add	sp, #12
     2f8:	bc0c      	pop	{r2, r3}
     2fa:	4691      	mov	r9, r2
     2fc:	469a      	mov	sl, r3
     2fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
     300:	20000004 	.word	0x20000004
     304:	200000a0 	.word	0x200000a0
     308:	00001e49 	.word	0x00001e49
     30c:	00001af9 	.word	0x00001af9
     310:	20000054 	.word	0x20000054
     314:	2000003c 	.word	0x2000003c
     318:	00002aa9 	.word	0x00002aa9
     31c:	11111111 	.word	0x11111111
     320:	3f911111 	.word	0x3f911111
     324:	00002531 	.word	0x00002531
     328:	00001ed9 	.word	0x00001ed9
     32c:	00002b51 	.word	0x00002b51
     330:	20000000 	.word	0x20000000
     334:	2000001c 	.word	0x2000001c
     338:	000018d1 	.word	0x000018d1
     33c:	00001251 	.word	0x00001251
     340:	20000044 	.word	0x20000044
     344:	00001e05 	.word	0x00001e05
     348:	20000094 	.word	0x20000094

0000034c <slow_down>:

void slow_down(void){
     34c:	b5f0      	push	{r4, r5, r6, r7, lr}
     34e:	4657      	mov	r7, sl
     350:	464e      	mov	r6, r9
     352:	b4c0      	push	{r6, r7}
     354:	b083      	sub	sp, #12
	error = (inc - u); // find error for current speed
     356:	4c1e      	ldr	r4, [pc, #120]	; (3d0 <slow_down+0x84>)
     358:	6820      	ldr	r0, [r4, #0]
     35a:	4b1e      	ldr	r3, [pc, #120]	; (3d4 <slow_down+0x88>)
     35c:	681d      	ldr	r5, [r3, #0]
     35e:	4b1e      	ldr	r3, [pc, #120]	; (3d8 <slow_down+0x8c>)
     360:	4798      	blx	r3
     362:	1c29      	adds	r1, r5, #0
     364:	4b1d      	ldr	r3, [pc, #116]	; (3dc <slow_down+0x90>)
     366:	4798      	blx	r3
     368:	4f1d      	ldr	r7, [pc, #116]	; (3e0 <slow_down+0x94>)
     36a:	6038      	str	r0, [r7, #0]
	integral += (1/60.0)*error;
     36c:	6838      	ldr	r0, [r7, #0]
     36e:	4d1d      	ldr	r5, [pc, #116]	; (3e4 <slow_down+0x98>)
     370:	682b      	ldr	r3, [r5, #0]
     372:	469a      	mov	sl, r3
     374:	4b1c      	ldr	r3, [pc, #112]	; (3e8 <slow_down+0x9c>)
     376:	4699      	mov	r9, r3
     378:	4798      	blx	r3
     37a:	4a1c      	ldr	r2, [pc, #112]	; (3ec <slow_down+0xa0>)
     37c:	4b1c      	ldr	r3, [pc, #112]	; (3f0 <slow_down+0xa4>)
     37e:	4e1d      	ldr	r6, [pc, #116]	; (3f4 <slow_down+0xa8>)
     380:	47b0      	blx	r6
     382:	9000      	str	r0, [sp, #0]
     384:	9101      	str	r1, [sp, #4]
     386:	4650      	mov	r0, sl
     388:	47c8      	blx	r9
     38a:	0002      	movs	r2, r0
     38c:	000b      	movs	r3, r1
     38e:	9800      	ldr	r0, [sp, #0]
     390:	9901      	ldr	r1, [sp, #4]
     392:	4e19      	ldr	r6, [pc, #100]	; (3f8 <slow_down+0xac>)
     394:	47b0      	blx	r6
     396:	4b19      	ldr	r3, [pc, #100]	; (3fc <slow_down+0xb0>)
     398:	4798      	blx	r3
     39a:	6028      	str	r0, [r5, #0]
	value = (Kp*error) + (Ki*integral);
     39c:	4b18      	ldr	r3, [pc, #96]	; (400 <slow_down+0xb4>)
     39e:	6818      	ldr	r0, [r3, #0]
     3a0:	6839      	ldr	r1, [r7, #0]
     3a2:	4b18      	ldr	r3, [pc, #96]	; (404 <slow_down+0xb8>)
     3a4:	681f      	ldr	r7, [r3, #0]
     3a6:	682e      	ldr	r6, [r5, #0]
     3a8:	4d17      	ldr	r5, [pc, #92]	; (408 <slow_down+0xbc>)
     3aa:	47a8      	blx	r5
     3ac:	9000      	str	r0, [sp, #0]
     3ae:	1c31      	adds	r1, r6, #0
     3b0:	1c38      	adds	r0, r7, #0
     3b2:	47a8      	blx	r5
     3b4:	1c01      	adds	r1, r0, #0
     3b6:	9800      	ldr	r0, [sp, #0]
     3b8:	4b14      	ldr	r3, [pc, #80]	; (40c <slow_down+0xc0>)
     3ba:	4798      	blx	r3
     3bc:	4b14      	ldr	r3, [pc, #80]	; (410 <slow_down+0xc4>)
     3be:	6018      	str	r0, [r3, #0]
	inc -= 4;  // decrease inc to slow down motor
     3c0:	6823      	ldr	r3, [r4, #0]
     3c2:	3b04      	subs	r3, #4
     3c4:	6023      	str	r3, [r4, #0]
}
     3c6:	b003      	add	sp, #12
     3c8:	bc0c      	pop	{r2, r3}
     3ca:	4691      	mov	r9, r2
     3cc:	469a      	mov	sl, r3
     3ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3d0:	20000094 	.word	0x20000094
     3d4:	200000a0 	.word	0x200000a0
     3d8:	00001e49 	.word	0x00001e49
     3dc:	00001af9 	.word	0x00001af9
     3e0:	20000054 	.word	0x20000054
     3e4:	2000003c 	.word	0x2000003c
     3e8:	00002aa9 	.word	0x00002aa9
     3ec:	11111111 	.word	0x11111111
     3f0:	3f911111 	.word	0x3f911111
     3f4:	00002531 	.word	0x00002531
     3f8:	00001ed9 	.word	0x00001ed9
     3fc:	00002b51 	.word	0x00002b51
     400:	20000000 	.word	0x20000000
     404:	2000001c 	.word	0x2000001c
     408:	000018d1 	.word	0x000018d1
     40c:	00001251 	.word	0x00001251
     410:	20000044 	.word	0x20000044

00000414 <state_machine>:
	y=y1=u=u1=0;

	while(1) {}
}

void state_machine(void){
     414:	b570      	push	{r4, r5, r6, lr}
	
	switch (state1) {
     416:	4b3c      	ldr	r3, [pc, #240]	; (508 <state_machine+0xf4>)
     418:	681b      	ldr	r3, [r3, #0]
     41a:	2b02      	cmp	r3, #2
     41c:	d00e      	beq.n	43c <state_machine+0x28>
     41e:	dc02      	bgt.n	426 <state_machine+0x12>
     420:	2b01      	cmp	r3, #1
     422:	d005      	beq.n	430 <state_machine+0x1c>
     424:	e06f      	b.n	506 <state_machine+0xf2>
     426:	2b03      	cmp	r3, #3
     428:	d032      	beq.n	490 <state_machine+0x7c>
     42a:	2b04      	cmp	r3, #4
     42c:	d049      	beq.n	4c2 <state_machine+0xae>
     42e:	e06a      	b.n	506 <state_machine+0xf2>
		
		case 1:	//Idle State
				tc4 ->COUNT8.CC[0].reg = 0; // set outputs to 0
     430:	4b36      	ldr	r3, [pc, #216]	; (50c <state_machine+0xf8>)
     432:	681b      	ldr	r3, [r3, #0]
     434:	2200      	movs	r2, #0
     436:	761a      	strb	r2, [r3, #24]
				tc4 ->COUNT8.CC[1].reg = 0;
     438:	765a      	strb	r2, [r3, #25]
				break;
     43a:	e064      	b.n	506 <state_machine+0xf2>

		case 2: //Accelerate (when 1 is pressed)
				speed_up(); //PI function for speeding up
     43c:	4b34      	ldr	r3, [pc, #208]	; (510 <state_machine+0xfc>)
     43e:	4798      	blx	r3
	
				value = (int)((value / 4800) * 255); // scale the output of PI function to CC values
     440:	4c34      	ldr	r4, [pc, #208]	; (514 <state_machine+0x100>)
     442:	6820      	ldr	r0, [r4, #0]
     444:	4934      	ldr	r1, [pc, #208]	; (518 <state_machine+0x104>)
     446:	4b35      	ldr	r3, [pc, #212]	; (51c <state_machine+0x108>)
     448:	4798      	blx	r3
     44a:	4935      	ldr	r1, [pc, #212]	; (520 <state_machine+0x10c>)
     44c:	4b35      	ldr	r3, [pc, #212]	; (524 <state_machine+0x110>)
     44e:	4798      	blx	r3
     450:	4b35      	ldr	r3, [pc, #212]	; (528 <state_machine+0x114>)
     452:	4798      	blx	r3
     454:	4b35      	ldr	r3, [pc, #212]	; (52c <state_machine+0x118>)
     456:	4798      	blx	r3
     458:	6020      	str	r0, [r4, #0]
				tc4 ->COUNT8.CC[1].reg = value;
     45a:	4b2c      	ldr	r3, [pc, #176]	; (50c <state_machine+0xf8>)
     45c:	681d      	ldr	r5, [r3, #0]
     45e:	6820      	ldr	r0, [r4, #0]
     460:	4b33      	ldr	r3, [pc, #204]	; (530 <state_machine+0x11c>)
     462:	4798      	blx	r3
     464:	b2c0      	uxtb	r0, r0
     466:	7668      	strb	r0, [r5, #25]
				tc4 ->COUNT8.CC[0].reg = 0 ;
     468:	2300      	movs	r3, #0
     46a:	762b      	strb	r3, [r5, #24]
				if (u > 1495){ // move onto stabilize state when speed is 1495-1505
     46c:	4b31      	ldr	r3, [pc, #196]	; (534 <state_machine+0x120>)
     46e:	6818      	ldr	r0, [r3, #0]
     470:	4931      	ldr	r1, [pc, #196]	; (538 <state_machine+0x124>)
     472:	4b32      	ldr	r3, [pc, #200]	; (53c <state_machine+0x128>)
     474:	4798      	blx	r3
     476:	2800      	cmp	r0, #0
     478:	d045      	beq.n	506 <state_machine+0xf2>
					if (u < 1505){state1 = 3;}
     47a:	4b2e      	ldr	r3, [pc, #184]	; (534 <state_machine+0x120>)
     47c:	6818      	ldr	r0, [r3, #0]
     47e:	4930      	ldr	r1, [pc, #192]	; (540 <state_machine+0x12c>)
     480:	4b30      	ldr	r3, [pc, #192]	; (544 <state_machine+0x130>)
     482:	4798      	blx	r3
     484:	2800      	cmp	r0, #0
     486:	d03e      	beq.n	506 <state_machine+0xf2>
     488:	2203      	movs	r2, #3
     48a:	4b1f      	ldr	r3, [pc, #124]	; (508 <state_machine+0xf4>)
     48c:	601a      	str	r2, [r3, #0]
     48e:	e03a      	b.n	506 <state_machine+0xf2>
				}
				break;

		case 3:	//Stabilize
				speed_control(); // PI function for stabilizing at 1500 rpm
     490:	4b2d      	ldr	r3, [pc, #180]	; (548 <state_machine+0x134>)
     492:	4798      	blx	r3

				value = (int)((value / 4800) * 255);
     494:	4c1f      	ldr	r4, [pc, #124]	; (514 <state_machine+0x100>)
     496:	6820      	ldr	r0, [r4, #0]
     498:	491f      	ldr	r1, [pc, #124]	; (518 <state_machine+0x104>)
     49a:	4b20      	ldr	r3, [pc, #128]	; (51c <state_machine+0x108>)
     49c:	4798      	blx	r3
     49e:	4920      	ldr	r1, [pc, #128]	; (520 <state_machine+0x10c>)
     4a0:	4b20      	ldr	r3, [pc, #128]	; (524 <state_machine+0x110>)
     4a2:	4798      	blx	r3
     4a4:	4b20      	ldr	r3, [pc, #128]	; (528 <state_machine+0x114>)
     4a6:	4798      	blx	r3
     4a8:	4b20      	ldr	r3, [pc, #128]	; (52c <state_machine+0x118>)
     4aa:	4798      	blx	r3
     4ac:	6020      	str	r0, [r4, #0]
				tc4 ->COUNT8.CC[1].reg = value;
     4ae:	4b17      	ldr	r3, [pc, #92]	; (50c <state_machine+0xf8>)
     4b0:	681d      	ldr	r5, [r3, #0]
     4b2:	6820      	ldr	r0, [r4, #0]
     4b4:	4b1e      	ldr	r3, [pc, #120]	; (530 <state_machine+0x11c>)
     4b6:	4798      	blx	r3
     4b8:	b2c0      	uxtb	r0, r0
     4ba:	7668      	strb	r0, [r5, #25]
				tc4 ->COUNT8.CC[0].reg = 0 ;
     4bc:	2300      	movs	r3, #0
     4be:	762b      	strb	r3, [r5, #24]
				break;	
     4c0:	e021      	b.n	506 <state_machine+0xf2>

		case 4: //Decelerate (when zero is pressed)
				slow_down(); // PI function for slowing down motor
     4c2:	4b22      	ldr	r3, [pc, #136]	; (54c <state_machine+0x138>)
     4c4:	4798      	blx	r3

				value = (int)((value / 4800) * 255);
     4c6:	4c13      	ldr	r4, [pc, #76]	; (514 <state_machine+0x100>)
     4c8:	6820      	ldr	r0, [r4, #0]
     4ca:	4913      	ldr	r1, [pc, #76]	; (518 <state_machine+0x104>)
     4cc:	4b13      	ldr	r3, [pc, #76]	; (51c <state_machine+0x108>)
     4ce:	4798      	blx	r3
     4d0:	4913      	ldr	r1, [pc, #76]	; (520 <state_machine+0x10c>)
     4d2:	4b14      	ldr	r3, [pc, #80]	; (524 <state_machine+0x110>)
     4d4:	4798      	blx	r3
     4d6:	4b14      	ldr	r3, [pc, #80]	; (528 <state_machine+0x114>)
     4d8:	4798      	blx	r3
     4da:	4b14      	ldr	r3, [pc, #80]	; (52c <state_machine+0x118>)
     4dc:	4798      	blx	r3
     4de:	6020      	str	r0, [r4, #0]
				tc4 ->COUNT8.CC[1].reg = value;
     4e0:	4b0a      	ldr	r3, [pc, #40]	; (50c <state_machine+0xf8>)
     4e2:	681d      	ldr	r5, [r3, #0]
     4e4:	6820      	ldr	r0, [r4, #0]
     4e6:	4b12      	ldr	r3, [pc, #72]	; (530 <state_machine+0x11c>)
     4e8:	4798      	blx	r3
     4ea:	b2c0      	uxtb	r0, r0
     4ec:	7668      	strb	r0, [r5, #25]
				tc4 ->COUNT8.CC[0].reg = 0 ;
     4ee:	2300      	movs	r3, #0
     4f0:	762b      	strb	r3, [r5, #24]
				
				if (u == 0){state1 = 1;} // when speed reaches 0 return to idle state
     4f2:	4b10      	ldr	r3, [pc, #64]	; (534 <state_machine+0x120>)
     4f4:	6818      	ldr	r0, [r3, #0]
     4f6:	2100      	movs	r1, #0
     4f8:	4b15      	ldr	r3, [pc, #84]	; (550 <state_machine+0x13c>)
     4fa:	4798      	blx	r3
     4fc:	2800      	cmp	r0, #0
     4fe:	d002      	beq.n	506 <state_machine+0xf2>
     500:	2201      	movs	r2, #1
     502:	4b01      	ldr	r3, [pc, #4]	; (508 <state_machine+0xf4>)
     504:	601a      	str	r2, [r3, #0]
				break;
	}
}
     506:	bd70      	pop	{r4, r5, r6, pc}
     508:	20000010 	.word	0x20000010
     50c:	2000000c 	.word	0x2000000c
     510:	000001b1 	.word	0x000001b1
     514:	20000044 	.word	0x20000044
     518:	45960000 	.word	0x45960000
     51c:	0000153d 	.word	0x0000153d
     520:	437f0000 	.word	0x437f0000
     524:	000018d1 	.word	0x000018d1
     528:	00001e05 	.word	0x00001e05
     52c:	00001e49 	.word	0x00001e49
     530:	00001221 	.word	0x00001221
     534:	200000a0 	.word	0x200000a0
     538:	44bae000 	.word	0x44bae000
     53c:	000011f9 	.word	0x000011f9
     540:	44bc2000 	.word	0x44bc2000
     544:	000011d1 	.word	0x000011d1
     548:	00000279 	.word	0x00000279
     54c:	0000034d 	.word	0x0000034d
     550:	000011c5 	.word	0x000011c5

00000554 <display>:
}

void display(int n){
	Port *ports = PORT_INSTS;
	PortGroup *porB = &(ports->Group[1]);
	porB -> DIRSET.reg = PORT_PB06 | PORT_PB05 | PORT_PB04 | PORT_PB03 | PORT_PB02 | PORT_PB01 | PORT_PB00;
     554:	227f      	movs	r2, #127	; 0x7f
     556:	4b27      	ldr	r3, [pc, #156]	; (5f4 <display+0xa0>)
     558:	609a      	str	r2, [r3, #8]
	if (n == 0){ // port outputs to display 0 on the 7-segment display
     55a:	2800      	cmp	r0, #0
     55c:	d104      	bne.n	568 <display+0x14>
		porB -> OUTCLR.reg = PORT_PB00 | PORT_PB01 | PORT_PB02 | PORT_PB03 | PORT_PB04 | PORT_PB05;
     55e:	3a40      	subs	r2, #64	; 0x40
     560:	615a      	str	r2, [r3, #20]
		porB -> OUTSET.reg = PORT_PB06;
     562:	3201      	adds	r2, #1
     564:	619a      	str	r2, [r3, #24]
     566:	e00f      	b.n	588 <display+0x34>
	}
	if (n == 1){
     568:	2801      	cmp	r0, #1
     56a:	d105      	bne.n	578 <display+0x24>
		porB -> OUTCLR.reg = PORT_PB01 | PORT_PB02 ;
     56c:	4b21      	ldr	r3, [pc, #132]	; (5f4 <display+0xa0>)
     56e:	2206      	movs	r2, #6
     570:	615a      	str	r2, [r3, #20]
		porB -> OUTSET.reg = PORT_PB00 | PORT_PB03| PORT_PB04 | PORT_PB05 | PORT_PB06;
     572:	3273      	adds	r2, #115	; 0x73
     574:	619a      	str	r2, [r3, #24]
     576:	e00f      	b.n	598 <display+0x44>
	}
	if (n == 2){
     578:	2802      	cmp	r0, #2
     57a:	d105      	bne.n	588 <display+0x34>
		porB -> OUTCLR.reg = PORT_PB00 | PORT_PB01 | PORT_PB03 | PORT_PB04 | PORT_PB06;
     57c:	4b1d      	ldr	r3, [pc, #116]	; (5f4 <display+0xa0>)
     57e:	225b      	movs	r2, #91	; 0x5b
     580:	615a      	str	r2, [r3, #20]
		porB -> OUTSET.reg = PORT_PB02 | PORT_PB05;
     582:	3a37      	subs	r2, #55	; 0x37
     584:	619a      	str	r2, [r3, #24]
     586:	e00f      	b.n	5a8 <display+0x54>
	}
	if (n == 3){
     588:	2803      	cmp	r0, #3
     58a:	d105      	bne.n	598 <display+0x44>
		porB -> OUTCLR.reg = PORT_PB00 | PORT_PB01 | PORT_PB02 | PORT_PB03 | PORT_PB06;
     58c:	4b19      	ldr	r3, [pc, #100]	; (5f4 <display+0xa0>)
     58e:	224f      	movs	r2, #79	; 0x4f
     590:	615a      	str	r2, [r3, #20]
		porB -> OUTSET.reg = PORT_PB04 | PORT_PB05;
     592:	3a1f      	subs	r2, #31
     594:	619a      	str	r2, [r3, #24]
     596:	e00f      	b.n	5b8 <display+0x64>
	}
	if (n == 4){
     598:	2804      	cmp	r0, #4
     59a:	d105      	bne.n	5a8 <display+0x54>
		porB -> OUTCLR.reg = PORT_PB01 | PORT_PB02 | PORT_PB05 | PORT_PB06;
     59c:	4b15      	ldr	r3, [pc, #84]	; (5f4 <display+0xa0>)
     59e:	2266      	movs	r2, #102	; 0x66
     5a0:	615a      	str	r2, [r3, #20]
		porB -> OUTSET.reg = PORT_PB00 | PORT_PB03 | PORT_PB04;
     5a2:	3a4d      	subs	r2, #77	; 0x4d
     5a4:	619a      	str	r2, [r3, #24]
     5a6:	e00f      	b.n	5c8 <display+0x74>
	}
	if (n == 5){
     5a8:	2805      	cmp	r0, #5
     5aa:	d105      	bne.n	5b8 <display+0x64>
		porB -> OUTSET.reg = PORT_PB01 | PORT_PB04 | PORT_PB07;
     5ac:	4b11      	ldr	r3, [pc, #68]	; (5f4 <display+0xa0>)
     5ae:	2292      	movs	r2, #146	; 0x92
     5b0:	619a      	str	r2, [r3, #24]
		porB -> OUTCLR.reg = PORT_PB00 | PORT_PB02 | PORT_PB03 | PORT_PB05 | PORT_PB06;
     5b2:	3a25      	subs	r2, #37	; 0x25
     5b4:	615a      	str	r2, [r3, #20]
     5b6:	e00f      	b.n	5d8 <display+0x84>
	}
	if (n == 6){
     5b8:	2806      	cmp	r0, #6
     5ba:	d105      	bne.n	5c8 <display+0x74>
		porB -> OUTCLR.reg = PORT_PB00 | PORT_PB02 | PORT_PB03 | PORT_PB04 | PORT_PB05 | PORT_PB06;
     5bc:	4b0d      	ldr	r3, [pc, #52]	; (5f4 <display+0xa0>)
     5be:	227d      	movs	r2, #125	; 0x7d
     5c0:	615a      	str	r2, [r3, #20]
		porB -> OUTSET.reg = PORT_PB01;
     5c2:	3a7b      	subs	r2, #123	; 0x7b
     5c4:	619a      	str	r2, [r3, #24]
     5c6:	e00d      	b.n	5e4 <display+0x90>
	}
	if (n == 7){
     5c8:	2807      	cmp	r0, #7
     5ca:	d105      	bne.n	5d8 <display+0x84>
		porB -> OUTCLR.reg = PORT_PB00 | PORT_PB01 | PORT_PB02;
     5cc:	4b09      	ldr	r3, [pc, #36]	; (5f4 <display+0xa0>)
     5ce:	2207      	movs	r2, #7
     5d0:	615a      	str	r2, [r3, #20]
		porB -> OUTSET.reg = PORT_PB03 | PORT_PB04 | PORT_PB05 | PORT_PB06;
     5d2:	3271      	adds	r2, #113	; 0x71
     5d4:	619a      	str	r2, [r3, #24]
     5d6:	e00c      	b.n	5f2 <display+0x9e>
	}
	if (n == 8){
     5d8:	2808      	cmp	r0, #8
     5da:	d103      	bne.n	5e4 <display+0x90>
		porB -> OUTCLR.reg = PORT_PB00 | PORT_PB01 | PORT_PB02 | PORT_PB03 | PORT_PB04 | PORT_PB05 | PORT_PB06;
     5dc:	227f      	movs	r2, #127	; 0x7f
     5de:	4b05      	ldr	r3, [pc, #20]	; (5f4 <display+0xa0>)
     5e0:	615a      	str	r2, [r3, #20]
     5e2:	e006      	b.n	5f2 <display+0x9e>
	}
	if (n == 9){
     5e4:	2809      	cmp	r0, #9
     5e6:	d104      	bne.n	5f2 <display+0x9e>
		porB -> OUTCLR.reg = PORT_PB00 | PORT_PB01 | PORT_PB02 | PORT_PB05 | PORT_PB06;
     5e8:	4b02      	ldr	r3, [pc, #8]	; (5f4 <display+0xa0>)
     5ea:	2267      	movs	r2, #103	; 0x67
     5ec:	615a      	str	r2, [r3, #20]
		porB -> OUTSET.reg = PORT_PB03 | PORT_PB04;
     5ee:	3a4f      	subs	r2, #79	; 0x4f
     5f0:	619a      	str	r2, [r3, #24]
	}
	return;
}
     5f2:	4770      	bx	lr
     5f4:	41004480 	.word	0x41004480

000005f8 <enable_eic_clock>:


void enable_eic_clock(void){
	PM->APBAMASK.reg |= 1u << 6;  	// PM_APBAMASK EIC is in the bit 6 position (page 121)
     5f8:	4a06      	ldr	r2, [pc, #24]	; (614 <enable_eic_clock+0x1c>)
     5fa:	6991      	ldr	r1, [r2, #24]
     5fc:	2340      	movs	r3, #64	; 0x40
     5fe:	430b      	orrs	r3, r1
     600:	6193      	str	r3, [r2, #24]
	uint32_t temp= 0x03;   		// ID for eic is 0x03  (see table 14-2, page 91)
	temp |= 0<<8;         			//  Selection Generic clock generator 0
	GCLK->CLKCTRL.reg=temp;   		//  Setup in the CLKCTRL register
     602:	4b05      	ldr	r3, [pc, #20]	; (618 <enable_eic_clock+0x20>)
     604:	2203      	movs	r2, #3
     606:	805a      	strh	r2, [r3, #2]
	GCLK->CLKCTRL.reg |= 0x1u << 14;    	// enable it.
     608:	8859      	ldrh	r1, [r3, #2]
     60a:	2280      	movs	r2, #128	; 0x80
     60c:	01d2      	lsls	r2, r2, #7
     60e:	430a      	orrs	r2, r1
     610:	805a      	strh	r2, [r3, #2]
}
     612:	4770      	bx	lr
     614:	40000400 	.word	0x40000400
     618:	40000c00 	.word	0x40000c00

0000061c <configure_eic>:

// EIC register table page 245
void configure_eic(void){
	EIC ->CTRL.reg = 0x0; // disable eic
     61c:	4b09      	ldr	r3, [pc, #36]	; (644 <configure_eic+0x28>)
     61e:	2200      	movs	r2, #0
     620:	701a      	strb	r2, [r3, #0]
	EIC ->INTENSET.bit.EXTINT8 = 1; // enable interrupt 8 for PA28
     622:	68da      	ldr	r2, [r3, #12]
     624:	2180      	movs	r1, #128	; 0x80
     626:	0049      	lsls	r1, r1, #1
     628:	430a      	orrs	r2, r1
     62a:	60da      	str	r2, [r3, #12]
	EIC ->CONFIG[1].bit.SENSE0 = 1; // set to trigger on rising edge
     62c:	69da      	ldr	r2, [r3, #28]
     62e:	39f9      	subs	r1, #249	; 0xf9
     630:	438a      	bics	r2, r1
     632:	3906      	subs	r1, #6
     634:	430a      	orrs	r2, r1
     636:	61da      	str	r2, [r3, #28]
	//EIC ->EVCTRL.bit.EXTINTEO8 = 1;
	//EIC ->WAKEUP.bit.WAKEUPEN8 = 1;
	EIC ->CTRL.reg |= 0x2; // enable eic
     638:	7819      	ldrb	r1, [r3, #0]
     63a:	2202      	movs	r2, #2
     63c:	430a      	orrs	r2, r1
     63e:	701a      	strb	r2, [r3, #0]
}
     640:	4770      	bx	lr
     642:	46c0      	nop			; (mov r8, r8)
     644:	40001800 	.word	0x40001800

00000648 <EIC_Handler>:

void EIC_Handler(void){
	Port *ports = PORT_INSTS;
	PortGroup *porB = &(ports->Group[1]);

	if (porB->IN.reg & (1u << 14)){eiccount--;} // if phase B is high while A is high count down
     648:	4b09      	ldr	r3, [pc, #36]	; (670 <EIC_Handler+0x28>)
     64a:	6a1b      	ldr	r3, [r3, #32]
     64c:	045b      	lsls	r3, r3, #17
     64e:	d504      	bpl.n	65a <EIC_Handler+0x12>
     650:	4a08      	ldr	r2, [pc, #32]	; (674 <EIC_Handler+0x2c>)
     652:	6813      	ldr	r3, [r2, #0]
     654:	3b01      	subs	r3, #1
     656:	6013      	str	r3, [r2, #0]
     658:	e003      	b.n	662 <EIC_Handler+0x1a>
	else{eiccount++;} // if phase B is low while A is high count up
     65a:	4a06      	ldr	r2, [pc, #24]	; (674 <EIC_Handler+0x2c>)
     65c:	6813      	ldr	r3, [r2, #0]
     65e:	3301      	adds	r3, #1
     660:	6013      	str	r3, [r2, #0]

	EIC ->INTFLAG.bit.EXTINT8 = 1; // clear eic interrupt flag
     662:	4a05      	ldr	r2, [pc, #20]	; (678 <EIC_Handler+0x30>)
     664:	6913      	ldr	r3, [r2, #16]
     666:	2180      	movs	r1, #128	; 0x80
     668:	0049      	lsls	r1, r1, #1
     66a:	430b      	orrs	r3, r1
     66c:	6113      	str	r3, [r2, #16]
}
     66e:	4770      	bx	lr
     670:	41004480 	.word	0x41004480
     674:	20000070 	.word	0x20000070
     678:	40001800 	.word	0x40001800

0000067c <TC2_Handler>:

//used table 5-1 (Page 11) to find which TC number to use
void TC2_Handler(void){
     67c:	b5f0      	push	{r4, r5, r6, r7, lr}
     67e:	4657      	mov	r7, sl
     680:	464e      	mov	r6, r9
     682:	4645      	mov	r5, r8
     684:	b4e0      	push	{r5, r6, r7}
     686:	b082      	sub	sp, #8
	//Speed calculation portion
	if (eiccount < 0){eiccounttemp = eiccount*-1;} // make count positive
     688:	4b29      	ldr	r3, [pc, #164]	; (730 <TC2_Handler+0xb4>)
     68a:	681b      	ldr	r3, [r3, #0]
     68c:	2b00      	cmp	r3, #0
     68e:	da05      	bge.n	69c <TC2_Handler+0x20>
     690:	4b27      	ldr	r3, [pc, #156]	; (730 <TC2_Handler+0xb4>)
     692:	681b      	ldr	r3, [r3, #0]
     694:	425b      	negs	r3, r3
     696:	4a27      	ldr	r2, [pc, #156]	; (734 <TC2_Handler+0xb8>)
     698:	6013      	str	r3, [r2, #0]
     69a:	e003      	b.n	6a4 <TC2_Handler+0x28>
	else {eiccounttemp = eiccount;}
     69c:	4b24      	ldr	r3, [pc, #144]	; (730 <TC2_Handler+0xb4>)
     69e:	681a      	ldr	r2, [r3, #0]
     6a0:	4b24      	ldr	r3, [pc, #144]	; (734 <TC2_Handler+0xb8>)
     6a2:	601a      	str	r2, [r3, #0]
	revolutions = eiccounttemp*30.0; // (eiccount/(400 per rev))*(200 samples/sec)*(60secs)
     6a4:	4d23      	ldr	r5, [pc, #140]	; (734 <TC2_Handler+0xb8>)
     6a6:	6828      	ldr	r0, [r5, #0]
     6a8:	4b23      	ldr	r3, [pc, #140]	; (738 <TC2_Handler+0xbc>)
     6aa:	4798      	blx	r3
     6ac:	4c23      	ldr	r4, [pc, #140]	; (73c <TC2_Handler+0xc0>)
     6ae:	2200      	movs	r2, #0
     6b0:	4b23      	ldr	r3, [pc, #140]	; (740 <TC2_Handler+0xc4>)
     6b2:	47a0      	blx	r4
     6b4:	4b23      	ldr	r3, [pc, #140]	; (744 <TC2_Handler+0xc8>)
     6b6:	4698      	mov	r8, r3
     6b8:	4798      	blx	r3
     6ba:	4b23      	ldr	r3, [pc, #140]	; (748 <TC2_Handler+0xcc>)
     6bc:	6018      	str	r0, [r3, #0]
	speed = revolutions;
     6be:	4b23      	ldr	r3, [pc, #140]	; (74c <TC2_Handler+0xd0>)
     6c0:	6018      	str	r0, [r3, #0]
	eiccount = 0; // reset count
     6c2:	2200      	movs	r2, #0
     6c4:	491a      	ldr	r1, [pc, #104]	; (730 <TC2_Handler+0xb4>)
     6c6:	600a      	str	r2, [r1, #0]
	eiccounttemp = 0; // reset temporary count
     6c8:	602a      	str	r2, [r5, #0]
	u = speed;
     6ca:	681b      	ldr	r3, [r3, #0]
     6cc:	4e20      	ldr	r6, [pc, #128]	; (750 <TC2_Handler+0xd4>)
     6ce:	6033      	str	r3, [r6, #0]

	///////////////////////////////////////////////////////////////
	// Filter equation portion
	y = 0.9691*y1 + 0.03093*u1; // first order low pas filter function
     6d0:	4f20      	ldr	r7, [pc, #128]	; (754 <TC2_Handler+0xd8>)
     6d2:	6838      	ldr	r0, [r7, #0]
     6d4:	4d20      	ldr	r5, [pc, #128]	; (758 <TC2_Handler+0xdc>)
     6d6:	682b      	ldr	r3, [r5, #0]
     6d8:	469a      	mov	sl, r3
     6da:	4b20      	ldr	r3, [pc, #128]	; (75c <TC2_Handler+0xe0>)
     6dc:	4699      	mov	r9, r3
     6de:	4798      	blx	r3
     6e0:	4a1f      	ldr	r2, [pc, #124]	; (760 <TC2_Handler+0xe4>)
     6e2:	4b20      	ldr	r3, [pc, #128]	; (764 <TC2_Handler+0xe8>)
     6e4:	47a0      	blx	r4
     6e6:	9000      	str	r0, [sp, #0]
     6e8:	9101      	str	r1, [sp, #4]
     6ea:	4650      	mov	r0, sl
     6ec:	47c8      	blx	r9
     6ee:	4a1e      	ldr	r2, [pc, #120]	; (768 <TC2_Handler+0xec>)
     6f0:	4b1e      	ldr	r3, [pc, #120]	; (76c <TC2_Handler+0xf0>)
     6f2:	47a0      	blx	r4
     6f4:	0002      	movs	r2, r0
     6f6:	000b      	movs	r3, r1
     6f8:	9800      	ldr	r0, [sp, #0]
     6fa:	9901      	ldr	r1, [sp, #4]
     6fc:	4c1c      	ldr	r4, [pc, #112]	; (770 <TC2_Handler+0xf4>)
     6fe:	47a0      	blx	r4
     700:	47c0      	blx	r8
     702:	4b1c      	ldr	r3, [pc, #112]	; (774 <TC2_Handler+0xf8>)
     704:	6018      	str	r0, [r3, #0]
	y1 = y;
     706:	681a      	ldr	r2, [r3, #0]
     708:	603a      	str	r2, [r7, #0]
	u1 = u;
     70a:	6832      	ldr	r2, [r6, #0]
     70c:	602a      	str	r2, [r5, #0]

	filterspeed = y; // update rpm
     70e:	6818      	ldr	r0, [r3, #0]
     710:	4b19      	ldr	r3, [pc, #100]	; (778 <TC2_Handler+0xfc>)
     712:	4798      	blx	r3
     714:	4b19      	ldr	r3, [pc, #100]	; (77c <TC2_Handler+0x100>)
     716:	6018      	str	r0, [r3, #0]

	///////////////////////////////////////////////////////////////
	tc2 ->COUNT8.INTFLAG.bit.OVF = 0x1;
     718:	4b19      	ldr	r3, [pc, #100]	; (780 <TC2_Handler+0x104>)
     71a:	681a      	ldr	r2, [r3, #0]
     71c:	7b91      	ldrb	r1, [r2, #14]
     71e:	2301      	movs	r3, #1
     720:	430b      	orrs	r3, r1
     722:	7393      	strb	r3, [r2, #14]
}
     724:	b002      	add	sp, #8
     726:	bc1c      	pop	{r2, r3, r4}
     728:	4690      	mov	r8, r2
     72a:	4699      	mov	r9, r3
     72c:	46a2      	mov	sl, r4
     72e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     730:	20000070 	.word	0x20000070
     734:	20000040 	.word	0x20000040
     738:	00002a25 	.word	0x00002a25
     73c:	00002531 	.word	0x00002531
     740:	403e0000 	.word	0x403e0000
     744:	00002b51 	.word	0x00002b51
     748:	20000078 	.word	0x20000078
     74c:	20000074 	.word	0x20000074
     750:	200000a0 	.word	0x200000a0
     754:	200000a4 	.word	0x200000a4
     758:	20000088 	.word	0x20000088
     75c:	00002aa9 	.word	0x00002aa9
     760:	00d1b717 	.word	0x00d1b717
     764:	3fef02de 	.word	0x3fef02de
     768:	29dc725c 	.word	0x29dc725c
     76c:	3f9fac1d 	.word	0x3f9fac1d
     770:	00001ed9 	.word	0x00001ed9
     774:	20000090 	.word	0x20000090
     778:	00001e05 	.word	0x00001e05
     77c:	20000058 	.word	0x20000058
     780:	20000008 	.word	0x20000008

00000784 <enable_interrupt>:
	seg_display();
}

void enable_interrupt(void)
{
	NVIC -> ISER[0] |= (1u << 15) | (1u << 4) |(1u << 16) | (1u << 17); // (table is on page 26)
     784:	4b08      	ldr	r3, [pc, #32]	; (7a8 <enable_interrupt+0x24>)
     786:	681a      	ldr	r2, [r3, #0]
     788:	4908      	ldr	r1, [pc, #32]	; (7ac <enable_interrupt+0x28>)
     78a:	430a      	orrs	r2, r1
     78c:	601a      	str	r2, [r3, #0]
	// tc2 interrupt is bit 15 and eic is bit 4 and tc3 interrupt  is bit 16)
	NVIC -> IP[1] = 0x00000000;				//EIC having the highest priority
     78e:	2100      	movs	r1, #0
     790:	22c1      	movs	r2, #193	; 0xc1
     792:	0092      	lsls	r2, r2, #2
     794:	5099      	str	r1, [r3, r2]
	NVIC -> IP[3] = 0x40000000;
     796:	2180      	movs	r1, #128	; 0x80
     798:	05c9      	lsls	r1, r1, #23
     79a:	3208      	adds	r2, #8
     79c:	5099      	str	r1, [r3, r2]
	NVIC -> IP[4] = 0x0000C080;
     79e:	4904      	ldr	r1, [pc, #16]	; (7b0 <enable_interrupt+0x2c>)
     7a0:	3204      	adds	r2, #4
     7a2:	5099      	str	r1, [r3, r2]
}
     7a4:	4770      	bx	lr
     7a6:	46c0      	nop			; (mov r8, r8)
     7a8:	e000e100 	.word	0xe000e100
     7ac:	00038010 	.word	0x00038010
     7b0:	0000c080 	.word	0x0000c080

000007b4 <enable_ports>:

void enable_ports(void){
     7b4:	b530      	push	{r4, r5, lr}
	Port *ports = PORT_INSTS;
	PortGroup *pora = &(ports->Group[0]);
	PortGroup *porb = &(ports->Group[1]);
	
	//For PWM input
	pora->PINCFG[23].bit.PMUXEN = 0x1;		// set to correct pin configuration
     7b6:	4b14      	ldr	r3, [pc, #80]	; (808 <enable_ports+0x54>)
     7b8:	2057      	movs	r0, #87	; 0x57
     7ba:	5c19      	ldrb	r1, [r3, r0]
     7bc:	2201      	movs	r2, #1
     7be:	4311      	orrs	r1, r2
     7c0:	5419      	strb	r1, [r3, r0]
	pora->PMUX[11].bit.PMUXO = 0x5;			// set to correct peripheral F
     7c2:	213b      	movs	r1, #59	; 0x3b
     7c4:	5c5c      	ldrb	r4, [r3, r1]
     7c6:	3848      	subs	r0, #72	; 0x48
     7c8:	250f      	movs	r5, #15
     7ca:	402c      	ands	r4, r5
     7cc:	2550      	movs	r5, #80	; 0x50
     7ce:	432c      	orrs	r4, r5
     7d0:	545c      	strb	r4, [r3, r1]
	pora->PINCFG[22].bit.PMUXEN = 0x1;		// set to correct pin configuration
     7d2:	2556      	movs	r5, #86	; 0x56
     7d4:	5d5c      	ldrb	r4, [r3, r5]
     7d6:	4314      	orrs	r4, r2
     7d8:	555c      	strb	r4, [r3, r5]
	pora->PMUX[11].bit.PMUXE = 0x5;			// set to correct peripheral F
     7da:	5c5c      	ldrb	r4, [r3, r1]
     7dc:	4384      	bics	r4, r0
     7de:	2505      	movs	r5, #5
     7e0:	432c      	orrs	r4, r5
     7e2:	545c      	strb	r4, [r3, r1]
	////////////////////////////////////////
	// For EIC logic
	pora->PINCFG[28].bit.PMUXEN = 0x1;		// set to correct pin configuration
     7e4:	245c      	movs	r4, #92	; 0x5c
     7e6:	5d19      	ldrb	r1, [r3, r4]
     7e8:	4311      	orrs	r1, r2
     7ea:	5519      	strb	r1, [r3, r4]
	pora->PMUX[14].bit.PMUXE = 0x0;			// set to correct peripheral A for EIC
     7ec:	3c1e      	subs	r4, #30
     7ee:	5d19      	ldrb	r1, [r3, r4]
     7f0:	4381      	bics	r1, r0
     7f2:	5519      	strb	r1, [r3, r4]
	porb->PINCFG[14].bit.PMUXEN = 0x1;		// set to correct pin configuration
     7f4:	0019      	movs	r1, r3
     7f6:	31ce      	adds	r1, #206	; 0xce
     7f8:	780c      	ldrb	r4, [r1, #0]
     7fa:	4322      	orrs	r2, r4
     7fc:	700a      	strb	r2, [r1, #0]
	porb->PMUX[7].bit.PMUXE = 0x0;			// set to correct peripheral A for EIC
     7fe:	33b7      	adds	r3, #183	; 0xb7
     800:	781a      	ldrb	r2, [r3, #0]
     802:	4382      	bics	r2, r0
     804:	701a      	strb	r2, [r3, #0]
}
     806:	bd30      	pop	{r4, r5, pc}
     808:	41004400 	.word	0x41004400

0000080c <enable_tc2_clocks>:

void enable_tc2_clocks(void){
	//For TC2 (filter counter)
	PM->APBCMASK.reg |= 1u << 10;  	// PM_APBCMASK TC2 is in the bit 10 position (page 111)
     80c:	4a07      	ldr	r2, [pc, #28]	; (82c <enable_tc2_clocks+0x20>)
     80e:	6a13      	ldr	r3, [r2, #32]
     810:	2180      	movs	r1, #128	; 0x80
     812:	00c9      	lsls	r1, r1, #3
     814:	430b      	orrs	r3, r1
     816:	6213      	str	r3, [r2, #32]
	
	uint32_t temp= 0x14;   		// ID for tc2 is 0x14  (see table 14-2, page 92)
	temp |= 0<<8;         			//  Selection Generic clock generator 0
	GCLK->CLKCTRL.reg=temp;   		//  Setup in the CLKCTRL register
     818:	4b05      	ldr	r3, [pc, #20]	; (830 <enable_tc2_clocks+0x24>)
     81a:	2214      	movs	r2, #20
     81c:	805a      	strh	r2, [r3, #2]
	GCLK->CLKCTRL.reg |= 0x1u << 14;    	// enable it.
     81e:	8859      	ldrh	r1, [r3, #2]
     820:	2280      	movs	r2, #128	; 0x80
     822:	01d2      	lsls	r2, r2, #7
     824:	430a      	orrs	r2, r1
     826:	805a      	strh	r2, [r3, #2]
}
     828:	4770      	bx	lr
     82a:	46c0      	nop			; (mov r8, r8)
     82c:	40000400 	.word	0x40000400
     830:	40000c00 	.word	0x40000c00

00000834 <enable_tc4_clocks>:

void enable_tc4_clocks(void){
	// For TC4 (PWM)
	PM->APBCMASK.reg |= 1u << 12;  	// PM_APBCMASK TC4 is in the bit 12 position (page 111)
     834:	4a07      	ldr	r2, [pc, #28]	; (854 <enable_tc4_clocks+0x20>)
     836:	6a13      	ldr	r3, [r2, #32]
     838:	2180      	movs	r1, #128	; 0x80
     83a:	0149      	lsls	r1, r1, #5
     83c:	430b      	orrs	r3, r1
     83e:	6213      	str	r3, [r2, #32]
	
	uint32_t temp= 0x15;   		// ID for tc4 is 0x15  (see table 14-2, page 92)
	temp |= 0<<8;         			//  Selection Generic clock generator 0
	GCLK->CLKCTRL.reg=temp;   		//  Setup in the CLKCTRL register
     840:	4b05      	ldr	r3, [pc, #20]	; (858 <enable_tc4_clocks+0x24>)
     842:	2215      	movs	r2, #21
     844:	805a      	strh	r2, [r3, #2]
	GCLK->CLKCTRL.reg |= 0x1u << 14;    	// enable it.
     846:	8859      	ldrh	r1, [r3, #2]
     848:	2280      	movs	r2, #128	; 0x80
     84a:	01d2      	lsls	r2, r2, #7
     84c:	430a      	orrs	r2, r1
     84e:	805a      	strh	r2, [r3, #2]
}
     850:	4770      	bx	lr
     852:	46c0      	nop			; (mov r8, r8)
     854:	40000400 	.word	0x40000400
     858:	40000c00 	.word	0x40000c00

0000085c <enable_tc2>:

/* Configure the basic timer/counter to have a period of________ or a frequency of _________  */
void enable_tc2(void)
{
     85c:	b510      	push	{r4, lr}
	enable_tc2_clocks();	
     85e:	4b16      	ldr	r3, [pc, #88]	; (8b8 <enable_tc2+0x5c>)
     860:	4798      	blx	r3
	// table of registers on page 447
	
	tc2 -> COUNT8.CTRLA.bit.MODE = 0x1; // configure the counter to be 8-bit
     862:	4b16      	ldr	r3, [pc, #88]	; (8bc <enable_tc2+0x60>)
     864:	6818      	ldr	r0, [r3, #0]
     866:	8802      	ldrh	r2, [r0, #0]
     868:	210c      	movs	r1, #12
     86a:	438a      	bics	r2, r1
     86c:	2104      	movs	r1, #4
     86e:	430a      	orrs	r2, r1
     870:	8002      	strh	r2, [r0, #0]
	tc2 -> COUNT8.CTRLA.bit.PRESCALER = 0x6; // divide the clock by 256
     872:	6819      	ldr	r1, [r3, #0]
     874:	8808      	ldrh	r0, [r1, #0]
     876:	4a12      	ldr	r2, [pc, #72]	; (8c0 <enable_tc2+0x64>)
     878:	4002      	ands	r2, r0
     87a:	20c0      	movs	r0, #192	; 0xc0
     87c:	00c0      	lsls	r0, r0, #3
     87e:	4302      	orrs	r2, r0
     880:	800a      	strh	r2, [r1, #0]
	tc2 -> COUNT8.CTRLA.bit.PRESCSYNC = 0x1; // set to PRESC to reset the counter on next prescaler clock
     882:	6819      	ldr	r1, [r3, #0]
     884:	8808      	ldrh	r0, [r1, #0]
     886:	4a0f      	ldr	r2, [pc, #60]	; (8c4 <enable_tc2+0x68>)
     888:	4002      	ands	r2, r0
     88a:	2080      	movs	r0, #128	; 0x80
     88c:	0140      	lsls	r0, r0, #5
     88e:	4302      	orrs	r2, r0
     890:	800a      	strh	r2, [r1, #0]
	tc2 -> COUNT8.CTRLA.bit.WAVEGEN = 0x2; // set the waveform generation operation to NPWM
     892:	6818      	ldr	r0, [r3, #0]
     894:	8802      	ldrh	r2, [r0, #0]
     896:	2160      	movs	r1, #96	; 0x60
     898:	438a      	bics	r2, r1
     89a:	2140      	movs	r1, #64	; 0x40
     89c:	430a      	orrs	r2, r1
     89e:	8002      	strh	r2, [r0, #0]

	tc2 -> COUNT8.PER.reg = 156; // set the period to 156 to get 200Hz sampling rate
     8a0:	681b      	ldr	r3, [r3, #0]
     8a2:	229c      	movs	r2, #156	; 0x9c
     8a4:	751a      	strb	r2, [r3, #20]

	tc2 ->COUNT8.INTENSET.bit.OVF = 0x1;
     8a6:	7b59      	ldrb	r1, [r3, #13]
     8a8:	2201      	movs	r2, #1
     8aa:	430a      	orrs	r2, r1
     8ac:	735a      	strb	r2, [r3, #13]
	/*Enable TC*/
	tc2 -> COUNT8.CTRLA.reg |= 0x2;
     8ae:	8819      	ldrh	r1, [r3, #0]
     8b0:	2202      	movs	r2, #2
     8b2:	430a      	orrs	r2, r1
     8b4:	801a      	strh	r2, [r3, #0]
}
     8b6:	bd10      	pop	{r4, pc}
     8b8:	0000080d 	.word	0x0000080d
     8bc:	20000008 	.word	0x20000008
     8c0:	fffff8ff 	.word	0xfffff8ff
     8c4:	ffffcfff 	.word	0xffffcfff

000008c8 <enable_tc3>:
void enable_tc3(void){
	// table of registers on page 447
		//For TC2 (filter counter)
		PM->APBCMASK.reg |= 1u << 11;  	// PM_APBCMASK TC3 is in the bit 11 position (page 111)
     8c8:	4a1b      	ldr	r2, [pc, #108]	; (938 <enable_tc3+0x70>)
     8ca:	6a13      	ldr	r3, [r2, #32]
     8cc:	2180      	movs	r1, #128	; 0x80
     8ce:	0109      	lsls	r1, r1, #4
     8d0:	430b      	orrs	r3, r1
     8d2:	6213      	str	r3, [r2, #32]
		
		uint32_t temp= 0x14;   		// ID for tc2 is 0x14  (see table 14-2, page 92)
		temp |= 0<<8;         			//  Selection Generic clock generator 0
		GCLK->CLKCTRL.reg=temp;   		//  Setup in the CLKCTRL register
     8d4:	4b19      	ldr	r3, [pc, #100]	; (93c <enable_tc3+0x74>)
     8d6:	2214      	movs	r2, #20
     8d8:	805a      	strh	r2, [r3, #2]
		GCLK->CLKCTRL.reg |= 0x1u << 14;    	// enable it.
     8da:	8859      	ldrh	r1, [r3, #2]
     8dc:	2280      	movs	r2, #128	; 0x80
     8de:	01d2      	lsls	r2, r2, #7
     8e0:	430a      	orrs	r2, r1
     8e2:	805a      	strh	r2, [r3, #2]
		
	tc3 -> COUNT8.CTRLA.bit.MODE = 0x1; // configure the counter to be 8-bit
     8e4:	4b16      	ldr	r3, [pc, #88]	; (940 <enable_tc3+0x78>)
     8e6:	6818      	ldr	r0, [r3, #0]
     8e8:	8802      	ldrh	r2, [r0, #0]
     8ea:	210c      	movs	r1, #12
     8ec:	438a      	bics	r2, r1
     8ee:	2104      	movs	r1, #4
     8f0:	430a      	orrs	r2, r1
     8f2:	8002      	strh	r2, [r0, #0]
	tc3 -> COUNT8.CTRLA.bit.PRESCALER = 0x7; // divide the clock by 1024
     8f4:	6819      	ldr	r1, [r3, #0]
     8f6:	880a      	ldrh	r2, [r1, #0]
     8f8:	20e0      	movs	r0, #224	; 0xe0
     8fa:	00c0      	lsls	r0, r0, #3
     8fc:	4302      	orrs	r2, r0
     8fe:	800a      	strh	r2, [r1, #0]
	tc3 -> COUNT8.CTRLA.bit.PRESCSYNC = 0x1; // set to PRESC to reset the counter on next prescaler clock
     900:	6819      	ldr	r1, [r3, #0]
     902:	8808      	ldrh	r0, [r1, #0]
     904:	4a0f      	ldr	r2, [pc, #60]	; (944 <enable_tc3+0x7c>)
     906:	4002      	ands	r2, r0
     908:	2080      	movs	r0, #128	; 0x80
     90a:	0140      	lsls	r0, r0, #5
     90c:	4302      	orrs	r2, r0
     90e:	800a      	strh	r2, [r1, #0]
	tc3 -> COUNT8.CTRLA.bit.WAVEGEN = 0x2; // set the waveform generation operation to NPWM
     910:	6818      	ldr	r0, [r3, #0]
     912:	8802      	ldrh	r2, [r0, #0]
     914:	2160      	movs	r1, #96	; 0x60
     916:	438a      	bics	r2, r1
     918:	2140      	movs	r1, #64	; 0x40
     91a:	430a      	orrs	r2, r1
     91c:	8002      	strh	r2, [r0, #0]

	tc3 -> COUNT8.PER.reg = 130; // set the period to 130 to get 60Hz sampling rate
     91e:	681b      	ldr	r3, [r3, #0]
     920:	2282      	movs	r2, #130	; 0x82
     922:	751a      	strb	r2, [r3, #20]

	tc3 ->COUNT8.INTENSET.bit.OVF = 0x1;
     924:	7b59      	ldrb	r1, [r3, #13]
     926:	2201      	movs	r2, #1
     928:	430a      	orrs	r2, r1
     92a:	735a      	strb	r2, [r3, #13]
	/*Enable TC*/
	tc3 -> COUNT8.CTRLA.reg |= 0x2;
     92c:	8819      	ldrh	r1, [r3, #0]
     92e:	2202      	movs	r2, #2
     930:	430a      	orrs	r2, r1
     932:	801a      	strh	r2, [r3, #0]
}
     934:	4770      	bx	lr
     936:	46c0      	nop			; (mov r8, r8)
     938:	40000400 	.word	0x40000400
     93c:	40000c00 	.word	0x40000c00
     940:	20000018 	.word	0x20000018
     944:	ffffcfff 	.word	0xffffcfff

00000948 <enable_tc4>:

void enable_tc4(void){
     948:	b510      	push	{r4, lr}
	enable_tc4_clocks();
     94a:	4b13      	ldr	r3, [pc, #76]	; (998 <enable_tc4+0x50>)
     94c:	4798      	blx	r3
	tc4 -> COUNT8.CTRLA.bit.MODE = 0x1; // configure the counter to be 8-bit
     94e:	4b13      	ldr	r3, [pc, #76]	; (99c <enable_tc4+0x54>)
     950:	6818      	ldr	r0, [r3, #0]
     952:	8802      	ldrh	r2, [r0, #0]
     954:	210c      	movs	r1, #12
     956:	438a      	bics	r2, r1
     958:	2104      	movs	r1, #4
     95a:	430a      	orrs	r2, r1
     95c:	8002      	strh	r2, [r0, #0]
	tc4 -> COUNT8.CTRLA.bit.PRESCALER = 0x0; // divide the clock by 1
     95e:	6819      	ldr	r1, [r3, #0]
     960:	8808      	ldrh	r0, [r1, #0]
     962:	4a0f      	ldr	r2, [pc, #60]	; (9a0 <enable_tc4+0x58>)
     964:	4002      	ands	r2, r0
     966:	800a      	strh	r2, [r1, #0]
	tc4 -> COUNT8.CTRLA.bit.PRESCSYNC = 0x1; // set to PRESC to reset the counter on next prescaler clock
     968:	6819      	ldr	r1, [r3, #0]
     96a:	8808      	ldrh	r0, [r1, #0]
     96c:	4a0d      	ldr	r2, [pc, #52]	; (9a4 <enable_tc4+0x5c>)
     96e:	4002      	ands	r2, r0
     970:	2080      	movs	r0, #128	; 0x80
     972:	0140      	lsls	r0, r0, #5
     974:	4302      	orrs	r2, r0
     976:	800a      	strh	r2, [r1, #0]
	tc4 -> COUNT8.CTRLA.bit.WAVEGEN = 0x2; // set the waveform generation operation to NPWM
     978:	6818      	ldr	r0, [r3, #0]
     97a:	8802      	ldrh	r2, [r0, #0]
     97c:	2160      	movs	r1, #96	; 0x60
     97e:	438a      	bics	r2, r1
     980:	2140      	movs	r1, #64	; 0x40
     982:	430a      	orrs	r2, r1
     984:	8002      	strh	r2, [r0, #0]
	/* Write a suitable value to fix duty cycle and period.*/
	tc4 -> COUNT8.PER.reg = 255; // set the counter to count up to 255
     986:	681b      	ldr	r3, [r3, #0]
     988:	22ff      	movs	r2, #255	; 0xff
     98a:	751a      	strb	r2, [r3, #20]

	tc4 -> COUNT8.CTRLA.reg |= 0x2;
     98c:	8819      	ldrh	r1, [r3, #0]
     98e:	3afd      	subs	r2, #253	; 0xfd
     990:	430a      	orrs	r2, r1
     992:	801a      	strh	r2, [r3, #0]
}
     994:	bd10      	pop	{r4, pc}
     996:	46c0      	nop			; (mov r8, r8)
     998:	00000835 	.word	0x00000835
     99c:	2000000c 	.word	0x2000000c
     9a0:	fffff8ff 	.word	0xfffff8ff
     9a4:	ffffcfff 	.word	0xffffcfff

000009a8 <wait>:

void wait(int t)
{
	count = 0;
     9a8:	4a07      	ldr	r2, [pc, #28]	; (9c8 <wait+0x20>)
     9aa:	2300      	movs	r3, #0
     9ac:	6013      	str	r3, [r2, #0]
	while (count < t*1000)
     9ae:	23fa      	movs	r3, #250	; 0xfa
     9b0:	009b      	lsls	r3, r3, #2
     9b2:	4358      	muls	r0, r3
     9b4:	6813      	ldr	r3, [r2, #0]
     9b6:	4298      	cmp	r0, r3
     9b8:	dd05      	ble.n	9c6 <wait+0x1e>
	{
		count++;
     9ba:	6813      	ldr	r3, [r2, #0]
     9bc:	3301      	adds	r3, #1
     9be:	6013      	str	r3, [r2, #0]
}

void wait(int t)
{
	count = 0;
	while (count < t*1000)
     9c0:	6813      	ldr	r3, [r2, #0]
     9c2:	4283      	cmp	r3, r0
     9c4:	dbf9      	blt.n	9ba <wait+0x12>
	{
		count++;
	}
}
     9c6:	4770      	bx	lr
     9c8:	2000004c 	.word	0x2000004c

000009cc <seg_display>:
	integral += (1/60.0)*error;
	value = (Kp*error) + (Ki*integral);
	inc -= 4;  // decrease inc to slow down motor
}

void seg_display(void){
     9cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     9ce:	465f      	mov	r7, fp
     9d0:	4656      	mov	r6, sl
     9d2:	464d      	mov	r5, r9
     9d4:	4644      	mov	r4, r8
     9d6:	b4f0      	push	{r4, r5, r6, r7}
	Port *ports = PORT_INSTS;
	PortGroup *porA = &(ports->Group[0]);
	PortGroup *porB = &(ports->Group[1]);

	displayvalue = filterspeed;
     9d8:	4b31      	ldr	r3, [pc, #196]	; (aa0 <seg_display+0xd4>)
     9da:	681b      	ldr	r3, [r3, #0]
     9dc:	4e31      	ldr	r6, [pc, #196]	; (aa4 <seg_display+0xd8>)
     9de:	6033      	str	r3, [r6, #0]
	porA -> OUTCLR.reg = PORT_PA07; // activate top row of keys
     9e0:	4d31      	ldr	r5, [pc, #196]	; (aa8 <seg_display+0xdc>)
     9e2:	2780      	movs	r7, #128	; 0x80
     9e4:	616f      	str	r7, [r5, #20]
	porA -> OUTSET.reg = PORT_PA04 | PORT_PA05 | PORT_PA06;
     9e6:	2370      	movs	r3, #112	; 0x70
     9e8:	61ab      	str	r3, [r5, #24]
	porB -> OUTCLR.reg = PORT_PB07;
     9ea:	3310      	adds	r3, #16
     9ec:	469a      	mov	sl, r3
     9ee:	44aa      	add	sl, r5
     9f0:	4653      	mov	r3, sl
     9f2:	615f      	str	r7, [r3, #20]
	number[3] = displayvalue/1000;
     9f4:	6830      	ldr	r0, [r6, #0]
     9f6:	4b2d      	ldr	r3, [pc, #180]	; (aac <seg_display+0xe0>)
     9f8:	469b      	mov	fp, r3
     9fa:	21fa      	movs	r1, #250	; 0xfa
     9fc:	0089      	lsls	r1, r1, #2
     9fe:	4798      	blx	r3
     a00:	4c2b      	ldr	r4, [pc, #172]	; (ab0 <seg_display+0xe4>)
     a02:	60e0      	str	r0, [r4, #12]
	display(number[3]);
     a04:	4b2b      	ldr	r3, [pc, #172]	; (ab4 <seg_display+0xe8>)
     a06:	4699      	mov	r9, r3
     a08:	4798      	blx	r3
	wait(1);
     a0a:	2001      	movs	r0, #1
     a0c:	4b2a      	ldr	r3, [pc, #168]	; (ab8 <seg_display+0xec>)
     a0e:	4698      	mov	r8, r3
     a10:	4798      	blx	r3
	porA -> OUTCLR.reg = PORT_PA06;
     a12:	2340      	movs	r3, #64	; 0x40
     a14:	616b      	str	r3, [r5, #20]
	porA -> OUTSET.reg = PORT_PA04 | PORT_PA05 | PORT_PA07;
     a16:	3370      	adds	r3, #112	; 0x70
     a18:	61ab      	str	r3, [r5, #24]
	porB -> OUTSET.reg = PORT_PB07;
     a1a:	4653      	mov	r3, sl
     a1c:	619f      	str	r7, [r3, #24]
	number[2] = (displayvalue - (number[3] * 1000)) / 100;
     a1e:	6833      	ldr	r3, [r6, #0]
     a20:	4826      	ldr	r0, [pc, #152]	; (abc <seg_display+0xf0>)
     a22:	68e2      	ldr	r2, [r4, #12]
     a24:	4350      	muls	r0, r2
     a26:	18c0      	adds	r0, r0, r3
     a28:	2164      	movs	r1, #100	; 0x64
     a2a:	47d8      	blx	fp
     a2c:	60a0      	str	r0, [r4, #8]
	display(number[2]);
     a2e:	47c8      	blx	r9
	wait(1);
     a30:	2001      	movs	r0, #1
     a32:	47c0      	blx	r8
	porA -> OUTCLR.reg = PORT_PA05;
     a34:	2320      	movs	r3, #32
     a36:	616b      	str	r3, [r5, #20]
	porA -> OUTSET.reg = PORT_PA04 | PORT_PA07 | PORT_PA06;
     a38:	33b0      	adds	r3, #176	; 0xb0
     a3a:	61ab      	str	r3, [r5, #24]
	porB -> OUTSET.reg = PORT_PB07;
     a3c:	4653      	mov	r3, sl
     a3e:	619f      	str	r7, [r3, #24]
	number[1] = (displayvalue - (number[3] * 1000) - (number[2] * 100)) / 10;
     a40:	6833      	ldr	r3, [r6, #0]
     a42:	481e      	ldr	r0, [pc, #120]	; (abc <seg_display+0xf0>)
     a44:	68e2      	ldr	r2, [r4, #12]
     a46:	4350      	muls	r0, r2
     a48:	18c0      	adds	r0, r0, r3
     a4a:	2364      	movs	r3, #100	; 0x64
     a4c:	425b      	negs	r3, r3
     a4e:	68a2      	ldr	r2, [r4, #8]
     a50:	4353      	muls	r3, r2
     a52:	18c0      	adds	r0, r0, r3
     a54:	210a      	movs	r1, #10
     a56:	47d8      	blx	fp
     a58:	6060      	str	r0, [r4, #4]
	display(number[1]);
     a5a:	47c8      	blx	r9
	wait(1);
     a5c:	2001      	movs	r0, #1
     a5e:	47c0      	blx	r8
	porA -> OUTCLR.reg = PORT_PA04;
     a60:	2310      	movs	r3, #16
     a62:	616b      	str	r3, [r5, #20]
	porA -> OUTSET.reg = PORT_PA07 | PORT_PA05 | PORT_PA06;
     a64:	33d0      	adds	r3, #208	; 0xd0
     a66:	61ab      	str	r3, [r5, #24]
	porB -> OUTSET.reg = PORT_PB07;
     a68:	4653      	mov	r3, sl
     a6a:	619f      	str	r7, [r3, #24]
	number[0] = (displayvalue - (number[3] * 1000) - (number[2] * 100) - (number[1] * 10));
     a6c:	6833      	ldr	r3, [r6, #0]
     a6e:	4813      	ldr	r0, [pc, #76]	; (abc <seg_display+0xf0>)
     a70:	68e2      	ldr	r2, [r4, #12]
     a72:	4350      	muls	r0, r2
     a74:	18c0      	adds	r0, r0, r3
     a76:	2364      	movs	r3, #100	; 0x64
     a78:	425b      	negs	r3, r3
     a7a:	68a2      	ldr	r2, [r4, #8]
     a7c:	4353      	muls	r3, r2
     a7e:	18c0      	adds	r0, r0, r3
     a80:	230a      	movs	r3, #10
     a82:	425b      	negs	r3, r3
     a84:	6862      	ldr	r2, [r4, #4]
     a86:	4353      	muls	r3, r2
     a88:	18c0      	adds	r0, r0, r3
     a8a:	6020      	str	r0, [r4, #0]
	display(number[0]);
     a8c:	47c8      	blx	r9
	wait(1);
     a8e:	2001      	movs	r0, #1
     a90:	47c0      	blx	r8
}
     a92:	bc3c      	pop	{r2, r3, r4, r5}
     a94:	4690      	mov	r8, r2
     a96:	4699      	mov	r9, r3
     a98:	46a2      	mov	sl, r4
     a9a:	46ab      	mov	fp, r5
     a9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     a9e:	46c0      	nop			; (mov r8, r8)
     aa0:	20000058 	.word	0x20000058
     aa4:	2000005c 	.word	0x2000005c
     aa8:	41004400 	.word	0x41004400
     aac:	00000fd5 	.word	0x00000fd5
     ab0:	20000060 	.word	0x20000060
     ab4:	00000555 	.word	0x00000555
     ab8:	000009a9 	.word	0x000009a9
     abc:	fffffc18 	.word	0xfffffc18

00000ac0 <Simple_Clk_Init>:
void Simple_Clk_Init(void)
{
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     ac0:	4b16      	ldr	r3, [pc, #88]	; (b1c <Simple_Clk_Init+0x5c>)
     ac2:	22c2      	movs	r2, #194	; 0xc2
     ac4:	00d2      	lsls	r2, r2, #3
     ac6:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     ac8:	4915      	ldr	r1, [pc, #84]	; (b20 <Simple_Clk_Init+0x60>)
     aca:	684a      	ldr	r2, [r1, #4]
     acc:	201e      	movs	r0, #30
     ace:	4382      	bics	r2, r0
     ad0:	604a      	str	r2, [r1, #4]
			SYSCTRL_INTFLAG_DFLLRDY;
			
	system_flash_set_waitstates(0);  		//Clock_flash wait state = 0

	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;      	/* for OSC8M initialization  */
     ad2:	6a1a      	ldr	r2, [r3, #32]

	temp.bit.PRESC    = 0;    			// no divide, i.e., set clock=8Mhz  (see page 170)
	temp.bit.ONDEMAND = 1;    			//  On-demand is true
	temp.bit.RUNSTDBY = 0;    			//  Standby is false
	
	SYSCTRL->OSC8M = temp;
     ad4:	2140      	movs	r1, #64	; 0x40
     ad6:	438a      	bics	r2, r1
     ad8:	3140      	adds	r1, #64	; 0x40
     ada:	430a      	orrs	r2, r1
     adc:	4911      	ldr	r1, [pc, #68]	; (b24 <Simple_Clk_Init+0x64>)
     ade:	400a      	ands	r2, r1
     ae0:	621a      	str	r2, [r3, #32]

	SYSCTRL->OSC8M.reg |= 0x1u << 1;  		// SYSCTRL_OSC8M_ENABLE bit = bit-1 (page 170)
     ae2:	6a19      	ldr	r1, [r3, #32]
     ae4:	2202      	movs	r2, #2
     ae6:	430a      	orrs	r2, r1
     ae8:	621a      	str	r2, [r3, #32]
	
	PM->CPUSEL.reg = (uint32_t)0;    		// CPU and BUS clocks Divide by 1  (see page 110)
     aea:	4b0f      	ldr	r3, [pc, #60]	; (b28 <Simple_Clk_Init+0x68>)
     aec:	2200      	movs	r2, #0
     aee:	721a      	strb	r2, [r3, #8]
	PM->APBASEL.reg = (uint32_t)0;     		// APBA clock 0= Divide by 1  (see page 110)
     af0:	725a      	strb	r2, [r3, #9]
	PM->APBBSEL.reg = (uint32_t)0;     		// APBB clock 0= Divide by 1  (see page 110)
     af2:	729a      	strb	r2, [r3, #10]
	PM->APBCSEL.reg = (uint32_t)0;     		// APBB clock 0= Divide by 1  (see page 110)
     af4:	72da      	strb	r2, [r3, #11]

	PM->APBAMASK.reg |= 01u<<3;   			// Enable Generic clock controller clock (page 127)
     af6:	6999      	ldr	r1, [r3, #24]
     af8:	3208      	adds	r2, #8
     afa:	430a      	orrs	r2, r1
     afc:	619a      	str	r2, [r3, #24]

	/* Software reset Generic clock to ensure it is re-initialized correctly */

	GCLK->CTRL.reg = 0x1u << 0;   			// Reset gen. clock (see page 94)
     afe:	2201      	movs	r2, #1
     b00:	4b0a      	ldr	r3, [pc, #40]	; (b2c <Simple_Clk_Init+0x6c>)
     b02:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & 0x1u ) {  /* Wait for reset to complete */ }
     b04:	0019      	movs	r1, r3
     b06:	780b      	ldrb	r3, [r1, #0]
     b08:	4213      	tst	r3, r2
     b0a:	d1fc      	bne.n	b06 <Simple_Clk_Init+0x46>
	
	// Initialization and enable generic clock #0

	*((uint8_t*)&GCLK->GENDIV.reg) = 0;  		// Select GCLK0 (page 104, Table 14-10)

	GCLK->GENDIV.reg  = 0x0100;   		 	// Divide by 1 for GCLK #0 (page 104)
     b0c:	4b07      	ldr	r3, [pc, #28]	; (b2c <Simple_Clk_Init+0x6c>)
     b0e:	2280      	movs	r2, #128	; 0x80
     b10:	0052      	lsls	r2, r2, #1
     b12:	609a      	str	r2, [r3, #8]

	GCLK->GENCTRL.reg = 0x030600;  		 	// GCLK#0 enable, Source=6(OSC8M), IDC=1 (page 101)
     b14:	4a06      	ldr	r2, [pc, #24]	; (b30 <Simple_Clk_Init+0x70>)
     b16:	605a      	str	r2, [r3, #4]
}
     b18:	4770      	bx	lr
     b1a:	46c0      	nop			; (mov r8, r8)
     b1c:	40000800 	.word	0x40000800
     b20:	41004000 	.word	0x41004000
     b24:	fffffcff 	.word	0xfffffcff
     b28:	40000400 	.word	0x40000400
     b2c:	40000c00 	.word	0x40000c00
     b30:	00030600 	.word	0x00030600

00000b34 <main>:
void verify_release(void); // checks how long a button is released
void get_input(void);
void display_idle(void);
void key_press (void);
int main (void)
{	
     b34:	b510      	push	{r4, lr}
	Simple_Clk_Init();
     b36:	4b0d      	ldr	r3, [pc, #52]	; (b6c <main+0x38>)
     b38:	4798      	blx	r3
	enable_ports();
     b3a:	4b0d      	ldr	r3, [pc, #52]	; (b70 <main+0x3c>)
     b3c:	4798      	blx	r3
	enable_tc2(); // used tc2 for sampling counter
     b3e:	4b0d      	ldr	r3, [pc, #52]	; (b74 <main+0x40>)
     b40:	4798      	blx	r3
	enable_tc4(); // used tc4 for pwm
     b42:	4b0d      	ldr	r3, [pc, #52]	; (b78 <main+0x44>)
     b44:	4798      	blx	r3
	enable_tc3(); // used tc3 rpm calculations
     b46:	4b0d      	ldr	r3, [pc, #52]	; (b7c <main+0x48>)
     b48:	4798      	blx	r3
	enable_eic_clock();
     b4a:	4b0d      	ldr	r3, [pc, #52]	; (b80 <main+0x4c>)
     b4c:	4798      	blx	r3
	configure_eic();
     b4e:	4b0d      	ldr	r3, [pc, #52]	; (b84 <main+0x50>)
     b50:	4798      	blx	r3
	enable_interrupt();
     b52:	4b0d      	ldr	r3, [pc, #52]	; (b88 <main+0x54>)
     b54:	4798      	blx	r3
	
	y=y1=u=u1=0;
     b56:	2300      	movs	r3, #0
     b58:	4a0c      	ldr	r2, [pc, #48]	; (b8c <main+0x58>)
     b5a:	6013      	str	r3, [r2, #0]
     b5c:	4a0c      	ldr	r2, [pc, #48]	; (b90 <main+0x5c>)
     b5e:	6013      	str	r3, [r2, #0]
     b60:	4a0c      	ldr	r2, [pc, #48]	; (b94 <main+0x60>)
     b62:	6013      	str	r3, [r2, #0]
     b64:	4a0c      	ldr	r2, [pc, #48]	; (b98 <main+0x64>)
     b66:	6013      	str	r3, [r2, #0]
     b68:	e7fe      	b.n	b68 <main+0x34>
     b6a:	46c0      	nop			; (mov r8, r8)
     b6c:	00000ac1 	.word	0x00000ac1
     b70:	000007b5 	.word	0x000007b5
     b74:	0000085d 	.word	0x0000085d
     b78:	00000949 	.word	0x00000949
     b7c:	000008c9 	.word	0x000008c9
     b80:	000005f9 	.word	0x000005f9
     b84:	0000061d 	.word	0x0000061d
     b88:	00000785 	.word	0x00000785
     b8c:	20000088 	.word	0x20000088
     b90:	200000a0 	.word	0x200000a0
     b94:	200000a4 	.word	0x200000a4
     b98:	20000090 	.word	0x20000090

00000b9c <verify_release>:


void verify_release(void){
	Port *ports = PORT_INSTS;
	PortGroup *porA = &(ports->Group[0]);
	porA -> DIRCLR.reg = PORT_PA19 | PORT_PA18 | PORT_PA17 | PORT_PA16;
     b9c:	4b26      	ldr	r3, [pc, #152]	; (c38 <verify_release+0x9c>)
     b9e:	22f0      	movs	r2, #240	; 0xf0
     ba0:	0312      	lsls	r2, r2, #12
     ba2:	605a      	str	r2, [r3, #4]
	porA -> PINCFG[19].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     ba4:	2206      	movs	r2, #6
     ba6:	2153      	movs	r1, #83	; 0x53
     ba8:	545a      	strb	r2, [r3, r1]
	porA -> PINCFG[18].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     baa:	3901      	subs	r1, #1
     bac:	545a      	strb	r2, [r3, r1]
	porA -> PINCFG[17].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     bae:	3901      	subs	r1, #1
     bb0:	545a      	strb	r2, [r3, r1]
	porA -> PINCFG[16].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     bb2:	3901      	subs	r1, #1
     bb4:	545a      	strb	r2, [r3, r1]

	a = 0; // zero out checking variable a
     bb6:	2100      	movs	r1, #0
     bb8:	4a20      	ldr	r2, [pc, #128]	; (c3c <verify_release+0xa0>)
     bba:	6011      	str	r1, [r2, #0]
	
	porA -> OUTSET.reg = PORT_PA19;
     bbc:	2280      	movs	r2, #128	; 0x80
     bbe:	0312      	lsls	r2, r2, #12
     bc0:	619a      	str	r2, [r3, #24]
	porA -> OUTCLR.reg = PORT_PA18 | PORT_PA17 | PORT_PA16;
     bc2:	21e0      	movs	r1, #224	; 0xe0
     bc4:	02c9      	lsls	r1, r1, #11
     bc6:	6159      	str	r1, [r3, #20]
	if (porA -> IN.reg & PORT_PA19) {  // check that button is still pressed
     bc8:	6a1b      	ldr	r3, [r3, #32]
     bca:	4213      	tst	r3, r2
     bcc:	d002      	beq.n	bd4 <verify_release+0x38>
		a = 1; // if button is pressed change checking variable a to 1
     bce:	2201      	movs	r2, #1
     bd0:	4b1a      	ldr	r3, [pc, #104]	; (c3c <verify_release+0xa0>)
     bd2:	601a      	str	r2, [r3, #0]
	}
	porA -> OUTSET.reg = PORT_PA18;
     bd4:	4b18      	ldr	r3, [pc, #96]	; (c38 <verify_release+0x9c>)
     bd6:	2280      	movs	r2, #128	; 0x80
     bd8:	02d2      	lsls	r2, r2, #11
     bda:	619a      	str	r2, [r3, #24]
	porA -> OUTCLR.reg = PORT_PA19 | PORT_PA17 | PORT_PA16;
     bdc:	21b0      	movs	r1, #176	; 0xb0
     bde:	0309      	lsls	r1, r1, #12
     be0:	6159      	str	r1, [r3, #20]
	if (porA -> IN.reg & PORT_PA18) {  // check that button is still pressed
     be2:	6a1b      	ldr	r3, [r3, #32]
     be4:	4213      	tst	r3, r2
     be6:	d002      	beq.n	bee <verify_release+0x52>
		a = 1;
     be8:	2201      	movs	r2, #1
     bea:	4b14      	ldr	r3, [pc, #80]	; (c3c <verify_release+0xa0>)
     bec:	601a      	str	r2, [r3, #0]
	}
	porA -> OUTSET.reg = PORT_PA17;
     bee:	4b12      	ldr	r3, [pc, #72]	; (c38 <verify_release+0x9c>)
     bf0:	2280      	movs	r2, #128	; 0x80
     bf2:	0292      	lsls	r2, r2, #10
     bf4:	619a      	str	r2, [r3, #24]
	porA -> OUTCLR.reg = PORT_PA18 | PORT_PA19 | PORT_PA16;
     bf6:	21d0      	movs	r1, #208	; 0xd0
     bf8:	0309      	lsls	r1, r1, #12
     bfa:	6159      	str	r1, [r3, #20]
	if (porA -> IN.reg & PORT_PA17) {  // check that button is still pressed
     bfc:	6a1b      	ldr	r3, [r3, #32]
     bfe:	4213      	tst	r3, r2
     c00:	d002      	beq.n	c08 <verify_release+0x6c>
		a = 1;
     c02:	2201      	movs	r2, #1
     c04:	4b0d      	ldr	r3, [pc, #52]	; (c3c <verify_release+0xa0>)
     c06:	601a      	str	r2, [r3, #0]
	}
	porA -> OUTSET.reg = PORT_PA16;
     c08:	4b0b      	ldr	r3, [pc, #44]	; (c38 <verify_release+0x9c>)
     c0a:	2280      	movs	r2, #128	; 0x80
     c0c:	0252      	lsls	r2, r2, #9
     c0e:	619a      	str	r2, [r3, #24]
	porA -> OUTCLR.reg = PORT_PA18 | PORT_PA17 | PORT_PA19;
     c10:	21e0      	movs	r1, #224	; 0xe0
     c12:	0309      	lsls	r1, r1, #12
     c14:	6159      	str	r1, [r3, #20]
	if (porA -> IN.reg & PORT_PA16) {  // check that button is still pressed
     c16:	6a1b      	ldr	r3, [r3, #32]
     c18:	4213      	tst	r3, r2
     c1a:	d003      	beq.n	c24 <verify_release+0x88>
		a = 1;
     c1c:	2201      	movs	r2, #1
     c1e:	4b07      	ldr	r3, [pc, #28]	; (c3c <verify_release+0xa0>)
     c20:	601a      	str	r2, [r3, #0]
     c22:	e007      	b.n	c34 <verify_release+0x98>
	}
	if (a == 0){ // if checking variable a is 0 then no buttons were pressed so increment checking variable b
     c24:	4b05      	ldr	r3, [pc, #20]	; (c3c <verify_release+0xa0>)
     c26:	681b      	ldr	r3, [r3, #0]
     c28:	2b00      	cmp	r3, #0
     c2a:	d103      	bne.n	c34 <verify_release+0x98>
		b++;
     c2c:	4a04      	ldr	r2, [pc, #16]	; (c40 <verify_release+0xa4>)
     c2e:	6813      	ldr	r3, [r2, #0]
     c30:	3301      	adds	r3, #1
     c32:	6013      	str	r3, [r2, #0]
	}
}
     c34:	4770      	bx	lr
     c36:	46c0      	nop			; (mov r8, r8)
     c38:	41004400 	.word	0x41004400
     c3c:	20000098 	.word	0x20000098
     c40:	2000007c 	.word	0x2000007c

00000c44 <verify_press>:

void verify_press(void){
	Port *ports = PORT_INSTS;
	PortGroup *porA = &(ports->Group[0]);
	porA -> DIRCLR.reg = PORT_PA19 | PORT_PA18 | PORT_PA17 | PORT_PA16;
     c44:	4b31      	ldr	r3, [pc, #196]	; (d0c <verify_press+0xc8>)
     c46:	22f0      	movs	r2, #240	; 0xf0
     c48:	0312      	lsls	r2, r2, #12
     c4a:	605a      	str	r2, [r3, #4]
	porA -> PINCFG[19].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     c4c:	2206      	movs	r2, #6
     c4e:	2153      	movs	r1, #83	; 0x53
     c50:	545a      	strb	r2, [r3, r1]
	porA -> PINCFG[18].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     c52:	3901      	subs	r1, #1
     c54:	545a      	strb	r2, [r3, r1]
	porA -> PINCFG[17].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     c56:	3901      	subs	r1, #1
     c58:	545a      	strb	r2, [r3, r1]
	porA -> PINCFG[16].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     c5a:	3901      	subs	r1, #1
     c5c:	545a      	strb	r2, [r3, r1]

	a = 0; // zero out checking variable a
     c5e:	2100      	movs	r1, #0
     c60:	4a2b      	ldr	r2, [pc, #172]	; (d10 <verify_press+0xcc>)
     c62:	6011      	str	r1, [r2, #0]
	
	porA -> OUTSET.reg = PORT_PA19;
     c64:	2280      	movs	r2, #128	; 0x80
     c66:	0312      	lsls	r2, r2, #12
     c68:	619a      	str	r2, [r3, #24]
	porA -> OUTCLR.reg = PORT_PA18 | PORT_PA17 | PORT_PA16;
     c6a:	21e0      	movs	r1, #224	; 0xe0
     c6c:	02c9      	lsls	r1, r1, #11
     c6e:	6159      	str	r1, [r3, #20]
	if (porA -> IN.reg & PORT_PA19) {  // check that button is still pressed
     c70:	6a1b      	ldr	r3, [r3, #32]
     c72:	4213      	tst	r3, r2
     c74:	d006      	beq.n	c84 <verify_press+0x40>
		dcount++;
     c76:	4a27      	ldr	r2, [pc, #156]	; (d14 <verify_press+0xd0>)
     c78:	6813      	ldr	r3, [r2, #0]
     c7a:	3301      	adds	r3, #1
     c7c:	6013      	str	r3, [r2, #0]
		a = 1;		// if button is pressed change checking variable a to 1
     c7e:	2201      	movs	r2, #1
     c80:	4b23      	ldr	r3, [pc, #140]	; (d10 <verify_press+0xcc>)
     c82:	601a      	str	r2, [r3, #0]
	}
	porA -> OUTSET.reg = PORT_PA18;
     c84:	4b21      	ldr	r3, [pc, #132]	; (d0c <verify_press+0xc8>)
     c86:	2280      	movs	r2, #128	; 0x80
     c88:	02d2      	lsls	r2, r2, #11
     c8a:	619a      	str	r2, [r3, #24]
	porA -> OUTCLR.reg = PORT_PA19 | PORT_PA17 | PORT_PA16;
     c8c:	21b0      	movs	r1, #176	; 0xb0
     c8e:	0309      	lsls	r1, r1, #12
     c90:	6159      	str	r1, [r3, #20]
	if (porA -> IN.reg & PORT_PA18) {  // check that button is still pressed
     c92:	6a1b      	ldr	r3, [r3, #32]
     c94:	4213      	tst	r3, r2
     c96:	d006      	beq.n	ca6 <verify_press+0x62>
		dcount++;
     c98:	4a1e      	ldr	r2, [pc, #120]	; (d14 <verify_press+0xd0>)
     c9a:	6813      	ldr	r3, [r2, #0]
     c9c:	3301      	adds	r3, #1
     c9e:	6013      	str	r3, [r2, #0]
		a = 1;
     ca0:	2201      	movs	r2, #1
     ca2:	4b1b      	ldr	r3, [pc, #108]	; (d10 <verify_press+0xcc>)
     ca4:	601a      	str	r2, [r3, #0]
	}
	porA -> OUTSET.reg = PORT_PA17;
     ca6:	4b19      	ldr	r3, [pc, #100]	; (d0c <verify_press+0xc8>)
     ca8:	2280      	movs	r2, #128	; 0x80
     caa:	0292      	lsls	r2, r2, #10
     cac:	619a      	str	r2, [r3, #24]
	porA -> OUTCLR.reg = PORT_PA18 | PORT_PA19 | PORT_PA16;
     cae:	21d0      	movs	r1, #208	; 0xd0
     cb0:	0309      	lsls	r1, r1, #12
     cb2:	6159      	str	r1, [r3, #20]
	if (porA -> IN.reg & PORT_PA17) {  // check that button is still pressed
     cb4:	6a1b      	ldr	r3, [r3, #32]
     cb6:	4213      	tst	r3, r2
     cb8:	d006      	beq.n	cc8 <verify_press+0x84>
		dcount++;
     cba:	4a16      	ldr	r2, [pc, #88]	; (d14 <verify_press+0xd0>)
     cbc:	6813      	ldr	r3, [r2, #0]
     cbe:	3301      	adds	r3, #1
     cc0:	6013      	str	r3, [r2, #0]
		a = 1;
     cc2:	2201      	movs	r2, #1
     cc4:	4b12      	ldr	r3, [pc, #72]	; (d10 <verify_press+0xcc>)
     cc6:	601a      	str	r2, [r3, #0]
	}
	porA -> OUTSET.reg = PORT_PA16;
     cc8:	4b10      	ldr	r3, [pc, #64]	; (d0c <verify_press+0xc8>)
     cca:	2280      	movs	r2, #128	; 0x80
     ccc:	0252      	lsls	r2, r2, #9
     cce:	619a      	str	r2, [r3, #24]
	porA -> OUTCLR.reg = PORT_PA18 | PORT_PA17 | PORT_PA19;
     cd0:	21e0      	movs	r1, #224	; 0xe0
     cd2:	0309      	lsls	r1, r1, #12
     cd4:	6159      	str	r1, [r3, #20]
	if (porA -> IN.reg & PORT_PA16) {  // check that button is still pressed
     cd6:	6a1b      	ldr	r3, [r3, #32]
     cd8:	4213      	tst	r3, r2
     cda:	d007      	beq.n	cec <verify_press+0xa8>
		dcount++;
     cdc:	4a0d      	ldr	r2, [pc, #52]	; (d14 <verify_press+0xd0>)
     cde:	6813      	ldr	r3, [r2, #0]
     ce0:	3301      	adds	r3, #1
     ce2:	6013      	str	r3, [r2, #0]
		a = 1;
     ce4:	2201      	movs	r2, #1
     ce6:	4b0a      	ldr	r3, [pc, #40]	; (d10 <verify_press+0xcc>)
     ce8:	601a      	str	r2, [r3, #0]
     cea:	e007      	b.n	cfc <verify_press+0xb8>
	}
	if (a == 0){ // if no buttons were pressed in this row increment checking variable b
     cec:	4b08      	ldr	r3, [pc, #32]	; (d10 <verify_press+0xcc>)
     cee:	681b      	ldr	r3, [r3, #0]
     cf0:	2b00      	cmp	r3, #0
     cf2:	d103      	bne.n	cfc <verify_press+0xb8>
		b++;
     cf4:	4a08      	ldr	r2, [pc, #32]	; (d18 <verify_press+0xd4>)
     cf6:	6813      	ldr	r3, [r2, #0]
     cf8:	3301      	adds	r3, #1
     cfa:	6013      	str	r3, [r2, #0]
	}
	if (dcount > 10){ // counter for how long a button must be pressed
     cfc:	4b05      	ldr	r3, [pc, #20]	; (d14 <verify_press+0xd0>)
     cfe:	681b      	ldr	r3, [r3, #0]
     d00:	2b0a      	cmp	r3, #10
     d02:	dd02      	ble.n	d0a <verify_press+0xc6>
		state = 2;
     d04:	2202      	movs	r2, #2
     d06:	4b05      	ldr	r3, [pc, #20]	; (d1c <verify_press+0xd8>)
     d08:	601a      	str	r2, [r3, #0]
	}
	
	return;
}
     d0a:	4770      	bx	lr
     d0c:	41004400 	.word	0x41004400
     d10:	20000098 	.word	0x20000098
     d14:	20000050 	.word	0x20000050
     d18:	2000007c 	.word	0x2000007c
     d1c:	20000048 	.word	0x20000048

00000d20 <key_press>:

void key_press(void){
	Port *ports = PORT_INSTS;
	PortGroup *porA = &(ports->Group[0]);
	porA -> DIRCLR.reg = PORT_PA19 | PORT_PA18 | PORT_PA17 | PORT_PA16;
     d20:	4b22      	ldr	r3, [pc, #136]	; (dac <key_press+0x8c>)
     d22:	22f0      	movs	r2, #240	; 0xf0
     d24:	0312      	lsls	r2, r2, #12
     d26:	605a      	str	r2, [r3, #4]
	porA -> PINCFG[19].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     d28:	2206      	movs	r2, #6
     d2a:	2153      	movs	r1, #83	; 0x53
     d2c:	545a      	strb	r2, [r3, r1]
	porA -> PINCFG[18].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     d2e:	3901      	subs	r1, #1
     d30:	545a      	strb	r2, [r3, r1]
	porA -> PINCFG[17].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     d32:	3901      	subs	r1, #1
     d34:	545a      	strb	r2, [r3, r1]
	porA -> PINCFG[16].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     d36:	3901      	subs	r1, #1
     d38:	545a      	strb	r2, [r3, r1]

	porA -> OUTSET.reg = PORT_PA19;
     d3a:	2280      	movs	r2, #128	; 0x80
     d3c:	0312      	lsls	r2, r2, #12
     d3e:	619a      	str	r2, [r3, #24]
	porA -> OUTCLR.reg = PORT_PA18 | PORT_PA17 | PORT_PA16;
     d40:	21e0      	movs	r1, #224	; 0xe0
     d42:	02c9      	lsls	r1, r1, #11
     d44:	6159      	str	r1, [r3, #20]
	if (porA -> IN.reg & PORT_PA19){ //change state to 1 if any button is pressed
     d46:	6a1b      	ldr	r3, [r3, #32]
     d48:	4213      	tst	r3, r2
     d4a:	d002      	beq.n	d52 <key_press+0x32>
		state = 1;
     d4c:	2201      	movs	r2, #1
     d4e:	4b18      	ldr	r3, [pc, #96]	; (db0 <key_press+0x90>)
     d50:	601a      	str	r2, [r3, #0]
	}
	porA -> OUTSET.reg = PORT_PA18;
     d52:	4b16      	ldr	r3, [pc, #88]	; (dac <key_press+0x8c>)
     d54:	2280      	movs	r2, #128	; 0x80
     d56:	02d2      	lsls	r2, r2, #11
     d58:	619a      	str	r2, [r3, #24]
	porA -> OUTCLR.reg = PORT_PA19 | PORT_PA17 | PORT_PA16;
     d5a:	21b0      	movs	r1, #176	; 0xb0
     d5c:	0309      	lsls	r1, r1, #12
     d5e:	6159      	str	r1, [r3, #20]
	if (porA -> IN.reg & PORT_PA18){ //change state to 1 if any button is pressed
     d60:	6a1b      	ldr	r3, [r3, #32]
     d62:	4213      	tst	r3, r2
     d64:	d002      	beq.n	d6c <key_press+0x4c>
		state = 1;
     d66:	2201      	movs	r2, #1
     d68:	4b11      	ldr	r3, [pc, #68]	; (db0 <key_press+0x90>)
     d6a:	601a      	str	r2, [r3, #0]
	}
	porA -> OUTSET.reg = PORT_PA17;
     d6c:	4b0f      	ldr	r3, [pc, #60]	; (dac <key_press+0x8c>)
     d6e:	2280      	movs	r2, #128	; 0x80
     d70:	0292      	lsls	r2, r2, #10
     d72:	619a      	str	r2, [r3, #24]
	porA -> OUTCLR.reg = PORT_PA18 | PORT_PA19 | PORT_PA16;
     d74:	21d0      	movs	r1, #208	; 0xd0
     d76:	0309      	lsls	r1, r1, #12
     d78:	6159      	str	r1, [r3, #20]
	if (porA -> IN.reg & PORT_PA17){ //change state to 1 if any button is pressed
     d7a:	6a1b      	ldr	r3, [r3, #32]
     d7c:	4213      	tst	r3, r2
     d7e:	d002      	beq.n	d86 <key_press+0x66>
		state = 1;
     d80:	2201      	movs	r2, #1
     d82:	4b0b      	ldr	r3, [pc, #44]	; (db0 <key_press+0x90>)
     d84:	601a      	str	r2, [r3, #0]
	}
	porA -> OUTSET.reg = PORT_PA16;
     d86:	4b09      	ldr	r3, [pc, #36]	; (dac <key_press+0x8c>)
     d88:	2280      	movs	r2, #128	; 0x80
     d8a:	0252      	lsls	r2, r2, #9
     d8c:	619a      	str	r2, [r3, #24]
	porA -> OUTCLR.reg = PORT_PA18 | PORT_PA17 | PORT_PA19;
     d8e:	21e0      	movs	r1, #224	; 0xe0
     d90:	0309      	lsls	r1, r1, #12
     d92:	6159      	str	r1, [r3, #20]
	if (porA -> IN.reg & PORT_PA16){ //change state to 1 if any button is pressed
     d94:	6a1b      	ldr	r3, [r3, #32]
     d96:	4213      	tst	r3, r2
     d98:	d003      	beq.n	da2 <key_press+0x82>
		state = 1;
     d9a:	2201      	movs	r2, #1
     d9c:	4b04      	ldr	r3, [pc, #16]	; (db0 <key_press+0x90>)
     d9e:	601a      	str	r2, [r3, #0]
     da0:	e002      	b.n	da8 <key_press+0x88>
	}
	else{
		dcount = 0; // zero out counter
     da2:	2200      	movs	r2, #0
     da4:	4b03      	ldr	r3, [pc, #12]	; (db4 <key_press+0x94>)
     da6:	601a      	str	r2, [r3, #0]
	}
	return;
}
     da8:	4770      	bx	lr
     daa:	46c0      	nop			; (mov r8, r8)
     dac:	41004400 	.word	0x41004400
     db0:	20000048 	.word	0x20000048
     db4:	20000050 	.word	0x20000050

00000db8 <get_input>:

void get_input(void){
     db8:	b570      	push	{r4, r5, r6, lr}
	Port *ports = PORT_INSTS; //command to use port registers
	PortGroup *porA = &(ports->Group[0]); //introduce port groups A

	porA -> DIRSET.reg = PORT_PA07 | PORT_PA06 | PORT_PA05 | PORT_PA04;
     dba:	4b23      	ldr	r3, [pc, #140]	; (e48 <get_input+0x90>)
     dbc:	22f0      	movs	r2, #240	; 0xf0
     dbe:	609a      	str	r2, [r3, #8]

	porA -> DIRCLR.reg = PORT_PA19 | PORT_PA18 | PORT_PA17 | PORT_PA16;
     dc0:	22f0      	movs	r2, #240	; 0xf0
     dc2:	0312      	lsls	r2, r2, #12
     dc4:	605a      	str	r2, [r3, #4]
	porA -> PINCFG[19].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     dc6:	2206      	movs	r2, #6
     dc8:	2153      	movs	r1, #83	; 0x53
     dca:	545a      	strb	r2, [r3, r1]
	porA -> PINCFG[18].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     dcc:	3901      	subs	r1, #1
     dce:	545a      	strb	r2, [r3, r1]
	porA -> PINCFG[17].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     dd0:	3901      	subs	r1, #1
     dd2:	545a      	strb	r2, [r3, r1]
	porA -> PINCFG[16].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     dd4:	3901      	subs	r1, #1
     dd6:	545a      	strb	r2, [r3, r1]

		porA -> OUTSET.reg = PORT_PA06 | PORT_PA05 | PORT_PA04; //First row
     dd8:	326a      	adds	r2, #106	; 0x6a
     dda:	619a      	str	r2, [r3, #24]
		porA -> OUTCLR.reg = PORT_PA07;
     ddc:	3210      	adds	r2, #16
     dde:	615a      	str	r2, [r3, #20]
		porA -> OUTSET.reg = PORT_PA19;
     de0:	2280      	movs	r2, #128	; 0x80
     de2:	0312      	lsls	r2, r2, #12
     de4:	619a      	str	r2, [r3, #24]
		porA -> OUTCLR.reg = PORT_PA18 | PORT_PA17 | PORT_PA16;
     de6:	21e0      	movs	r1, #224	; 0xe0
     de8:	02c9      	lsls	r1, r1, #11
     dea:	6159      	str	r1, [r3, #20]
		if (porA -> IN.reg & PORT_PA19) { //Pushed 1
     dec:	6a1b      	ldr	r3, [r3, #32]
     dee:	4213      	tst	r3, r2
     df0:	d00d      	beq.n	e0e <get_input+0x56>
			while (porA -> IN.reg & PORT_PA19) {seg_display();}
     df2:	4b15      	ldr	r3, [pc, #84]	; (e48 <get_input+0x90>)
     df4:	6a1b      	ldr	r3, [r3, #32]
     df6:	031b      	lsls	r3, r3, #12
     df8:	d506      	bpl.n	e08 <get_input+0x50>
     dfa:	4e14      	ldr	r6, [pc, #80]	; (e4c <get_input+0x94>)
     dfc:	4d12      	ldr	r5, [pc, #72]	; (e48 <get_input+0x90>)
     dfe:	0014      	movs	r4, r2
     e00:	47b0      	blx	r6
     e02:	6a2b      	ldr	r3, [r5, #32]
     e04:	4223      	tst	r3, r4
     e06:	d1fb      	bne.n	e00 <get_input+0x48>
			input1[0] = 1; // sends pressed number to an input array that will be used in the seg_display function
     e08:	2201      	movs	r2, #1
     e0a:	4b11      	ldr	r3, [pc, #68]	; (e50 <get_input+0x98>)
     e0c:	601a      	str	r2, [r3, #0]
		}

		porA -> OUTSET.reg = PORT_PA07 | PORT_PA06 | PORT_PA05; //Fourth row
     e0e:	4b0e      	ldr	r3, [pc, #56]	; (e48 <get_input+0x90>)
     e10:	22e0      	movs	r2, #224	; 0xe0
     e12:	619a      	str	r2, [r3, #24]
		porA -> OUTCLR.reg = PORT_PA04;
     e14:	3ad0      	subs	r2, #208	; 0xd0
     e16:	615a      	str	r2, [r3, #20]
		porA -> OUTSET.reg = PORT_PA18;
     e18:	2280      	movs	r2, #128	; 0x80
     e1a:	02d2      	lsls	r2, r2, #11
     e1c:	619a      	str	r2, [r3, #24]
		porA -> OUTCLR.reg = PORT_PA19 | PORT_PA17 | PORT_PA16;
     e1e:	21b0      	movs	r1, #176	; 0xb0
     e20:	0309      	lsls	r1, r1, #12
     e22:	6159      	str	r1, [r3, #20]
		if (porA -> IN.reg & PORT_PA18) { //Pushed 0
     e24:	6a1b      	ldr	r3, [r3, #32]
     e26:	4213      	tst	r3, r2
     e28:	d00d      	beq.n	e46 <get_input+0x8e>
			while (porA -> IN.reg & PORT_PA18) {seg_display();}
     e2a:	4b07      	ldr	r3, [pc, #28]	; (e48 <get_input+0x90>)
     e2c:	6a1b      	ldr	r3, [r3, #32]
     e2e:	035b      	lsls	r3, r3, #13
     e30:	d506      	bpl.n	e40 <get_input+0x88>
     e32:	4e06      	ldr	r6, [pc, #24]	; (e4c <get_input+0x94>)
     e34:	4d04      	ldr	r5, [pc, #16]	; (e48 <get_input+0x90>)
     e36:	0014      	movs	r4, r2
     e38:	47b0      	blx	r6
     e3a:	6a2b      	ldr	r3, [r5, #32]
     e3c:	4223      	tst	r3, r4
     e3e:	d1fb      	bne.n	e38 <get_input+0x80>
			input1[0] = 0;
     e40:	2200      	movs	r2, #0
     e42:	4b03      	ldr	r3, [pc, #12]	; (e50 <get_input+0x98>)
     e44:	601a      	str	r2, [r3, #0]
		}
     e46:	bd70      	pop	{r4, r5, r6, pc}
     e48:	41004400 	.word	0x41004400
     e4c:	000009cd 	.word	0x000009cd
     e50:	20000014 	.word	0x20000014

00000e54 <TC3_Handler>:

	///////////////////////////////////////////////////////////////
	tc2 ->COUNT8.INTFLAG.bit.OVF = 0x1;
}

void TC3_Handler(void){ // where all the input and state machine are called at 60Hz
     e54:	b570      	push	{r4, r5, r6, lr}
	//sets the group offset for the structure PortGroup in this case it is for group[0] or groupA
	// GroupA offset of 0x00				// GroupB offset of 0x80
	PortGroup *porA = &(ports->Group[0]);
	
	// Set the direction outputs for the 7-segment displays
	porA->DIRSET.reg = (1u << 4) | (1u << 5) | (1u << 6) | (1u << 7);
     e56:	4b53      	ldr	r3, [pc, #332]	; (fa4 <TC3_Handler+0x150>)
     e58:	22f0      	movs	r2, #240	; 0xf0
     e5a:	609a      	str	r2, [r3, #8]

	porA -> DIRCLR.reg = PORT_PA19 | PORT_PA18 | PORT_PA17 | PORT_PA16;
     e5c:	22f0      	movs	r2, #240	; 0xf0
     e5e:	0312      	lsls	r2, r2, #12
     e60:	605a      	str	r2, [r3, #4]
	porA -> PINCFG[19].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     e62:	2206      	movs	r2, #6
     e64:	2153      	movs	r1, #83	; 0x53
     e66:	545a      	strb	r2, [r3, r1]
	porA -> PINCFG[18].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     e68:	3901      	subs	r1, #1
     e6a:	545a      	strb	r2, [r3, r1]
	porA -> PINCFG[17].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     e6c:	3901      	subs	r1, #1
     e6e:	545a      	strb	r2, [r3, r1]
	porA -> PINCFG[16].reg = PORT_PINCFG_INEN | PORT_PINCFG_PULLEN;
     e70:	3901      	subs	r1, #1
     e72:	545a      	strb	r2, [r3, r1]

	switch(state){
     e74:	4b4c      	ldr	r3, [pc, #304]	; (fa8 <TC3_Handler+0x154>)
     e76:	681b      	ldr	r3, [r3, #0]
     e78:	2b01      	cmp	r3, #1
     e7a:	d01f      	beq.n	ebc <TC3_Handler+0x68>
     e7c:	dc02      	bgt.n	e84 <TC3_Handler+0x30>
     e7e:	2b00      	cmp	r3, #0
     e80:	d005      	beq.n	e8e <TC3_Handler+0x3a>
     e82:	e075      	b.n	f70 <TC3_Handler+0x11c>
     e84:	2b02      	cmp	r3, #2
     e86:	d03d      	beq.n	f04 <TC3_Handler+0xb0>
     e88:	2b03      	cmp	r3, #3
     e8a:	d041      	beq.n	f10 <TC3_Handler+0xbc>
     e8c:	e070      	b.n	f70 <TC3_Handler+0x11c>
		case 0:	// idle state
				// the displays are constantly refreshed so the numbers display while nothing is pressed
				porA -> OUTCLR.reg = PORT_PA07; // activate top row of keys
     e8e:	4c45      	ldr	r4, [pc, #276]	; (fa4 <TC3_Handler+0x150>)
     e90:	2380      	movs	r3, #128	; 0x80
     e92:	6163      	str	r3, [r4, #20]
				porA -> OUTSET.reg = PORT_PA04 | PORT_PA05 | PORT_PA06; // disable bottom three rows
     e94:	3b10      	subs	r3, #16
     e96:	61a3      	str	r3, [r4, #24]
				key_press(); // checks if a button is pressed along current activated row
     e98:	4d44      	ldr	r5, [pc, #272]	; (fac <TC3_Handler+0x158>)
     e9a:	47a8      	blx	r5

				porA -> OUTCLR.reg = PORT_PA06;
     e9c:	2340      	movs	r3, #64	; 0x40
     e9e:	6163      	str	r3, [r4, #20]
				porA -> OUTSET.reg = PORT_PA04 | PORT_PA05 | PORT_PA07;
     ea0:	3370      	adds	r3, #112	; 0x70
     ea2:	61a3      	str	r3, [r4, #24]
				key_press();
     ea4:	47a8      	blx	r5

				porA -> OUTCLR.reg = PORT_PA05;
     ea6:	2320      	movs	r3, #32
     ea8:	6163      	str	r3, [r4, #20]
				porA -> OUTSET.reg = PORT_PA04 | PORT_PA07 | PORT_PA06;
     eaa:	33b0      	adds	r3, #176	; 0xb0
     eac:	61a3      	str	r3, [r4, #24]
				key_press();
     eae:	47a8      	blx	r5

				porA -> OUTCLR.reg = PORT_PA04;
     eb0:	2310      	movs	r3, #16
     eb2:	6163      	str	r3, [r4, #20]
				porA -> OUTSET.reg = PORT_PA07 | PORT_PA05 | PORT_PA06;
     eb4:	33d0      	adds	r3, #208	; 0xd0
     eb6:	61a3      	str	r3, [r4, #24]
				key_press();
     eb8:	47a8      	blx	r5

				break;
     eba:	e059      	b.n	f70 <TC3_Handler+0x11c>

		case 1:	// counting state to verify intended key press
				b = 0; //zero out checking variable b (keeps track of how many rows do not have anything pressed)
     ebc:	4e3c      	ldr	r6, [pc, #240]	; (fb0 <TC3_Handler+0x15c>)
     ebe:	2300      	movs	r3, #0
     ec0:	6033      	str	r3, [r6, #0]
				// the displays are constantly refreshed so the numbers display while nothing is pressed
				porA -> OUTCLR.reg = PORT_PA07; // activate top row of keys
     ec2:	4c38      	ldr	r4, [pc, #224]	; (fa4 <TC3_Handler+0x150>)
     ec4:	3380      	adds	r3, #128	; 0x80
     ec6:	6163      	str	r3, [r4, #20]
				porA -> OUTSET.reg = PORT_PA04 | PORT_PA05 | PORT_PA06; // disable bottom three rows
     ec8:	3b10      	subs	r3, #16
     eca:	61a3      	str	r3, [r4, #24]
				verify_press(); // checks if the pressed button is still pressed in current row and for how long
     ecc:	4d39      	ldr	r5, [pc, #228]	; (fb4 <TC3_Handler+0x160>)
     ece:	47a8      	blx	r5

				porA -> OUTCLR.reg = PORT_PA06;
     ed0:	2340      	movs	r3, #64	; 0x40
     ed2:	6163      	str	r3, [r4, #20]
				porA -> OUTSET.reg = PORT_PA04 | PORT_PA05 | PORT_PA07;
     ed4:	3370      	adds	r3, #112	; 0x70
     ed6:	61a3      	str	r3, [r4, #24]
				verify_press();
     ed8:	47a8      	blx	r5
		
				porA -> OUTCLR.reg = PORT_PA05;
     eda:	2320      	movs	r3, #32
     edc:	6163      	str	r3, [r4, #20]
				porA -> OUTSET.reg = PORT_PA04 | PORT_PA07 | PORT_PA06;
     ede:	33b0      	adds	r3, #176	; 0xb0
     ee0:	61a3      	str	r3, [r4, #24]
				verify_press();
     ee2:	47a8      	blx	r5
	
				porA -> OUTCLR.reg = PORT_PA04;
     ee4:	2310      	movs	r3, #16
     ee6:	6163      	str	r3, [r4, #20]
				porA -> OUTSET.reg = PORT_PA07 | PORT_PA05 | PORT_PA06;
     ee8:	33d0      	adds	r3, #208	; 0xd0
     eea:	61a3      	str	r3, [r4, #24]
				verify_press();
     eec:	47a8      	blx	r5
		
				if (b == 4){ // if b equals 4 then that means no buttons are pressed in any row and go back to idle state
     eee:	6833      	ldr	r3, [r6, #0]
     ef0:	2b04      	cmp	r3, #4
     ef2:	d13d      	bne.n	f70 <TC3_Handler+0x11c>
					state = 0;
     ef4:	2300      	movs	r3, #0
     ef6:	4a2c      	ldr	r2, [pc, #176]	; (fa8 <TC3_Handler+0x154>)
     ef8:	6013      	str	r3, [r2, #0]
					dcount = 0;
     efa:	4a2f      	ldr	r2, [pc, #188]	; (fb8 <TC3_Handler+0x164>)
     efc:	6013      	str	r3, [r2, #0]
					b = 0;
     efe:	4a2c      	ldr	r2, [pc, #176]	; (fb0 <TC3_Handler+0x15c>)
     f00:	6013      	str	r3, [r2, #0]
     f02:	e035      	b.n	f70 <TC3_Handler+0x11c>
				}
				break;

		case 2:	// processing state
				get_input(); // gets input from key press
     f04:	4b2d      	ldr	r3, [pc, #180]	; (fbc <TC3_Handler+0x168>)
     f06:	4798      	blx	r3
				state = 3;
     f08:	2203      	movs	r2, #3
     f0a:	4b27      	ldr	r3, [pc, #156]	; (fa8 <TC3_Handler+0x154>)
     f0c:	601a      	str	r2, [r3, #0]
				break;
     f0e:	e02f      	b.n	f70 <TC3_Handler+0x11c>

		case 3:	// counting state to check if button is released
				b = 0; // zero out checking variable b (keeps track of how many rows do not have anything pressed)
     f10:	4e27      	ldr	r6, [pc, #156]	; (fb0 <TC3_Handler+0x15c>)
     f12:	2300      	movs	r3, #0
     f14:	6033      	str	r3, [r6, #0]
				// the displays are constantly refreshed so the numbers display while nothing is pressed
				porA -> OUTCLR.reg = PORT_PA07; // activate top row of keys
     f16:	4c23      	ldr	r4, [pc, #140]	; (fa4 <TC3_Handler+0x150>)
     f18:	3380      	adds	r3, #128	; 0x80
     f1a:	6163      	str	r3, [r4, #20]
				porA -> OUTSET.reg = PORT_PA04 | PORT_PA05 | PORT_PA06; // disable bottom three rows
     f1c:	3b10      	subs	r3, #16
     f1e:	61a3      	str	r3, [r4, #24]
				verify_release(); // checks if the pressed button is still pressed and for how long
     f20:	4d27      	ldr	r5, [pc, #156]	; (fc0 <TC3_Handler+0x16c>)
     f22:	47a8      	blx	r5

				porA -> OUTCLR.reg = PORT_PA06;
     f24:	2340      	movs	r3, #64	; 0x40
     f26:	6163      	str	r3, [r4, #20]
				porA -> OUTSET.reg = PORT_PA04 | PORT_PA05 | PORT_PA07;
     f28:	3370      	adds	r3, #112	; 0x70
     f2a:	61a3      	str	r3, [r4, #24]
				verify_release();
     f2c:	47a8      	blx	r5

				porA -> OUTCLR.reg = PORT_PA05;
     f2e:	2320      	movs	r3, #32
     f30:	6163      	str	r3, [r4, #20]
				porA -> OUTSET.reg = PORT_PA04 | PORT_PA07 | PORT_PA06;
     f32:	33b0      	adds	r3, #176	; 0xb0
     f34:	61a3      	str	r3, [r4, #24]
				verify_release();
     f36:	47a8      	blx	r5

				porA -> OUTCLR.reg = PORT_PA04;
     f38:	2310      	movs	r3, #16
     f3a:	6163      	str	r3, [r4, #20]
				porA -> OUTSET.reg = PORT_PA07 | PORT_PA05 | PORT_PA06;
     f3c:	33d0      	adds	r3, #208	; 0xd0
     f3e:	61a3      	str	r3, [r4, #24]
				verify_release();
     f40:	47a8      	blx	r5

				dcount++;
     f42:	4a1d      	ldr	r2, [pc, #116]	; (fb8 <TC3_Handler+0x164>)
     f44:	6813      	ldr	r3, [r2, #0]
     f46:	3301      	adds	r3, #1
     f48:	6013      	str	r3, [r2, #0]

				if (b == 4){ // if b = 4 then no buttons were pressed in any of the 4 rows and increment release counter
     f4a:	6833      	ldr	r3, [r6, #0]
     f4c:	2b04      	cmp	r3, #4
     f4e:	d103      	bne.n	f58 <TC3_Handler+0x104>
					dcount++;
     f50:	6813      	ldr	r3, [r2, #0]
     f52:	3301      	adds	r3, #1
     f54:	6013      	str	r3, [r2, #0]
     f56:	e002      	b.n	f5e <TC3_Handler+0x10a>
				}
				else{
					dcount = 0; // if be is anything but 4 then something is still pressed and reset count
     f58:	2200      	movs	r2, #0
     f5a:	4b17      	ldr	r3, [pc, #92]	; (fb8 <TC3_Handler+0x164>)
     f5c:	601a      	str	r2, [r3, #0]
				}

				if (dcount > 10){ // counter for how long a button must be released before going back to idle state
     f5e:	4b16      	ldr	r3, [pc, #88]	; (fb8 <TC3_Handler+0x164>)
     f60:	681b      	ldr	r3, [r3, #0]
     f62:	2b0a      	cmp	r3, #10
     f64:	dd04      	ble.n	f70 <TC3_Handler+0x11c>
					state = 0;
     f66:	2300      	movs	r3, #0
     f68:	4a0f      	ldr	r2, [pc, #60]	; (fa8 <TC3_Handler+0x154>)
     f6a:	6013      	str	r3, [r2, #0]
					dcount = 0;
     f6c:	4a12      	ldr	r2, [pc, #72]	; (fb8 <TC3_Handler+0x164>)
     f6e:	6013      	str	r3, [r2, #0]
				break;
	}
	
	// for checking 1 or 0 is pressed or not?
	
	if (input1[0] == 1){
     f70:	4b14      	ldr	r3, [pc, #80]	; (fc4 <TC3_Handler+0x170>)
     f72:	681b      	ldr	r3, [r3, #0]
     f74:	2b01      	cmp	r3, #1
     f76:	d105      	bne.n	f84 <TC3_Handler+0x130>
		state1 = 2; // if 1 is pressed change to speed up state
     f78:	2202      	movs	r2, #2
     f7a:	4b13      	ldr	r3, [pc, #76]	; (fc8 <TC3_Handler+0x174>)
     f7c:	601a      	str	r2, [r3, #0]
		input1[0] = 3; // proprietary value to keep condition from being satisfied multiple times
     f7e:	3201      	adds	r2, #1
     f80:	4b10      	ldr	r3, [pc, #64]	; (fc4 <TC3_Handler+0x170>)
     f82:	601a      	str	r2, [r3, #0]
	}
	if (input1[0] == 0){ 
     f84:	4b0f      	ldr	r3, [pc, #60]	; (fc4 <TC3_Handler+0x170>)
     f86:	681b      	ldr	r3, [r3, #0]
     f88:	2b00      	cmp	r3, #0
     f8a:	d105      	bne.n	f98 <TC3_Handler+0x144>
		state1 = 4; // if 0 is pressed change to slow down state
     f8c:	2204      	movs	r2, #4
     f8e:	4b0e      	ldr	r3, [pc, #56]	; (fc8 <TC3_Handler+0x174>)
     f90:	601a      	str	r2, [r3, #0]
		input1[0] = 3; // proprietary value to keep condition from being satisfied multiple times
     f92:	3a01      	subs	r2, #1
     f94:	4b0b      	ldr	r3, [pc, #44]	; (fc4 <TC3_Handler+0x170>)
     f96:	601a      	str	r2, [r3, #0]
	}
	
	state_machine();
     f98:	4b0c      	ldr	r3, [pc, #48]	; (fcc <TC3_Handler+0x178>)
     f9a:	4798      	blx	r3
	seg_display();
     f9c:	4b0c      	ldr	r3, [pc, #48]	; (fd0 <TC3_Handler+0x17c>)
     f9e:	4798      	blx	r3
}
     fa0:	bd70      	pop	{r4, r5, r6, pc}
     fa2:	46c0      	nop			; (mov r8, r8)
     fa4:	41004400 	.word	0x41004400
     fa8:	20000048 	.word	0x20000048
     fac:	00000d21 	.word	0x00000d21
     fb0:	2000007c 	.word	0x2000007c
     fb4:	00000c45 	.word	0x00000c45
     fb8:	20000050 	.word	0x20000050
     fbc:	00000db9 	.word	0x00000db9
     fc0:	00000b9d 	.word	0x00000b9d
     fc4:	20000014 	.word	0x20000014
     fc8:	20000010 	.word	0x20000010
     fcc:	00000415 	.word	0x00000415
     fd0:	000009cd 	.word	0x000009cd

00000fd4 <__aeabi_idiv>:
     fd4:	4603      	mov	r3, r0
     fd6:	430b      	orrs	r3, r1
     fd8:	d47f      	bmi.n	10da <__aeabi_idiv+0x106>
     fda:	2200      	movs	r2, #0
     fdc:	0843      	lsrs	r3, r0, #1
     fde:	428b      	cmp	r3, r1
     fe0:	d374      	bcc.n	10cc <__aeabi_idiv+0xf8>
     fe2:	0903      	lsrs	r3, r0, #4
     fe4:	428b      	cmp	r3, r1
     fe6:	d35f      	bcc.n	10a8 <__aeabi_idiv+0xd4>
     fe8:	0a03      	lsrs	r3, r0, #8
     fea:	428b      	cmp	r3, r1
     fec:	d344      	bcc.n	1078 <__aeabi_idiv+0xa4>
     fee:	0b03      	lsrs	r3, r0, #12
     ff0:	428b      	cmp	r3, r1
     ff2:	d328      	bcc.n	1046 <__aeabi_idiv+0x72>
     ff4:	0c03      	lsrs	r3, r0, #16
     ff6:	428b      	cmp	r3, r1
     ff8:	d30d      	bcc.n	1016 <__aeabi_idiv+0x42>
     ffa:	22ff      	movs	r2, #255	; 0xff
     ffc:	0209      	lsls	r1, r1, #8
     ffe:	ba12      	rev	r2, r2
    1000:	0c03      	lsrs	r3, r0, #16
    1002:	428b      	cmp	r3, r1
    1004:	d302      	bcc.n	100c <__aeabi_idiv+0x38>
    1006:	1212      	asrs	r2, r2, #8
    1008:	0209      	lsls	r1, r1, #8
    100a:	d065      	beq.n	10d8 <__aeabi_idiv+0x104>
    100c:	0b03      	lsrs	r3, r0, #12
    100e:	428b      	cmp	r3, r1
    1010:	d319      	bcc.n	1046 <__aeabi_idiv+0x72>
    1012:	e000      	b.n	1016 <__aeabi_idiv+0x42>
    1014:	0a09      	lsrs	r1, r1, #8
    1016:	0bc3      	lsrs	r3, r0, #15
    1018:	428b      	cmp	r3, r1
    101a:	d301      	bcc.n	1020 <__aeabi_idiv+0x4c>
    101c:	03cb      	lsls	r3, r1, #15
    101e:	1ac0      	subs	r0, r0, r3
    1020:	4152      	adcs	r2, r2
    1022:	0b83      	lsrs	r3, r0, #14
    1024:	428b      	cmp	r3, r1
    1026:	d301      	bcc.n	102c <__aeabi_idiv+0x58>
    1028:	038b      	lsls	r3, r1, #14
    102a:	1ac0      	subs	r0, r0, r3
    102c:	4152      	adcs	r2, r2
    102e:	0b43      	lsrs	r3, r0, #13
    1030:	428b      	cmp	r3, r1
    1032:	d301      	bcc.n	1038 <__aeabi_idiv+0x64>
    1034:	034b      	lsls	r3, r1, #13
    1036:	1ac0      	subs	r0, r0, r3
    1038:	4152      	adcs	r2, r2
    103a:	0b03      	lsrs	r3, r0, #12
    103c:	428b      	cmp	r3, r1
    103e:	d301      	bcc.n	1044 <__aeabi_idiv+0x70>
    1040:	030b      	lsls	r3, r1, #12
    1042:	1ac0      	subs	r0, r0, r3
    1044:	4152      	adcs	r2, r2
    1046:	0ac3      	lsrs	r3, r0, #11
    1048:	428b      	cmp	r3, r1
    104a:	d301      	bcc.n	1050 <__aeabi_idiv+0x7c>
    104c:	02cb      	lsls	r3, r1, #11
    104e:	1ac0      	subs	r0, r0, r3
    1050:	4152      	adcs	r2, r2
    1052:	0a83      	lsrs	r3, r0, #10
    1054:	428b      	cmp	r3, r1
    1056:	d301      	bcc.n	105c <__aeabi_idiv+0x88>
    1058:	028b      	lsls	r3, r1, #10
    105a:	1ac0      	subs	r0, r0, r3
    105c:	4152      	adcs	r2, r2
    105e:	0a43      	lsrs	r3, r0, #9
    1060:	428b      	cmp	r3, r1
    1062:	d301      	bcc.n	1068 <__aeabi_idiv+0x94>
    1064:	024b      	lsls	r3, r1, #9
    1066:	1ac0      	subs	r0, r0, r3
    1068:	4152      	adcs	r2, r2
    106a:	0a03      	lsrs	r3, r0, #8
    106c:	428b      	cmp	r3, r1
    106e:	d301      	bcc.n	1074 <__aeabi_idiv+0xa0>
    1070:	020b      	lsls	r3, r1, #8
    1072:	1ac0      	subs	r0, r0, r3
    1074:	4152      	adcs	r2, r2
    1076:	d2cd      	bcs.n	1014 <__aeabi_idiv+0x40>
    1078:	09c3      	lsrs	r3, r0, #7
    107a:	428b      	cmp	r3, r1
    107c:	d301      	bcc.n	1082 <__aeabi_idiv+0xae>
    107e:	01cb      	lsls	r3, r1, #7
    1080:	1ac0      	subs	r0, r0, r3
    1082:	4152      	adcs	r2, r2
    1084:	0983      	lsrs	r3, r0, #6
    1086:	428b      	cmp	r3, r1
    1088:	d301      	bcc.n	108e <__aeabi_idiv+0xba>
    108a:	018b      	lsls	r3, r1, #6
    108c:	1ac0      	subs	r0, r0, r3
    108e:	4152      	adcs	r2, r2
    1090:	0943      	lsrs	r3, r0, #5
    1092:	428b      	cmp	r3, r1
    1094:	d301      	bcc.n	109a <__aeabi_idiv+0xc6>
    1096:	014b      	lsls	r3, r1, #5
    1098:	1ac0      	subs	r0, r0, r3
    109a:	4152      	adcs	r2, r2
    109c:	0903      	lsrs	r3, r0, #4
    109e:	428b      	cmp	r3, r1
    10a0:	d301      	bcc.n	10a6 <__aeabi_idiv+0xd2>
    10a2:	010b      	lsls	r3, r1, #4
    10a4:	1ac0      	subs	r0, r0, r3
    10a6:	4152      	adcs	r2, r2
    10a8:	08c3      	lsrs	r3, r0, #3
    10aa:	428b      	cmp	r3, r1
    10ac:	d301      	bcc.n	10b2 <__aeabi_idiv+0xde>
    10ae:	00cb      	lsls	r3, r1, #3
    10b0:	1ac0      	subs	r0, r0, r3
    10b2:	4152      	adcs	r2, r2
    10b4:	0883      	lsrs	r3, r0, #2
    10b6:	428b      	cmp	r3, r1
    10b8:	d301      	bcc.n	10be <__aeabi_idiv+0xea>
    10ba:	008b      	lsls	r3, r1, #2
    10bc:	1ac0      	subs	r0, r0, r3
    10be:	4152      	adcs	r2, r2
    10c0:	0843      	lsrs	r3, r0, #1
    10c2:	428b      	cmp	r3, r1
    10c4:	d301      	bcc.n	10ca <__aeabi_idiv+0xf6>
    10c6:	004b      	lsls	r3, r1, #1
    10c8:	1ac0      	subs	r0, r0, r3
    10ca:	4152      	adcs	r2, r2
    10cc:	1a41      	subs	r1, r0, r1
    10ce:	d200      	bcs.n	10d2 <__aeabi_idiv+0xfe>
    10d0:	4601      	mov	r1, r0
    10d2:	4152      	adcs	r2, r2
    10d4:	4610      	mov	r0, r2
    10d6:	4770      	bx	lr
    10d8:	e05d      	b.n	1196 <__aeabi_idiv+0x1c2>
    10da:	0fca      	lsrs	r2, r1, #31
    10dc:	d000      	beq.n	10e0 <__aeabi_idiv+0x10c>
    10de:	4249      	negs	r1, r1
    10e0:	1003      	asrs	r3, r0, #32
    10e2:	d300      	bcc.n	10e6 <__aeabi_idiv+0x112>
    10e4:	4240      	negs	r0, r0
    10e6:	4053      	eors	r3, r2
    10e8:	2200      	movs	r2, #0
    10ea:	469c      	mov	ip, r3
    10ec:	0903      	lsrs	r3, r0, #4
    10ee:	428b      	cmp	r3, r1
    10f0:	d32d      	bcc.n	114e <__aeabi_idiv+0x17a>
    10f2:	0a03      	lsrs	r3, r0, #8
    10f4:	428b      	cmp	r3, r1
    10f6:	d312      	bcc.n	111e <__aeabi_idiv+0x14a>
    10f8:	22fc      	movs	r2, #252	; 0xfc
    10fa:	0189      	lsls	r1, r1, #6
    10fc:	ba12      	rev	r2, r2
    10fe:	0a03      	lsrs	r3, r0, #8
    1100:	428b      	cmp	r3, r1
    1102:	d30c      	bcc.n	111e <__aeabi_idiv+0x14a>
    1104:	0189      	lsls	r1, r1, #6
    1106:	1192      	asrs	r2, r2, #6
    1108:	428b      	cmp	r3, r1
    110a:	d308      	bcc.n	111e <__aeabi_idiv+0x14a>
    110c:	0189      	lsls	r1, r1, #6
    110e:	1192      	asrs	r2, r2, #6
    1110:	428b      	cmp	r3, r1
    1112:	d304      	bcc.n	111e <__aeabi_idiv+0x14a>
    1114:	0189      	lsls	r1, r1, #6
    1116:	d03a      	beq.n	118e <__aeabi_idiv+0x1ba>
    1118:	1192      	asrs	r2, r2, #6
    111a:	e000      	b.n	111e <__aeabi_idiv+0x14a>
    111c:	0989      	lsrs	r1, r1, #6
    111e:	09c3      	lsrs	r3, r0, #7
    1120:	428b      	cmp	r3, r1
    1122:	d301      	bcc.n	1128 <__aeabi_idiv+0x154>
    1124:	01cb      	lsls	r3, r1, #7
    1126:	1ac0      	subs	r0, r0, r3
    1128:	4152      	adcs	r2, r2
    112a:	0983      	lsrs	r3, r0, #6
    112c:	428b      	cmp	r3, r1
    112e:	d301      	bcc.n	1134 <__aeabi_idiv+0x160>
    1130:	018b      	lsls	r3, r1, #6
    1132:	1ac0      	subs	r0, r0, r3
    1134:	4152      	adcs	r2, r2
    1136:	0943      	lsrs	r3, r0, #5
    1138:	428b      	cmp	r3, r1
    113a:	d301      	bcc.n	1140 <__aeabi_idiv+0x16c>
    113c:	014b      	lsls	r3, r1, #5
    113e:	1ac0      	subs	r0, r0, r3
    1140:	4152      	adcs	r2, r2
    1142:	0903      	lsrs	r3, r0, #4
    1144:	428b      	cmp	r3, r1
    1146:	d301      	bcc.n	114c <__aeabi_idiv+0x178>
    1148:	010b      	lsls	r3, r1, #4
    114a:	1ac0      	subs	r0, r0, r3
    114c:	4152      	adcs	r2, r2
    114e:	08c3      	lsrs	r3, r0, #3
    1150:	428b      	cmp	r3, r1
    1152:	d301      	bcc.n	1158 <__aeabi_idiv+0x184>
    1154:	00cb      	lsls	r3, r1, #3
    1156:	1ac0      	subs	r0, r0, r3
    1158:	4152      	adcs	r2, r2
    115a:	0883      	lsrs	r3, r0, #2
    115c:	428b      	cmp	r3, r1
    115e:	d301      	bcc.n	1164 <__aeabi_idiv+0x190>
    1160:	008b      	lsls	r3, r1, #2
    1162:	1ac0      	subs	r0, r0, r3
    1164:	4152      	adcs	r2, r2
    1166:	d2d9      	bcs.n	111c <__aeabi_idiv+0x148>
    1168:	0843      	lsrs	r3, r0, #1
    116a:	428b      	cmp	r3, r1
    116c:	d301      	bcc.n	1172 <__aeabi_idiv+0x19e>
    116e:	004b      	lsls	r3, r1, #1
    1170:	1ac0      	subs	r0, r0, r3
    1172:	4152      	adcs	r2, r2
    1174:	1a41      	subs	r1, r0, r1
    1176:	d200      	bcs.n	117a <__aeabi_idiv+0x1a6>
    1178:	4601      	mov	r1, r0
    117a:	4663      	mov	r3, ip
    117c:	4152      	adcs	r2, r2
    117e:	105b      	asrs	r3, r3, #1
    1180:	4610      	mov	r0, r2
    1182:	d301      	bcc.n	1188 <__aeabi_idiv+0x1b4>
    1184:	4240      	negs	r0, r0
    1186:	2b00      	cmp	r3, #0
    1188:	d500      	bpl.n	118c <__aeabi_idiv+0x1b8>
    118a:	4249      	negs	r1, r1
    118c:	4770      	bx	lr
    118e:	4663      	mov	r3, ip
    1190:	105b      	asrs	r3, r3, #1
    1192:	d300      	bcc.n	1196 <__aeabi_idiv+0x1c2>
    1194:	4240      	negs	r0, r0
    1196:	b501      	push	{r0, lr}
    1198:	2000      	movs	r0, #0
    119a:	f000 f805 	bl	11a8 <__aeabi_idiv0>
    119e:	bd02      	pop	{r1, pc}

000011a0 <__aeabi_idivmod>:
    11a0:	2900      	cmp	r1, #0
    11a2:	d0f8      	beq.n	1196 <__aeabi_idiv+0x1c2>
    11a4:	e716      	b.n	fd4 <__aeabi_idiv>
    11a6:	4770      	bx	lr

000011a8 <__aeabi_idiv0>:
    11a8:	4770      	bx	lr
    11aa:	46c0      	nop			; (mov r8, r8)

000011ac <__aeabi_cfrcmple>:
    11ac:	4684      	mov	ip, r0
    11ae:	1c08      	adds	r0, r1, #0
    11b0:	4661      	mov	r1, ip
    11b2:	e7ff      	b.n	11b4 <__aeabi_cfcmpeq>

000011b4 <__aeabi_cfcmpeq>:
    11b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    11b6:	f000 fb47 	bl	1848 <__lesf2>
    11ba:	2800      	cmp	r0, #0
    11bc:	d401      	bmi.n	11c2 <__aeabi_cfcmpeq+0xe>
    11be:	2100      	movs	r1, #0
    11c0:	42c8      	cmn	r0, r1
    11c2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

000011c4 <__aeabi_fcmpeq>:
    11c4:	b510      	push	{r4, lr}
    11c6:	f000 fad3 	bl	1770 <__eqsf2>
    11ca:	4240      	negs	r0, r0
    11cc:	3001      	adds	r0, #1
    11ce:	bd10      	pop	{r4, pc}

000011d0 <__aeabi_fcmplt>:
    11d0:	b510      	push	{r4, lr}
    11d2:	f000 fb39 	bl	1848 <__lesf2>
    11d6:	2800      	cmp	r0, #0
    11d8:	db01      	blt.n	11de <__aeabi_fcmplt+0xe>
    11da:	2000      	movs	r0, #0
    11dc:	bd10      	pop	{r4, pc}
    11de:	2001      	movs	r0, #1
    11e0:	bd10      	pop	{r4, pc}
    11e2:	46c0      	nop			; (mov r8, r8)

000011e4 <__aeabi_fcmple>:
    11e4:	b510      	push	{r4, lr}
    11e6:	f000 fb2f 	bl	1848 <__lesf2>
    11ea:	2800      	cmp	r0, #0
    11ec:	dd01      	ble.n	11f2 <__aeabi_fcmple+0xe>
    11ee:	2000      	movs	r0, #0
    11f0:	bd10      	pop	{r4, pc}
    11f2:	2001      	movs	r0, #1
    11f4:	bd10      	pop	{r4, pc}
    11f6:	46c0      	nop			; (mov r8, r8)

000011f8 <__aeabi_fcmpgt>:
    11f8:	b510      	push	{r4, lr}
    11fa:	f000 fae1 	bl	17c0 <__gesf2>
    11fe:	2800      	cmp	r0, #0
    1200:	dc01      	bgt.n	1206 <__aeabi_fcmpgt+0xe>
    1202:	2000      	movs	r0, #0
    1204:	bd10      	pop	{r4, pc}
    1206:	2001      	movs	r0, #1
    1208:	bd10      	pop	{r4, pc}
    120a:	46c0      	nop			; (mov r8, r8)

0000120c <__aeabi_fcmpge>:
    120c:	b510      	push	{r4, lr}
    120e:	f000 fad7 	bl	17c0 <__gesf2>
    1212:	2800      	cmp	r0, #0
    1214:	da01      	bge.n	121a <__aeabi_fcmpge+0xe>
    1216:	2000      	movs	r0, #0
    1218:	bd10      	pop	{r4, pc}
    121a:	2001      	movs	r0, #1
    121c:	bd10      	pop	{r4, pc}
    121e:	46c0      	nop			; (mov r8, r8)

00001220 <__aeabi_f2uiz>:
    1220:	219e      	movs	r1, #158	; 0x9e
    1222:	b510      	push	{r4, lr}
    1224:	05c9      	lsls	r1, r1, #23
    1226:	1c04      	adds	r4, r0, #0
    1228:	f7ff fff0 	bl	120c <__aeabi_fcmpge>
    122c:	2800      	cmp	r0, #0
    122e:	d103      	bne.n	1238 <__aeabi_f2uiz+0x18>
    1230:	1c20      	adds	r0, r4, #0
    1232:	f000 fde7 	bl	1e04 <__aeabi_f2iz>
    1236:	bd10      	pop	{r4, pc}
    1238:	219e      	movs	r1, #158	; 0x9e
    123a:	1c20      	adds	r0, r4, #0
    123c:	05c9      	lsls	r1, r1, #23
    123e:	f000 fc5b 	bl	1af8 <__aeabi_fsub>
    1242:	f000 fddf 	bl	1e04 <__aeabi_f2iz>
    1246:	2380      	movs	r3, #128	; 0x80
    1248:	061b      	lsls	r3, r3, #24
    124a:	469c      	mov	ip, r3
    124c:	4460      	add	r0, ip
    124e:	e7f2      	b.n	1236 <__aeabi_f2uiz+0x16>

00001250 <__aeabi_fadd>:
    1250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1252:	024a      	lsls	r2, r1, #9
    1254:	0243      	lsls	r3, r0, #9
    1256:	0044      	lsls	r4, r0, #1
    1258:	004e      	lsls	r6, r1, #1
    125a:	0fc5      	lsrs	r5, r0, #31
    125c:	0e24      	lsrs	r4, r4, #24
    125e:	0028      	movs	r0, r5
    1260:	099b      	lsrs	r3, r3, #6
    1262:	0e36      	lsrs	r6, r6, #24
    1264:	0fc9      	lsrs	r1, r1, #31
    1266:	0992      	lsrs	r2, r2, #6
    1268:	428d      	cmp	r5, r1
    126a:	d059      	beq.n	1320 <__aeabi_fadd+0xd0>
    126c:	1ba0      	subs	r0, r4, r6
    126e:	2800      	cmp	r0, #0
    1270:	dc00      	bgt.n	1274 <__aeabi_fadd+0x24>
    1272:	e08d      	b.n	1390 <__aeabi_fadd+0x140>
    1274:	2e00      	cmp	r6, #0
    1276:	d11a      	bne.n	12ae <__aeabi_fadd+0x5e>
    1278:	2a00      	cmp	r2, #0
    127a:	d000      	beq.n	127e <__aeabi_fadd+0x2e>
    127c:	e079      	b.n	1372 <__aeabi_fadd+0x122>
    127e:	075a      	lsls	r2, r3, #29
    1280:	d004      	beq.n	128c <__aeabi_fadd+0x3c>
    1282:	220f      	movs	r2, #15
    1284:	401a      	ands	r2, r3
    1286:	2a04      	cmp	r2, #4
    1288:	d000      	beq.n	128c <__aeabi_fadd+0x3c>
    128a:	3304      	adds	r3, #4
    128c:	015a      	lsls	r2, r3, #5
    128e:	d538      	bpl.n	1302 <__aeabi_fadd+0xb2>
    1290:	3401      	adds	r4, #1
    1292:	2cff      	cmp	r4, #255	; 0xff
    1294:	d100      	bne.n	1298 <__aeabi_fadd+0x48>
    1296:	e089      	b.n	13ac <__aeabi_fadd+0x15c>
    1298:	0028      	movs	r0, r5
    129a:	019b      	lsls	r3, r3, #6
    129c:	0a5b      	lsrs	r3, r3, #9
    129e:	b2e4      	uxtb	r4, r4
    12a0:	025b      	lsls	r3, r3, #9
    12a2:	05e4      	lsls	r4, r4, #23
    12a4:	0a5b      	lsrs	r3, r3, #9
    12a6:	4323      	orrs	r3, r4
    12a8:	07c0      	lsls	r0, r0, #31
    12aa:	4318      	orrs	r0, r3
    12ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    12ae:	2cff      	cmp	r4, #255	; 0xff
    12b0:	d0e5      	beq.n	127e <__aeabi_fadd+0x2e>
    12b2:	2180      	movs	r1, #128	; 0x80
    12b4:	04c9      	lsls	r1, r1, #19
    12b6:	430a      	orrs	r2, r1
    12b8:	281b      	cmp	r0, #27
    12ba:	dd00      	ble.n	12be <__aeabi_fadd+0x6e>
    12bc:	e089      	b.n	13d2 <__aeabi_fadd+0x182>
    12be:	0016      	movs	r6, r2
    12c0:	2120      	movs	r1, #32
    12c2:	40c6      	lsrs	r6, r0
    12c4:	1a08      	subs	r0, r1, r0
    12c6:	4082      	lsls	r2, r0
    12c8:	1e51      	subs	r1, r2, #1
    12ca:	418a      	sbcs	r2, r1
    12cc:	4332      	orrs	r2, r6
    12ce:	1a9b      	subs	r3, r3, r2
    12d0:	015a      	lsls	r2, r3, #5
    12d2:	d514      	bpl.n	12fe <__aeabi_fadd+0xae>
    12d4:	019b      	lsls	r3, r3, #6
    12d6:	099e      	lsrs	r6, r3, #6
    12d8:	0030      	movs	r0, r6
    12da:	f001 fcc5 	bl	2c68 <__clzsi2>
    12de:	3805      	subs	r0, #5
    12e0:	4086      	lsls	r6, r0
    12e2:	4284      	cmp	r4, r0
    12e4:	dc65      	bgt.n	13b2 <__aeabi_fadd+0x162>
    12e6:	1b04      	subs	r4, r0, r4
    12e8:	0033      	movs	r3, r6
    12ea:	2020      	movs	r0, #32
    12ec:	3401      	adds	r4, #1
    12ee:	40e3      	lsrs	r3, r4
    12f0:	1b04      	subs	r4, r0, r4
    12f2:	40a6      	lsls	r6, r4
    12f4:	1e72      	subs	r2, r6, #1
    12f6:	4196      	sbcs	r6, r2
    12f8:	2400      	movs	r4, #0
    12fa:	4333      	orrs	r3, r6
    12fc:	e7bf      	b.n	127e <__aeabi_fadd+0x2e>
    12fe:	075a      	lsls	r2, r3, #29
    1300:	d1bf      	bne.n	1282 <__aeabi_fadd+0x32>
    1302:	08df      	lsrs	r7, r3, #3
    1304:	0028      	movs	r0, r5
    1306:	2cff      	cmp	r4, #255	; 0xff
    1308:	d12f      	bne.n	136a <__aeabi_fadd+0x11a>
    130a:	2f00      	cmp	r7, #0
    130c:	d100      	bne.n	1310 <__aeabi_fadd+0xc0>
    130e:	e087      	b.n	1420 <__aeabi_fadd+0x1d0>
    1310:	2280      	movs	r2, #128	; 0x80
    1312:	03d2      	lsls	r2, r2, #15
    1314:	0013      	movs	r3, r2
    1316:	433b      	orrs	r3, r7
    1318:	025b      	lsls	r3, r3, #9
    131a:	0a5b      	lsrs	r3, r3, #9
    131c:	24ff      	movs	r4, #255	; 0xff
    131e:	e7bf      	b.n	12a0 <__aeabi_fadd+0x50>
    1320:	1ba1      	subs	r1, r4, r6
    1322:	2900      	cmp	r1, #0
    1324:	dd49      	ble.n	13ba <__aeabi_fadd+0x16a>
    1326:	2e00      	cmp	r6, #0
    1328:	d029      	beq.n	137e <__aeabi_fadd+0x12e>
    132a:	2cff      	cmp	r4, #255	; 0xff
    132c:	d0a7      	beq.n	127e <__aeabi_fadd+0x2e>
    132e:	2680      	movs	r6, #128	; 0x80
    1330:	04f6      	lsls	r6, r6, #19
    1332:	4332      	orrs	r2, r6
    1334:	291b      	cmp	r1, #27
    1336:	dd00      	ble.n	133a <__aeabi_fadd+0xea>
    1338:	e08d      	b.n	1456 <__aeabi_fadd+0x206>
    133a:	0017      	movs	r7, r2
    133c:	2620      	movs	r6, #32
    133e:	40cf      	lsrs	r7, r1
    1340:	1a71      	subs	r1, r6, r1
    1342:	408a      	lsls	r2, r1
    1344:	1e51      	subs	r1, r2, #1
    1346:	418a      	sbcs	r2, r1
    1348:	433a      	orrs	r2, r7
    134a:	189b      	adds	r3, r3, r2
    134c:	015a      	lsls	r2, r3, #5
    134e:	d5d6      	bpl.n	12fe <__aeabi_fadd+0xae>
    1350:	3401      	adds	r4, #1
    1352:	2cff      	cmp	r4, #255	; 0xff
    1354:	d064      	beq.n	1420 <__aeabi_fadd+0x1d0>
    1356:	2201      	movs	r2, #1
    1358:	4976      	ldr	r1, [pc, #472]	; (1534 <__aeabi_fadd+0x2e4>)
    135a:	401a      	ands	r2, r3
    135c:	085b      	lsrs	r3, r3, #1
    135e:	400b      	ands	r3, r1
    1360:	4313      	orrs	r3, r2
    1362:	e78c      	b.n	127e <__aeabi_fadd+0x2e>
    1364:	1e03      	subs	r3, r0, #0
    1366:	d1ca      	bne.n	12fe <__aeabi_fadd+0xae>
    1368:	2000      	movs	r0, #0
    136a:	027b      	lsls	r3, r7, #9
    136c:	0a5b      	lsrs	r3, r3, #9
    136e:	b2e4      	uxtb	r4, r4
    1370:	e796      	b.n	12a0 <__aeabi_fadd+0x50>
    1372:	3801      	subs	r0, #1
    1374:	2800      	cmp	r0, #0
    1376:	d0aa      	beq.n	12ce <__aeabi_fadd+0x7e>
    1378:	2cff      	cmp	r4, #255	; 0xff
    137a:	d19d      	bne.n	12b8 <__aeabi_fadd+0x68>
    137c:	e77f      	b.n	127e <__aeabi_fadd+0x2e>
    137e:	2a00      	cmp	r2, #0
    1380:	d100      	bne.n	1384 <__aeabi_fadd+0x134>
    1382:	e77c      	b.n	127e <__aeabi_fadd+0x2e>
    1384:	3901      	subs	r1, #1
    1386:	2900      	cmp	r1, #0
    1388:	d0df      	beq.n	134a <__aeabi_fadd+0xfa>
    138a:	2cff      	cmp	r4, #255	; 0xff
    138c:	d1d2      	bne.n	1334 <__aeabi_fadd+0xe4>
    138e:	e776      	b.n	127e <__aeabi_fadd+0x2e>
    1390:	2800      	cmp	r0, #0
    1392:	d120      	bne.n	13d6 <__aeabi_fadd+0x186>
    1394:	1c60      	adds	r0, r4, #1
    1396:	b2c0      	uxtb	r0, r0
    1398:	2801      	cmp	r0, #1
    139a:	dd53      	ble.n	1444 <__aeabi_fadd+0x1f4>
    139c:	2780      	movs	r7, #128	; 0x80
    139e:	1a9e      	subs	r6, r3, r2
    13a0:	04ff      	lsls	r7, r7, #19
    13a2:	4037      	ands	r7, r6
    13a4:	d02f      	beq.n	1406 <__aeabi_fadd+0x1b6>
    13a6:	1ad6      	subs	r6, r2, r3
    13a8:	000d      	movs	r5, r1
    13aa:	e795      	b.n	12d8 <__aeabi_fadd+0x88>
    13ac:	0028      	movs	r0, r5
    13ae:	2300      	movs	r3, #0
    13b0:	e776      	b.n	12a0 <__aeabi_fadd+0x50>
    13b2:	4b61      	ldr	r3, [pc, #388]	; (1538 <__aeabi_fadd+0x2e8>)
    13b4:	1a24      	subs	r4, r4, r0
    13b6:	4033      	ands	r3, r6
    13b8:	e761      	b.n	127e <__aeabi_fadd+0x2e>
    13ba:	2900      	cmp	r1, #0
    13bc:	d14d      	bne.n	145a <__aeabi_fadd+0x20a>
    13be:	1c61      	adds	r1, r4, #1
    13c0:	b2ce      	uxtb	r6, r1
    13c2:	2e01      	cmp	r6, #1
    13c4:	dd2f      	ble.n	1426 <__aeabi_fadd+0x1d6>
    13c6:	29ff      	cmp	r1, #255	; 0xff
    13c8:	d02a      	beq.n	1420 <__aeabi_fadd+0x1d0>
    13ca:	189b      	adds	r3, r3, r2
    13cc:	085b      	lsrs	r3, r3, #1
    13ce:	000c      	movs	r4, r1
    13d0:	e755      	b.n	127e <__aeabi_fadd+0x2e>
    13d2:	2201      	movs	r2, #1
    13d4:	e77b      	b.n	12ce <__aeabi_fadd+0x7e>
    13d6:	2c00      	cmp	r4, #0
    13d8:	d11b      	bne.n	1412 <__aeabi_fadd+0x1c2>
    13da:	2b00      	cmp	r3, #0
    13dc:	d05b      	beq.n	1496 <__aeabi_fadd+0x246>
    13de:	43c0      	mvns	r0, r0
    13e0:	2800      	cmp	r0, #0
    13e2:	d00c      	beq.n	13fe <__aeabi_fadd+0x1ae>
    13e4:	2eff      	cmp	r6, #255	; 0xff
    13e6:	d07e      	beq.n	14e6 <__aeabi_fadd+0x296>
    13e8:	281b      	cmp	r0, #27
    13ea:	dd00      	ble.n	13ee <__aeabi_fadd+0x19e>
    13ec:	e092      	b.n	1514 <__aeabi_fadd+0x2c4>
    13ee:	001d      	movs	r5, r3
    13f0:	2420      	movs	r4, #32
    13f2:	40c5      	lsrs	r5, r0
    13f4:	1a20      	subs	r0, r4, r0
    13f6:	4083      	lsls	r3, r0
    13f8:	1e58      	subs	r0, r3, #1
    13fa:	4183      	sbcs	r3, r0
    13fc:	432b      	orrs	r3, r5
    13fe:	1ad3      	subs	r3, r2, r3
    1400:	0034      	movs	r4, r6
    1402:	000d      	movs	r5, r1
    1404:	e764      	b.n	12d0 <__aeabi_fadd+0x80>
    1406:	2e00      	cmp	r6, #0
    1408:	d000      	beq.n	140c <__aeabi_fadd+0x1bc>
    140a:	e765      	b.n	12d8 <__aeabi_fadd+0x88>
    140c:	2000      	movs	r0, #0
    140e:	2400      	movs	r4, #0
    1410:	e7ab      	b.n	136a <__aeabi_fadd+0x11a>
    1412:	2eff      	cmp	r6, #255	; 0xff
    1414:	d067      	beq.n	14e6 <__aeabi_fadd+0x296>
    1416:	2480      	movs	r4, #128	; 0x80
    1418:	04e4      	lsls	r4, r4, #19
    141a:	4240      	negs	r0, r0
    141c:	4323      	orrs	r3, r4
    141e:	e7e3      	b.n	13e8 <__aeabi_fadd+0x198>
    1420:	24ff      	movs	r4, #255	; 0xff
    1422:	2300      	movs	r3, #0
    1424:	e73c      	b.n	12a0 <__aeabi_fadd+0x50>
    1426:	2c00      	cmp	r4, #0
    1428:	d161      	bne.n	14ee <__aeabi_fadd+0x29e>
    142a:	2b00      	cmp	r3, #0
    142c:	d07e      	beq.n	152c <__aeabi_fadd+0x2dc>
    142e:	2a00      	cmp	r2, #0
    1430:	d100      	bne.n	1434 <__aeabi_fadd+0x1e4>
    1432:	e724      	b.n	127e <__aeabi_fadd+0x2e>
    1434:	189b      	adds	r3, r3, r2
    1436:	015a      	lsls	r2, r3, #5
    1438:	d400      	bmi.n	143c <__aeabi_fadd+0x1ec>
    143a:	e760      	b.n	12fe <__aeabi_fadd+0xae>
    143c:	4a3e      	ldr	r2, [pc, #248]	; (1538 <__aeabi_fadd+0x2e8>)
    143e:	000c      	movs	r4, r1
    1440:	4013      	ands	r3, r2
    1442:	e71c      	b.n	127e <__aeabi_fadd+0x2e>
    1444:	2c00      	cmp	r4, #0
    1446:	d11e      	bne.n	1486 <__aeabi_fadd+0x236>
    1448:	2b00      	cmp	r3, #0
    144a:	d12f      	bne.n	14ac <__aeabi_fadd+0x25c>
    144c:	2a00      	cmp	r2, #0
    144e:	d066      	beq.n	151e <__aeabi_fadd+0x2ce>
    1450:	0013      	movs	r3, r2
    1452:	000d      	movs	r5, r1
    1454:	e713      	b.n	127e <__aeabi_fadd+0x2e>
    1456:	2201      	movs	r2, #1
    1458:	e777      	b.n	134a <__aeabi_fadd+0xfa>
    145a:	2c00      	cmp	r4, #0
    145c:	d11f      	bne.n	149e <__aeabi_fadd+0x24e>
    145e:	2b00      	cmp	r3, #0
    1460:	d05a      	beq.n	1518 <__aeabi_fadd+0x2c8>
    1462:	43c9      	mvns	r1, r1
    1464:	2900      	cmp	r1, #0
    1466:	d00b      	beq.n	1480 <__aeabi_fadd+0x230>
    1468:	2eff      	cmp	r6, #255	; 0xff
    146a:	d050      	beq.n	150e <__aeabi_fadd+0x2be>
    146c:	291b      	cmp	r1, #27
    146e:	dc5f      	bgt.n	1530 <__aeabi_fadd+0x2e0>
    1470:	001f      	movs	r7, r3
    1472:	2420      	movs	r4, #32
    1474:	40cf      	lsrs	r7, r1
    1476:	1a61      	subs	r1, r4, r1
    1478:	408b      	lsls	r3, r1
    147a:	1e59      	subs	r1, r3, #1
    147c:	418b      	sbcs	r3, r1
    147e:	433b      	orrs	r3, r7
    1480:	189b      	adds	r3, r3, r2
    1482:	0034      	movs	r4, r6
    1484:	e762      	b.n	134c <__aeabi_fadd+0xfc>
    1486:	2b00      	cmp	r3, #0
    1488:	d11c      	bne.n	14c4 <__aeabi_fadd+0x274>
    148a:	2a00      	cmp	r2, #0
    148c:	d04a      	beq.n	1524 <__aeabi_fadd+0x2d4>
    148e:	0013      	movs	r3, r2
    1490:	000d      	movs	r5, r1
    1492:	24ff      	movs	r4, #255	; 0xff
    1494:	e6f3      	b.n	127e <__aeabi_fadd+0x2e>
    1496:	0013      	movs	r3, r2
    1498:	0034      	movs	r4, r6
    149a:	000d      	movs	r5, r1
    149c:	e6ef      	b.n	127e <__aeabi_fadd+0x2e>
    149e:	2eff      	cmp	r6, #255	; 0xff
    14a0:	d035      	beq.n	150e <__aeabi_fadd+0x2be>
    14a2:	2480      	movs	r4, #128	; 0x80
    14a4:	04e4      	lsls	r4, r4, #19
    14a6:	4249      	negs	r1, r1
    14a8:	4323      	orrs	r3, r4
    14aa:	e7df      	b.n	146c <__aeabi_fadd+0x21c>
    14ac:	2a00      	cmp	r2, #0
    14ae:	d100      	bne.n	14b2 <__aeabi_fadd+0x262>
    14b0:	e6e5      	b.n	127e <__aeabi_fadd+0x2e>
    14b2:	2780      	movs	r7, #128	; 0x80
    14b4:	1a98      	subs	r0, r3, r2
    14b6:	04ff      	lsls	r7, r7, #19
    14b8:	4007      	ands	r7, r0
    14ba:	d100      	bne.n	14be <__aeabi_fadd+0x26e>
    14bc:	e752      	b.n	1364 <__aeabi_fadd+0x114>
    14be:	1ad3      	subs	r3, r2, r3
    14c0:	000d      	movs	r5, r1
    14c2:	e6dc      	b.n	127e <__aeabi_fadd+0x2e>
    14c4:	24ff      	movs	r4, #255	; 0xff
    14c6:	2a00      	cmp	r2, #0
    14c8:	d100      	bne.n	14cc <__aeabi_fadd+0x27c>
    14ca:	e6d8      	b.n	127e <__aeabi_fadd+0x2e>
    14cc:	2080      	movs	r0, #128	; 0x80
    14ce:	08db      	lsrs	r3, r3, #3
    14d0:	03c0      	lsls	r0, r0, #15
    14d2:	4203      	tst	r3, r0
    14d4:	d004      	beq.n	14e0 <__aeabi_fadd+0x290>
    14d6:	08d2      	lsrs	r2, r2, #3
    14d8:	4202      	tst	r2, r0
    14da:	d101      	bne.n	14e0 <__aeabi_fadd+0x290>
    14dc:	0013      	movs	r3, r2
    14de:	000d      	movs	r5, r1
    14e0:	00db      	lsls	r3, r3, #3
    14e2:	24ff      	movs	r4, #255	; 0xff
    14e4:	e6cb      	b.n	127e <__aeabi_fadd+0x2e>
    14e6:	0013      	movs	r3, r2
    14e8:	24ff      	movs	r4, #255	; 0xff
    14ea:	000d      	movs	r5, r1
    14ec:	e6c7      	b.n	127e <__aeabi_fadd+0x2e>
    14ee:	2b00      	cmp	r3, #0
    14f0:	d00d      	beq.n	150e <__aeabi_fadd+0x2be>
    14f2:	24ff      	movs	r4, #255	; 0xff
    14f4:	2a00      	cmp	r2, #0
    14f6:	d100      	bne.n	14fa <__aeabi_fadd+0x2aa>
    14f8:	e6c1      	b.n	127e <__aeabi_fadd+0x2e>
    14fa:	2180      	movs	r1, #128	; 0x80
    14fc:	08db      	lsrs	r3, r3, #3
    14fe:	03c9      	lsls	r1, r1, #15
    1500:	420b      	tst	r3, r1
    1502:	d0ed      	beq.n	14e0 <__aeabi_fadd+0x290>
    1504:	08d2      	lsrs	r2, r2, #3
    1506:	420a      	tst	r2, r1
    1508:	d1ea      	bne.n	14e0 <__aeabi_fadd+0x290>
    150a:	0013      	movs	r3, r2
    150c:	e7e8      	b.n	14e0 <__aeabi_fadd+0x290>
    150e:	0013      	movs	r3, r2
    1510:	24ff      	movs	r4, #255	; 0xff
    1512:	e6b4      	b.n	127e <__aeabi_fadd+0x2e>
    1514:	2301      	movs	r3, #1
    1516:	e772      	b.n	13fe <__aeabi_fadd+0x1ae>
    1518:	0013      	movs	r3, r2
    151a:	0034      	movs	r4, r6
    151c:	e6af      	b.n	127e <__aeabi_fadd+0x2e>
    151e:	2700      	movs	r7, #0
    1520:	2000      	movs	r0, #0
    1522:	e722      	b.n	136a <__aeabi_fadd+0x11a>
    1524:	2780      	movs	r7, #128	; 0x80
    1526:	2000      	movs	r0, #0
    1528:	03ff      	lsls	r7, r7, #15
    152a:	e6f1      	b.n	1310 <__aeabi_fadd+0xc0>
    152c:	0013      	movs	r3, r2
    152e:	e6a6      	b.n	127e <__aeabi_fadd+0x2e>
    1530:	2301      	movs	r3, #1
    1532:	e7a5      	b.n	1480 <__aeabi_fadd+0x230>
    1534:	7dffffff 	.word	0x7dffffff
    1538:	fbffffff 	.word	0xfbffffff

0000153c <__aeabi_fdiv>:
    153c:	b5f0      	push	{r4, r5, r6, r7, lr}
    153e:	4656      	mov	r6, sl
    1540:	4644      	mov	r4, r8
    1542:	465f      	mov	r7, fp
    1544:	464d      	mov	r5, r9
    1546:	b4f0      	push	{r4, r5, r6, r7}
    1548:	0244      	lsls	r4, r0, #9
    154a:	0046      	lsls	r6, r0, #1
    154c:	0fc7      	lsrs	r7, r0, #31
    154e:	b083      	sub	sp, #12
    1550:	4688      	mov	r8, r1
    1552:	0a65      	lsrs	r5, r4, #9
    1554:	0e36      	lsrs	r6, r6, #24
    1556:	46ba      	mov	sl, r7
    1558:	d03d      	beq.n	15d6 <__aeabi_fdiv+0x9a>
    155a:	2eff      	cmp	r6, #255	; 0xff
    155c:	d022      	beq.n	15a4 <__aeabi_fdiv+0x68>
    155e:	2300      	movs	r3, #0
    1560:	00ec      	lsls	r4, r5, #3
    1562:	2580      	movs	r5, #128	; 0x80
    1564:	4699      	mov	r9, r3
    1566:	469b      	mov	fp, r3
    1568:	04ed      	lsls	r5, r5, #19
    156a:	4325      	orrs	r5, r4
    156c:	3e7f      	subs	r6, #127	; 0x7f
    156e:	4643      	mov	r3, r8
    1570:	025c      	lsls	r4, r3, #9
    1572:	0058      	lsls	r0, r3, #1
    1574:	0fdb      	lsrs	r3, r3, #31
    1576:	0a64      	lsrs	r4, r4, #9
    1578:	0e00      	lsrs	r0, r0, #24
    157a:	4698      	mov	r8, r3
    157c:	d036      	beq.n	15ec <__aeabi_fdiv+0xb0>
    157e:	28ff      	cmp	r0, #255	; 0xff
    1580:	d030      	beq.n	15e4 <__aeabi_fdiv+0xa8>
    1582:	2380      	movs	r3, #128	; 0x80
    1584:	2100      	movs	r1, #0
    1586:	00e4      	lsls	r4, r4, #3
    1588:	04db      	lsls	r3, r3, #19
    158a:	431c      	orrs	r4, r3
    158c:	387f      	subs	r0, #127	; 0x7f
    158e:	1a30      	subs	r0, r6, r0
    1590:	9001      	str	r0, [sp, #4]
    1592:	4648      	mov	r0, r9
    1594:	4642      	mov	r2, r8
    1596:	4308      	orrs	r0, r1
    1598:	4e72      	ldr	r6, [pc, #456]	; (1764 <__aeabi_fdiv+0x228>)
    159a:	0080      	lsls	r0, r0, #2
    159c:	5830      	ldr	r0, [r6, r0]
    159e:	407a      	eors	r2, r7
    15a0:	0013      	movs	r3, r2
    15a2:	4687      	mov	pc, r0
    15a4:	2d00      	cmp	r5, #0
    15a6:	d144      	bne.n	1632 <__aeabi_fdiv+0xf6>
    15a8:	2308      	movs	r3, #8
    15aa:	4699      	mov	r9, r3
    15ac:	3b06      	subs	r3, #6
    15ae:	469b      	mov	fp, r3
    15b0:	e7dd      	b.n	156e <__aeabi_fdiv+0x32>
    15b2:	2201      	movs	r2, #1
    15b4:	20ff      	movs	r0, #255	; 0xff
    15b6:	2400      	movs	r4, #0
    15b8:	401a      	ands	r2, r3
    15ba:	0264      	lsls	r4, r4, #9
    15bc:	05c3      	lsls	r3, r0, #23
    15be:	0a64      	lsrs	r4, r4, #9
    15c0:	07d2      	lsls	r2, r2, #31
    15c2:	431c      	orrs	r4, r3
    15c4:	4314      	orrs	r4, r2
    15c6:	0020      	movs	r0, r4
    15c8:	b003      	add	sp, #12
    15ca:	bc3c      	pop	{r2, r3, r4, r5}
    15cc:	4690      	mov	r8, r2
    15ce:	4699      	mov	r9, r3
    15d0:	46a2      	mov	sl, r4
    15d2:	46ab      	mov	fp, r5
    15d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    15d6:	2d00      	cmp	r5, #0
    15d8:	d120      	bne.n	161c <__aeabi_fdiv+0xe0>
    15da:	2304      	movs	r3, #4
    15dc:	4699      	mov	r9, r3
    15de:	3b03      	subs	r3, #3
    15e0:	469b      	mov	fp, r3
    15e2:	e7c4      	b.n	156e <__aeabi_fdiv+0x32>
    15e4:	2c00      	cmp	r4, #0
    15e6:	d117      	bne.n	1618 <__aeabi_fdiv+0xdc>
    15e8:	2102      	movs	r1, #2
    15ea:	e002      	b.n	15f2 <__aeabi_fdiv+0xb6>
    15ec:	2c00      	cmp	r4, #0
    15ee:	d10a      	bne.n	1606 <__aeabi_fdiv+0xca>
    15f0:	2101      	movs	r1, #1
    15f2:	1a32      	subs	r2, r6, r0
    15f4:	9201      	str	r2, [sp, #4]
    15f6:	464a      	mov	r2, r9
    15f8:	4643      	mov	r3, r8
    15fa:	430a      	orrs	r2, r1
    15fc:	485a      	ldr	r0, [pc, #360]	; (1768 <__aeabi_fdiv+0x22c>)
    15fe:	0092      	lsls	r2, r2, #2
    1600:	5882      	ldr	r2, [r0, r2]
    1602:	407b      	eors	r3, r7
    1604:	4697      	mov	pc, r2
    1606:	0020      	movs	r0, r4
    1608:	f001 fb2e 	bl	2c68 <__clzsi2>
    160c:	1f43      	subs	r3, r0, #5
    160e:	3076      	adds	r0, #118	; 0x76
    1610:	409c      	lsls	r4, r3
    1612:	4240      	negs	r0, r0
    1614:	2100      	movs	r1, #0
    1616:	e7ba      	b.n	158e <__aeabi_fdiv+0x52>
    1618:	2103      	movs	r1, #3
    161a:	e7b8      	b.n	158e <__aeabi_fdiv+0x52>
    161c:	0028      	movs	r0, r5
    161e:	f001 fb23 	bl	2c68 <__clzsi2>
    1622:	1f43      	subs	r3, r0, #5
    1624:	409d      	lsls	r5, r3
    1626:	2300      	movs	r3, #0
    1628:	3076      	adds	r0, #118	; 0x76
    162a:	4246      	negs	r6, r0
    162c:	4699      	mov	r9, r3
    162e:	469b      	mov	fp, r3
    1630:	e79d      	b.n	156e <__aeabi_fdiv+0x32>
    1632:	230c      	movs	r3, #12
    1634:	4699      	mov	r9, r3
    1636:	3b09      	subs	r3, #9
    1638:	469b      	mov	fp, r3
    163a:	e798      	b.n	156e <__aeabi_fdiv+0x32>
    163c:	2480      	movs	r4, #128	; 0x80
    163e:	2200      	movs	r2, #0
    1640:	03e4      	lsls	r4, r4, #15
    1642:	20ff      	movs	r0, #255	; 0xff
    1644:	e7b9      	b.n	15ba <__aeabi_fdiv+0x7e>
    1646:	2400      	movs	r4, #0
    1648:	46c2      	mov	sl, r8
    164a:	468b      	mov	fp, r1
    164c:	465a      	mov	r2, fp
    164e:	4653      	mov	r3, sl
    1650:	2a02      	cmp	r2, #2
    1652:	d0ae      	beq.n	15b2 <__aeabi_fdiv+0x76>
    1654:	2a03      	cmp	r2, #3
    1656:	d07d      	beq.n	1754 <__aeabi_fdiv+0x218>
    1658:	2a01      	cmp	r2, #1
    165a:	d131      	bne.n	16c0 <__aeabi_fdiv+0x184>
    165c:	2201      	movs	r2, #1
    165e:	2000      	movs	r0, #0
    1660:	401a      	ands	r2, r3
    1662:	2400      	movs	r4, #0
    1664:	e7a9      	b.n	15ba <__aeabi_fdiv+0x7e>
    1666:	2201      	movs	r2, #1
    1668:	1a10      	subs	r0, r2, r0
    166a:	281b      	cmp	r0, #27
    166c:	dd56      	ble.n	171c <__aeabi_fdiv+0x1e0>
    166e:	401a      	ands	r2, r3
    1670:	2000      	movs	r0, #0
    1672:	2400      	movs	r4, #0
    1674:	e7a1      	b.n	15ba <__aeabi_fdiv+0x7e>
    1676:	2380      	movs	r3, #128	; 0x80
    1678:	03db      	lsls	r3, r3, #15
    167a:	421d      	tst	r5, r3
    167c:	d14b      	bne.n	1716 <__aeabi_fdiv+0x1da>
    167e:	2380      	movs	r3, #128	; 0x80
    1680:	03db      	lsls	r3, r3, #15
    1682:	432b      	orrs	r3, r5
    1684:	025c      	lsls	r4, r3, #9
    1686:	0a64      	lsrs	r4, r4, #9
    1688:	003a      	movs	r2, r7
    168a:	20ff      	movs	r0, #255	; 0xff
    168c:	e795      	b.n	15ba <__aeabi_fdiv+0x7e>
    168e:	016d      	lsls	r5, r5, #5
    1690:	0160      	lsls	r0, r4, #5
    1692:	4285      	cmp	r5, r0
    1694:	d230      	bcs.n	16f8 <__aeabi_fdiv+0x1bc>
    1696:	9a01      	ldr	r2, [sp, #4]
    1698:	2400      	movs	r4, #0
    169a:	3a01      	subs	r2, #1
    169c:	9201      	str	r2, [sp, #4]
    169e:	221b      	movs	r2, #27
    16a0:	2701      	movs	r7, #1
    16a2:	0029      	movs	r1, r5
    16a4:	0064      	lsls	r4, r4, #1
    16a6:	006d      	lsls	r5, r5, #1
    16a8:	2900      	cmp	r1, #0
    16aa:	db01      	blt.n	16b0 <__aeabi_fdiv+0x174>
    16ac:	42a8      	cmp	r0, r5
    16ae:	d801      	bhi.n	16b4 <__aeabi_fdiv+0x178>
    16b0:	1a2d      	subs	r5, r5, r0
    16b2:	433c      	orrs	r4, r7
    16b4:	3a01      	subs	r2, #1
    16b6:	2a00      	cmp	r2, #0
    16b8:	d1f3      	bne.n	16a2 <__aeabi_fdiv+0x166>
    16ba:	1e6a      	subs	r2, r5, #1
    16bc:	4195      	sbcs	r5, r2
    16be:	432c      	orrs	r4, r5
    16c0:	9801      	ldr	r0, [sp, #4]
    16c2:	307f      	adds	r0, #127	; 0x7f
    16c4:	2800      	cmp	r0, #0
    16c6:	ddce      	ble.n	1666 <__aeabi_fdiv+0x12a>
    16c8:	0762      	lsls	r2, r4, #29
    16ca:	d004      	beq.n	16d6 <__aeabi_fdiv+0x19a>
    16cc:	220f      	movs	r2, #15
    16ce:	4022      	ands	r2, r4
    16d0:	2a04      	cmp	r2, #4
    16d2:	d000      	beq.n	16d6 <__aeabi_fdiv+0x19a>
    16d4:	3404      	adds	r4, #4
    16d6:	0122      	lsls	r2, r4, #4
    16d8:	d503      	bpl.n	16e2 <__aeabi_fdiv+0x1a6>
    16da:	4a24      	ldr	r2, [pc, #144]	; (176c <__aeabi_fdiv+0x230>)
    16dc:	9801      	ldr	r0, [sp, #4]
    16de:	4014      	ands	r4, r2
    16e0:	3080      	adds	r0, #128	; 0x80
    16e2:	28fe      	cmp	r0, #254	; 0xfe
    16e4:	dd00      	ble.n	16e8 <__aeabi_fdiv+0x1ac>
    16e6:	e764      	b.n	15b2 <__aeabi_fdiv+0x76>
    16e8:	2201      	movs	r2, #1
    16ea:	01a4      	lsls	r4, r4, #6
    16ec:	0a64      	lsrs	r4, r4, #9
    16ee:	b2c0      	uxtb	r0, r0
    16f0:	401a      	ands	r2, r3
    16f2:	e762      	b.n	15ba <__aeabi_fdiv+0x7e>
    16f4:	002c      	movs	r4, r5
    16f6:	e7a9      	b.n	164c <__aeabi_fdiv+0x110>
    16f8:	1a2d      	subs	r5, r5, r0
    16fa:	221a      	movs	r2, #26
    16fc:	2401      	movs	r4, #1
    16fe:	e7cf      	b.n	16a0 <__aeabi_fdiv+0x164>
    1700:	026b      	lsls	r3, r5, #9
    1702:	d5bc      	bpl.n	167e <__aeabi_fdiv+0x142>
    1704:	2400      	movs	r4, #0
    1706:	2380      	movs	r3, #128	; 0x80
    1708:	03db      	lsls	r3, r3, #15
    170a:	431c      	orrs	r4, r3
    170c:	0264      	lsls	r4, r4, #9
    170e:	0a64      	lsrs	r4, r4, #9
    1710:	4642      	mov	r2, r8
    1712:	20ff      	movs	r0, #255	; 0xff
    1714:	e751      	b.n	15ba <__aeabi_fdiv+0x7e>
    1716:	421c      	tst	r4, r3
    1718:	d1b3      	bne.n	1682 <__aeabi_fdiv+0x146>
    171a:	e7f4      	b.n	1706 <__aeabi_fdiv+0x1ca>
    171c:	0021      	movs	r1, r4
    171e:	2220      	movs	r2, #32
    1720:	40c1      	lsrs	r1, r0
    1722:	1a10      	subs	r0, r2, r0
    1724:	4084      	lsls	r4, r0
    1726:	1e62      	subs	r2, r4, #1
    1728:	4194      	sbcs	r4, r2
    172a:	430c      	orrs	r4, r1
    172c:	0762      	lsls	r2, r4, #29
    172e:	d004      	beq.n	173a <__aeabi_fdiv+0x1fe>
    1730:	220f      	movs	r2, #15
    1732:	4022      	ands	r2, r4
    1734:	2a04      	cmp	r2, #4
    1736:	d000      	beq.n	173a <__aeabi_fdiv+0x1fe>
    1738:	3404      	adds	r4, #4
    173a:	0162      	lsls	r2, r4, #5
    173c:	d504      	bpl.n	1748 <__aeabi_fdiv+0x20c>
    173e:	2201      	movs	r2, #1
    1740:	2001      	movs	r0, #1
    1742:	401a      	ands	r2, r3
    1744:	2400      	movs	r4, #0
    1746:	e738      	b.n	15ba <__aeabi_fdiv+0x7e>
    1748:	2201      	movs	r2, #1
    174a:	01a4      	lsls	r4, r4, #6
    174c:	0a64      	lsrs	r4, r4, #9
    174e:	401a      	ands	r2, r3
    1750:	2000      	movs	r0, #0
    1752:	e732      	b.n	15ba <__aeabi_fdiv+0x7e>
    1754:	2380      	movs	r3, #128	; 0x80
    1756:	03db      	lsls	r3, r3, #15
    1758:	431c      	orrs	r4, r3
    175a:	0264      	lsls	r4, r4, #9
    175c:	0a64      	lsrs	r4, r4, #9
    175e:	4652      	mov	r2, sl
    1760:	20ff      	movs	r0, #255	; 0xff
    1762:	e72a      	b.n	15ba <__aeabi_fdiv+0x7e>
    1764:	00002cf0 	.word	0x00002cf0
    1768:	00002d30 	.word	0x00002d30
    176c:	f7ffffff 	.word	0xf7ffffff

00001770 <__eqsf2>:
    1770:	0243      	lsls	r3, r0, #9
    1772:	b570      	push	{r4, r5, r6, lr}
    1774:	0042      	lsls	r2, r0, #1
    1776:	004c      	lsls	r4, r1, #1
    1778:	0a5d      	lsrs	r5, r3, #9
    177a:	0fc3      	lsrs	r3, r0, #31
    177c:	0248      	lsls	r0, r1, #9
    177e:	0e12      	lsrs	r2, r2, #24
    1780:	0a46      	lsrs	r6, r0, #9
    1782:	0e24      	lsrs	r4, r4, #24
    1784:	0fc9      	lsrs	r1, r1, #31
    1786:	2aff      	cmp	r2, #255	; 0xff
    1788:	d00f      	beq.n	17aa <__eqsf2+0x3a>
    178a:	2cff      	cmp	r4, #255	; 0xff
    178c:	d011      	beq.n	17b2 <__eqsf2+0x42>
    178e:	2001      	movs	r0, #1
    1790:	42a2      	cmp	r2, r4
    1792:	d000      	beq.n	1796 <__eqsf2+0x26>
    1794:	bd70      	pop	{r4, r5, r6, pc}
    1796:	42b5      	cmp	r5, r6
    1798:	d1fc      	bne.n	1794 <__eqsf2+0x24>
    179a:	428b      	cmp	r3, r1
    179c:	d00d      	beq.n	17ba <__eqsf2+0x4a>
    179e:	2a00      	cmp	r2, #0
    17a0:	d1f8      	bne.n	1794 <__eqsf2+0x24>
    17a2:	0028      	movs	r0, r5
    17a4:	1e43      	subs	r3, r0, #1
    17a6:	4198      	sbcs	r0, r3
    17a8:	e7f4      	b.n	1794 <__eqsf2+0x24>
    17aa:	2001      	movs	r0, #1
    17ac:	2d00      	cmp	r5, #0
    17ae:	d1f1      	bne.n	1794 <__eqsf2+0x24>
    17b0:	e7eb      	b.n	178a <__eqsf2+0x1a>
    17b2:	2001      	movs	r0, #1
    17b4:	2e00      	cmp	r6, #0
    17b6:	d1ed      	bne.n	1794 <__eqsf2+0x24>
    17b8:	e7e9      	b.n	178e <__eqsf2+0x1e>
    17ba:	2000      	movs	r0, #0
    17bc:	e7ea      	b.n	1794 <__eqsf2+0x24>
    17be:	46c0      	nop			; (mov r8, r8)

000017c0 <__gesf2>:
    17c0:	0243      	lsls	r3, r0, #9
    17c2:	b5f0      	push	{r4, r5, r6, r7, lr}
    17c4:	0042      	lsls	r2, r0, #1
    17c6:	0a5d      	lsrs	r5, r3, #9
    17c8:	0fc3      	lsrs	r3, r0, #31
    17ca:	0248      	lsls	r0, r1, #9
    17cc:	0a44      	lsrs	r4, r0, #9
    17ce:	0048      	lsls	r0, r1, #1
    17d0:	0e12      	lsrs	r2, r2, #24
    17d2:	0e00      	lsrs	r0, r0, #24
    17d4:	0fc9      	lsrs	r1, r1, #31
    17d6:	2aff      	cmp	r2, #255	; 0xff
    17d8:	d01f      	beq.n	181a <__gesf2+0x5a>
    17da:	28ff      	cmp	r0, #255	; 0xff
    17dc:	d022      	beq.n	1824 <__gesf2+0x64>
    17de:	2a00      	cmp	r2, #0
    17e0:	d109      	bne.n	17f6 <__gesf2+0x36>
    17e2:	426e      	negs	r6, r5
    17e4:	416e      	adcs	r6, r5
    17e6:	2800      	cmp	r0, #0
    17e8:	d10f      	bne.n	180a <__gesf2+0x4a>
    17ea:	2c00      	cmp	r4, #0
    17ec:	d10d      	bne.n	180a <__gesf2+0x4a>
    17ee:	2000      	movs	r0, #0
    17f0:	2d00      	cmp	r5, #0
    17f2:	d009      	beq.n	1808 <__gesf2+0x48>
    17f4:	e005      	b.n	1802 <__gesf2+0x42>
    17f6:	2800      	cmp	r0, #0
    17f8:	d101      	bne.n	17fe <__gesf2+0x3e>
    17fa:	2c00      	cmp	r4, #0
    17fc:	d001      	beq.n	1802 <__gesf2+0x42>
    17fe:	428b      	cmp	r3, r1
    1800:	d013      	beq.n	182a <__gesf2+0x6a>
    1802:	4258      	negs	r0, r3
    1804:	2301      	movs	r3, #1
    1806:	4318      	orrs	r0, r3
    1808:	bdf0      	pop	{r4, r5, r6, r7, pc}
    180a:	2e00      	cmp	r6, #0
    180c:	d0f7      	beq.n	17fe <__gesf2+0x3e>
    180e:	4248      	negs	r0, r1
    1810:	4141      	adcs	r1, r0
    1812:	2001      	movs	r0, #1
    1814:	4249      	negs	r1, r1
    1816:	4308      	orrs	r0, r1
    1818:	e7f6      	b.n	1808 <__gesf2+0x48>
    181a:	2d00      	cmp	r5, #0
    181c:	d0dd      	beq.n	17da <__gesf2+0x1a>
    181e:	2002      	movs	r0, #2
    1820:	4240      	negs	r0, r0
    1822:	e7f1      	b.n	1808 <__gesf2+0x48>
    1824:	2c00      	cmp	r4, #0
    1826:	d0da      	beq.n	17de <__gesf2+0x1e>
    1828:	e7f9      	b.n	181e <__gesf2+0x5e>
    182a:	4282      	cmp	r2, r0
    182c:	dce9      	bgt.n	1802 <__gesf2+0x42>
    182e:	db04      	blt.n	183a <__gesf2+0x7a>
    1830:	42a5      	cmp	r5, r4
    1832:	d8e6      	bhi.n	1802 <__gesf2+0x42>
    1834:	2000      	movs	r0, #0
    1836:	42a5      	cmp	r5, r4
    1838:	d2e6      	bcs.n	1808 <__gesf2+0x48>
    183a:	4258      	negs	r0, r3
    183c:	4143      	adcs	r3, r0
    183e:	2001      	movs	r0, #1
    1840:	425b      	negs	r3, r3
    1842:	4318      	orrs	r0, r3
    1844:	e7e0      	b.n	1808 <__gesf2+0x48>
    1846:	46c0      	nop			; (mov r8, r8)

00001848 <__lesf2>:
    1848:	0243      	lsls	r3, r0, #9
    184a:	b5f0      	push	{r4, r5, r6, r7, lr}
    184c:	0042      	lsls	r2, r0, #1
    184e:	004c      	lsls	r4, r1, #1
    1850:	0a5e      	lsrs	r6, r3, #9
    1852:	0fc3      	lsrs	r3, r0, #31
    1854:	0248      	lsls	r0, r1, #9
    1856:	0e12      	lsrs	r2, r2, #24
    1858:	0a45      	lsrs	r5, r0, #9
    185a:	0e24      	lsrs	r4, r4, #24
    185c:	0fc9      	lsrs	r1, r1, #31
    185e:	2aff      	cmp	r2, #255	; 0xff
    1860:	d017      	beq.n	1892 <__lesf2+0x4a>
    1862:	2cff      	cmp	r4, #255	; 0xff
    1864:	d019      	beq.n	189a <__lesf2+0x52>
    1866:	2a00      	cmp	r2, #0
    1868:	d10b      	bne.n	1882 <__lesf2+0x3a>
    186a:	4270      	negs	r0, r6
    186c:	4170      	adcs	r0, r6
    186e:	2c00      	cmp	r4, #0
    1870:	d017      	beq.n	18a2 <__lesf2+0x5a>
    1872:	2800      	cmp	r0, #0
    1874:	d007      	beq.n	1886 <__lesf2+0x3e>
    1876:	4248      	negs	r0, r1
    1878:	4141      	adcs	r1, r0
    187a:	2001      	movs	r0, #1
    187c:	4249      	negs	r1, r1
    187e:	4308      	orrs	r0, r1
    1880:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1882:	2c00      	cmp	r4, #0
    1884:	d013      	beq.n	18ae <__lesf2+0x66>
    1886:	428b      	cmp	r3, r1
    1888:	d014      	beq.n	18b4 <__lesf2+0x6c>
    188a:	4258      	negs	r0, r3
    188c:	2301      	movs	r3, #1
    188e:	4318      	orrs	r0, r3
    1890:	e7f6      	b.n	1880 <__lesf2+0x38>
    1892:	2002      	movs	r0, #2
    1894:	2e00      	cmp	r6, #0
    1896:	d1f3      	bne.n	1880 <__lesf2+0x38>
    1898:	e7e3      	b.n	1862 <__lesf2+0x1a>
    189a:	2002      	movs	r0, #2
    189c:	2d00      	cmp	r5, #0
    189e:	d1ef      	bne.n	1880 <__lesf2+0x38>
    18a0:	e7e1      	b.n	1866 <__lesf2+0x1e>
    18a2:	2d00      	cmp	r5, #0
    18a4:	d1e5      	bne.n	1872 <__lesf2+0x2a>
    18a6:	2000      	movs	r0, #0
    18a8:	2e00      	cmp	r6, #0
    18aa:	d0e9      	beq.n	1880 <__lesf2+0x38>
    18ac:	e7ed      	b.n	188a <__lesf2+0x42>
    18ae:	2d00      	cmp	r5, #0
    18b0:	d1e9      	bne.n	1886 <__lesf2+0x3e>
    18b2:	e7ea      	b.n	188a <__lesf2+0x42>
    18b4:	42a2      	cmp	r2, r4
    18b6:	dce8      	bgt.n	188a <__lesf2+0x42>
    18b8:	db04      	blt.n	18c4 <__lesf2+0x7c>
    18ba:	42ae      	cmp	r6, r5
    18bc:	d8e5      	bhi.n	188a <__lesf2+0x42>
    18be:	2000      	movs	r0, #0
    18c0:	42ae      	cmp	r6, r5
    18c2:	d2dd      	bcs.n	1880 <__lesf2+0x38>
    18c4:	4258      	negs	r0, r3
    18c6:	4143      	adcs	r3, r0
    18c8:	2001      	movs	r0, #1
    18ca:	425b      	negs	r3, r3
    18cc:	4318      	orrs	r0, r3
    18ce:	e7d7      	b.n	1880 <__lesf2+0x38>

000018d0 <__aeabi_fmul>:
    18d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    18d2:	4657      	mov	r7, sl
    18d4:	464e      	mov	r6, r9
    18d6:	4645      	mov	r5, r8
    18d8:	0043      	lsls	r3, r0, #1
    18da:	b4e0      	push	{r5, r6, r7}
    18dc:	0246      	lsls	r6, r0, #9
    18de:	4688      	mov	r8, r1
    18e0:	0a76      	lsrs	r6, r6, #9
    18e2:	0e1f      	lsrs	r7, r3, #24
    18e4:	0fc4      	lsrs	r4, r0, #31
    18e6:	2f00      	cmp	r7, #0
    18e8:	d047      	beq.n	197a <__aeabi_fmul+0xaa>
    18ea:	2fff      	cmp	r7, #255	; 0xff
    18ec:	d025      	beq.n	193a <__aeabi_fmul+0x6a>
    18ee:	2300      	movs	r3, #0
    18f0:	2580      	movs	r5, #128	; 0x80
    18f2:	469a      	mov	sl, r3
    18f4:	4699      	mov	r9, r3
    18f6:	00f6      	lsls	r6, r6, #3
    18f8:	04ed      	lsls	r5, r5, #19
    18fa:	432e      	orrs	r6, r5
    18fc:	3f7f      	subs	r7, #127	; 0x7f
    18fe:	4643      	mov	r3, r8
    1900:	4642      	mov	r2, r8
    1902:	025d      	lsls	r5, r3, #9
    1904:	0fd2      	lsrs	r2, r2, #31
    1906:	005b      	lsls	r3, r3, #1
    1908:	0a6d      	lsrs	r5, r5, #9
    190a:	0e1b      	lsrs	r3, r3, #24
    190c:	4690      	mov	r8, r2
    190e:	d040      	beq.n	1992 <__aeabi_fmul+0xc2>
    1910:	2bff      	cmp	r3, #255	; 0xff
    1912:	d039      	beq.n	1988 <__aeabi_fmul+0xb8>
    1914:	2280      	movs	r2, #128	; 0x80
    1916:	2000      	movs	r0, #0
    1918:	00ed      	lsls	r5, r5, #3
    191a:	04d2      	lsls	r2, r2, #19
    191c:	4315      	orrs	r5, r2
    191e:	3b7f      	subs	r3, #127	; 0x7f
    1920:	18fb      	adds	r3, r7, r3
    1922:	4642      	mov	r2, r8
    1924:	4657      	mov	r7, sl
    1926:	1c59      	adds	r1, r3, #1
    1928:	4062      	eors	r2, r4
    192a:	468c      	mov	ip, r1
    192c:	4307      	orrs	r7, r0
    192e:	2f0f      	cmp	r7, #15
    1930:	d85c      	bhi.n	19ec <__aeabi_fmul+0x11c>
    1932:	496f      	ldr	r1, [pc, #444]	; (1af0 <__aeabi_fmul+0x220>)
    1934:	00bf      	lsls	r7, r7, #2
    1936:	59c9      	ldr	r1, [r1, r7]
    1938:	468f      	mov	pc, r1
    193a:	2e00      	cmp	r6, #0
    193c:	d145      	bne.n	19ca <__aeabi_fmul+0xfa>
    193e:	2308      	movs	r3, #8
    1940:	469a      	mov	sl, r3
    1942:	3b06      	subs	r3, #6
    1944:	4699      	mov	r9, r3
    1946:	e7da      	b.n	18fe <__aeabi_fmul+0x2e>
    1948:	4642      	mov	r2, r8
    194a:	2802      	cmp	r0, #2
    194c:	d02d      	beq.n	19aa <__aeabi_fmul+0xda>
    194e:	2803      	cmp	r0, #3
    1950:	d100      	bne.n	1954 <__aeabi_fmul+0x84>
    1952:	e0c3      	b.n	1adc <__aeabi_fmul+0x20c>
    1954:	2801      	cmp	r0, #1
    1956:	d000      	beq.n	195a <__aeabi_fmul+0x8a>
    1958:	e0a2      	b.n	1aa0 <__aeabi_fmul+0x1d0>
    195a:	2500      	movs	r5, #0
    195c:	2600      	movs	r6, #0
    195e:	4002      	ands	r2, r0
    1960:	b2d4      	uxtb	r4, r2
    1962:	0276      	lsls	r6, r6, #9
    1964:	05ed      	lsls	r5, r5, #23
    1966:	0a76      	lsrs	r6, r6, #9
    1968:	432e      	orrs	r6, r5
    196a:	07e4      	lsls	r4, r4, #31
    196c:	4326      	orrs	r6, r4
    196e:	0030      	movs	r0, r6
    1970:	bc1c      	pop	{r2, r3, r4}
    1972:	4690      	mov	r8, r2
    1974:	4699      	mov	r9, r3
    1976:	46a2      	mov	sl, r4
    1978:	bdf0      	pop	{r4, r5, r6, r7, pc}
    197a:	2e00      	cmp	r6, #0
    197c:	d11a      	bne.n	19b4 <__aeabi_fmul+0xe4>
    197e:	2304      	movs	r3, #4
    1980:	469a      	mov	sl, r3
    1982:	3b03      	subs	r3, #3
    1984:	4699      	mov	r9, r3
    1986:	e7ba      	b.n	18fe <__aeabi_fmul+0x2e>
    1988:	002a      	movs	r2, r5
    198a:	1e51      	subs	r1, r2, #1
    198c:	418a      	sbcs	r2, r1
    198e:	1c90      	adds	r0, r2, #2
    1990:	e7c6      	b.n	1920 <__aeabi_fmul+0x50>
    1992:	2001      	movs	r0, #1
    1994:	2d00      	cmp	r5, #0
    1996:	d0c3      	beq.n	1920 <__aeabi_fmul+0x50>
    1998:	0028      	movs	r0, r5
    199a:	f001 f965 	bl	2c68 <__clzsi2>
    199e:	1f43      	subs	r3, r0, #5
    19a0:	3076      	adds	r0, #118	; 0x76
    19a2:	409d      	lsls	r5, r3
    19a4:	4243      	negs	r3, r0
    19a6:	2000      	movs	r0, #0
    19a8:	e7ba      	b.n	1920 <__aeabi_fmul+0x50>
    19aa:	2401      	movs	r4, #1
    19ac:	25ff      	movs	r5, #255	; 0xff
    19ae:	4014      	ands	r4, r2
    19b0:	2600      	movs	r6, #0
    19b2:	e7d6      	b.n	1962 <__aeabi_fmul+0x92>
    19b4:	0030      	movs	r0, r6
    19b6:	f001 f957 	bl	2c68 <__clzsi2>
    19ba:	1f43      	subs	r3, r0, #5
    19bc:	409e      	lsls	r6, r3
    19be:	2300      	movs	r3, #0
    19c0:	3076      	adds	r0, #118	; 0x76
    19c2:	4247      	negs	r7, r0
    19c4:	469a      	mov	sl, r3
    19c6:	4699      	mov	r9, r3
    19c8:	e799      	b.n	18fe <__aeabi_fmul+0x2e>
    19ca:	230c      	movs	r3, #12
    19cc:	469a      	mov	sl, r3
    19ce:	3b09      	subs	r3, #9
    19d0:	4699      	mov	r9, r3
    19d2:	e794      	b.n	18fe <__aeabi_fmul+0x2e>
    19d4:	2680      	movs	r6, #128	; 0x80
    19d6:	2400      	movs	r4, #0
    19d8:	03f6      	lsls	r6, r6, #15
    19da:	25ff      	movs	r5, #255	; 0xff
    19dc:	e7c1      	b.n	1962 <__aeabi_fmul+0x92>
    19de:	0035      	movs	r5, r6
    19e0:	4648      	mov	r0, r9
    19e2:	e7b2      	b.n	194a <__aeabi_fmul+0x7a>
    19e4:	0035      	movs	r5, r6
    19e6:	0022      	movs	r2, r4
    19e8:	4648      	mov	r0, r9
    19ea:	e7ae      	b.n	194a <__aeabi_fmul+0x7a>
    19ec:	0429      	lsls	r1, r5, #16
    19ee:	0c09      	lsrs	r1, r1, #16
    19f0:	0008      	movs	r0, r1
    19f2:	0c37      	lsrs	r7, r6, #16
    19f4:	0436      	lsls	r6, r6, #16
    19f6:	0c36      	lsrs	r6, r6, #16
    19f8:	0c2c      	lsrs	r4, r5, #16
    19fa:	4379      	muls	r1, r7
    19fc:	4370      	muls	r0, r6
    19fe:	4367      	muls	r7, r4
    1a00:	4374      	muls	r4, r6
    1a02:	0c06      	lsrs	r6, r0, #16
    1a04:	1864      	adds	r4, r4, r1
    1a06:	1936      	adds	r6, r6, r4
    1a08:	42b1      	cmp	r1, r6
    1a0a:	d903      	bls.n	1a14 <__aeabi_fmul+0x144>
    1a0c:	2180      	movs	r1, #128	; 0x80
    1a0e:	0249      	lsls	r1, r1, #9
    1a10:	4688      	mov	r8, r1
    1a12:	4447      	add	r7, r8
    1a14:	0400      	lsls	r0, r0, #16
    1a16:	0c00      	lsrs	r0, r0, #16
    1a18:	0431      	lsls	r1, r6, #16
    1a1a:	1809      	adds	r1, r1, r0
    1a1c:	018d      	lsls	r5, r1, #6
    1a1e:	1e68      	subs	r0, r5, #1
    1a20:	4185      	sbcs	r5, r0
    1a22:	0e89      	lsrs	r1, r1, #26
    1a24:	4329      	orrs	r1, r5
    1a26:	0c35      	lsrs	r5, r6, #16
    1a28:	19ed      	adds	r5, r5, r7
    1a2a:	01ad      	lsls	r5, r5, #6
    1a2c:	430d      	orrs	r5, r1
    1a2e:	0129      	lsls	r1, r5, #4
    1a30:	d504      	bpl.n	1a3c <__aeabi_fmul+0x16c>
    1a32:	2301      	movs	r3, #1
    1a34:	0869      	lsrs	r1, r5, #1
    1a36:	401d      	ands	r5, r3
    1a38:	4663      	mov	r3, ip
    1a3a:	430d      	orrs	r5, r1
    1a3c:	0019      	movs	r1, r3
    1a3e:	317f      	adds	r1, #127	; 0x7f
    1a40:	2900      	cmp	r1, #0
    1a42:	dd25      	ble.n	1a90 <__aeabi_fmul+0x1c0>
    1a44:	0768      	lsls	r0, r5, #29
    1a46:	d004      	beq.n	1a52 <__aeabi_fmul+0x182>
    1a48:	200f      	movs	r0, #15
    1a4a:	4028      	ands	r0, r5
    1a4c:	2804      	cmp	r0, #4
    1a4e:	d000      	beq.n	1a52 <__aeabi_fmul+0x182>
    1a50:	3504      	adds	r5, #4
    1a52:	0128      	lsls	r0, r5, #4
    1a54:	d503      	bpl.n	1a5e <__aeabi_fmul+0x18e>
    1a56:	4927      	ldr	r1, [pc, #156]	; (1af4 <__aeabi_fmul+0x224>)
    1a58:	3380      	adds	r3, #128	; 0x80
    1a5a:	400d      	ands	r5, r1
    1a5c:	0019      	movs	r1, r3
    1a5e:	29fe      	cmp	r1, #254	; 0xfe
    1a60:	dca3      	bgt.n	19aa <__aeabi_fmul+0xda>
    1a62:	2401      	movs	r4, #1
    1a64:	01ad      	lsls	r5, r5, #6
    1a66:	0a6e      	lsrs	r6, r5, #9
    1a68:	4014      	ands	r4, r2
    1a6a:	b2cd      	uxtb	r5, r1
    1a6c:	e779      	b.n	1962 <__aeabi_fmul+0x92>
    1a6e:	2080      	movs	r0, #128	; 0x80
    1a70:	03c0      	lsls	r0, r0, #15
    1a72:	4206      	tst	r6, r0
    1a74:	d007      	beq.n	1a86 <__aeabi_fmul+0x1b6>
    1a76:	4205      	tst	r5, r0
    1a78:	d105      	bne.n	1a86 <__aeabi_fmul+0x1b6>
    1a7a:	4328      	orrs	r0, r5
    1a7c:	0246      	lsls	r6, r0, #9
    1a7e:	0a76      	lsrs	r6, r6, #9
    1a80:	4644      	mov	r4, r8
    1a82:	25ff      	movs	r5, #255	; 0xff
    1a84:	e76d      	b.n	1962 <__aeabi_fmul+0x92>
    1a86:	4306      	orrs	r6, r0
    1a88:	0276      	lsls	r6, r6, #9
    1a8a:	0a76      	lsrs	r6, r6, #9
    1a8c:	25ff      	movs	r5, #255	; 0xff
    1a8e:	e768      	b.n	1962 <__aeabi_fmul+0x92>
    1a90:	2401      	movs	r4, #1
    1a92:	1a61      	subs	r1, r4, r1
    1a94:	291b      	cmp	r1, #27
    1a96:	dd05      	ble.n	1aa4 <__aeabi_fmul+0x1d4>
    1a98:	4014      	ands	r4, r2
    1a9a:	2500      	movs	r5, #0
    1a9c:	2600      	movs	r6, #0
    1a9e:	e760      	b.n	1962 <__aeabi_fmul+0x92>
    1aa0:	4663      	mov	r3, ip
    1aa2:	e7cb      	b.n	1a3c <__aeabi_fmul+0x16c>
    1aa4:	002e      	movs	r6, r5
    1aa6:	2320      	movs	r3, #32
    1aa8:	40ce      	lsrs	r6, r1
    1aaa:	1a59      	subs	r1, r3, r1
    1aac:	408d      	lsls	r5, r1
    1aae:	1e6b      	subs	r3, r5, #1
    1ab0:	419d      	sbcs	r5, r3
    1ab2:	432e      	orrs	r6, r5
    1ab4:	0773      	lsls	r3, r6, #29
    1ab6:	d004      	beq.n	1ac2 <__aeabi_fmul+0x1f2>
    1ab8:	230f      	movs	r3, #15
    1aba:	4033      	ands	r3, r6
    1abc:	2b04      	cmp	r3, #4
    1abe:	d000      	beq.n	1ac2 <__aeabi_fmul+0x1f2>
    1ac0:	3604      	adds	r6, #4
    1ac2:	0173      	lsls	r3, r6, #5
    1ac4:	d504      	bpl.n	1ad0 <__aeabi_fmul+0x200>
    1ac6:	2401      	movs	r4, #1
    1ac8:	2501      	movs	r5, #1
    1aca:	4014      	ands	r4, r2
    1acc:	2600      	movs	r6, #0
    1ace:	e748      	b.n	1962 <__aeabi_fmul+0x92>
    1ad0:	2401      	movs	r4, #1
    1ad2:	01b6      	lsls	r6, r6, #6
    1ad4:	0a76      	lsrs	r6, r6, #9
    1ad6:	4014      	ands	r4, r2
    1ad8:	2500      	movs	r5, #0
    1ada:	e742      	b.n	1962 <__aeabi_fmul+0x92>
    1adc:	2680      	movs	r6, #128	; 0x80
    1ade:	2401      	movs	r4, #1
    1ae0:	03f6      	lsls	r6, r6, #15
    1ae2:	432e      	orrs	r6, r5
    1ae4:	0276      	lsls	r6, r6, #9
    1ae6:	0a76      	lsrs	r6, r6, #9
    1ae8:	4014      	ands	r4, r2
    1aea:	25ff      	movs	r5, #255	; 0xff
    1aec:	e739      	b.n	1962 <__aeabi_fmul+0x92>
    1aee:	46c0      	nop			; (mov r8, r8)
    1af0:	00002d70 	.word	0x00002d70
    1af4:	f7ffffff 	.word	0xf7ffffff

00001af8 <__aeabi_fsub>:
    1af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1afa:	024a      	lsls	r2, r1, #9
    1afc:	004e      	lsls	r6, r1, #1
    1afe:	0243      	lsls	r3, r0, #9
    1b00:	0044      	lsls	r4, r0, #1
    1b02:	0e24      	lsrs	r4, r4, #24
    1b04:	0fc5      	lsrs	r5, r0, #31
    1b06:	099b      	lsrs	r3, r3, #6
    1b08:	0e36      	lsrs	r6, r6, #24
    1b0a:	0fc9      	lsrs	r1, r1, #31
    1b0c:	0992      	lsrs	r2, r2, #6
    1b0e:	2eff      	cmp	r6, #255	; 0xff
    1b10:	d100      	bne.n	1b14 <__aeabi_fsub+0x1c>
    1b12:	e083      	b.n	1c1c <__aeabi_fsub+0x124>
    1b14:	2001      	movs	r0, #1
    1b16:	4041      	eors	r1, r0
    1b18:	1ba0      	subs	r0, r4, r6
    1b1a:	42a9      	cmp	r1, r5
    1b1c:	d05c      	beq.n	1bd8 <__aeabi_fsub+0xe0>
    1b1e:	2800      	cmp	r0, #0
    1b20:	dc00      	bgt.n	1b24 <__aeabi_fsub+0x2c>
    1b22:	e095      	b.n	1c50 <__aeabi_fsub+0x158>
    1b24:	2e00      	cmp	r6, #0
    1b26:	d11c      	bne.n	1b62 <__aeabi_fsub+0x6a>
    1b28:	2a00      	cmp	r2, #0
    1b2a:	d000      	beq.n	1b2e <__aeabi_fsub+0x36>
    1b2c:	e081      	b.n	1c32 <__aeabi_fsub+0x13a>
    1b2e:	075a      	lsls	r2, r3, #29
    1b30:	d004      	beq.n	1b3c <__aeabi_fsub+0x44>
    1b32:	220f      	movs	r2, #15
    1b34:	401a      	ands	r2, r3
    1b36:	2a04      	cmp	r2, #4
    1b38:	d000      	beq.n	1b3c <__aeabi_fsub+0x44>
    1b3a:	3304      	adds	r3, #4
    1b3c:	015a      	lsls	r2, r3, #5
    1b3e:	d53b      	bpl.n	1bb8 <__aeabi_fsub+0xc0>
    1b40:	3401      	adds	r4, #1
    1b42:	2cff      	cmp	r4, #255	; 0xff
    1b44:	d100      	bne.n	1b48 <__aeabi_fsub+0x50>
    1b46:	e091      	b.n	1c6c <__aeabi_fsub+0x174>
    1b48:	2001      	movs	r0, #1
    1b4a:	019b      	lsls	r3, r3, #6
    1b4c:	0a5b      	lsrs	r3, r3, #9
    1b4e:	b2e4      	uxtb	r4, r4
    1b50:	4005      	ands	r5, r0
    1b52:	025b      	lsls	r3, r3, #9
    1b54:	05e4      	lsls	r4, r4, #23
    1b56:	0a5b      	lsrs	r3, r3, #9
    1b58:	07ed      	lsls	r5, r5, #31
    1b5a:	4323      	orrs	r3, r4
    1b5c:	432b      	orrs	r3, r5
    1b5e:	0018      	movs	r0, r3
    1b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1b62:	2cff      	cmp	r4, #255	; 0xff
    1b64:	d0e3      	beq.n	1b2e <__aeabi_fsub+0x36>
    1b66:	2180      	movs	r1, #128	; 0x80
    1b68:	04c9      	lsls	r1, r1, #19
    1b6a:	430a      	orrs	r2, r1
    1b6c:	281b      	cmp	r0, #27
    1b6e:	dd00      	ble.n	1b72 <__aeabi_fsub+0x7a>
    1b70:	e090      	b.n	1c94 <__aeabi_fsub+0x19c>
    1b72:	0016      	movs	r6, r2
    1b74:	2120      	movs	r1, #32
    1b76:	40c6      	lsrs	r6, r0
    1b78:	1a08      	subs	r0, r1, r0
    1b7a:	4082      	lsls	r2, r0
    1b7c:	1e51      	subs	r1, r2, #1
    1b7e:	418a      	sbcs	r2, r1
    1b80:	4332      	orrs	r2, r6
    1b82:	1a9b      	subs	r3, r3, r2
    1b84:	015a      	lsls	r2, r3, #5
    1b86:	d515      	bpl.n	1bb4 <__aeabi_fsub+0xbc>
    1b88:	019b      	lsls	r3, r3, #6
    1b8a:	099e      	lsrs	r6, r3, #6
    1b8c:	0030      	movs	r0, r6
    1b8e:	f001 f86b 	bl	2c68 <__clzsi2>
    1b92:	3805      	subs	r0, #5
    1b94:	4086      	lsls	r6, r0
    1b96:	4284      	cmp	r4, r0
    1b98:	dc6c      	bgt.n	1c74 <__aeabi_fsub+0x17c>
    1b9a:	1b04      	subs	r4, r0, r4
    1b9c:	0033      	movs	r3, r6
    1b9e:	2020      	movs	r0, #32
    1ba0:	3401      	adds	r4, #1
    1ba2:	40e3      	lsrs	r3, r4
    1ba4:	1b04      	subs	r4, r0, r4
    1ba6:	40a6      	lsls	r6, r4
    1ba8:	1e72      	subs	r2, r6, #1
    1baa:	4196      	sbcs	r6, r2
    1bac:	2400      	movs	r4, #0
    1bae:	4333      	orrs	r3, r6
    1bb0:	e7bd      	b.n	1b2e <__aeabi_fsub+0x36>
    1bb2:	000d      	movs	r5, r1
    1bb4:	075a      	lsls	r2, r3, #29
    1bb6:	d1bc      	bne.n	1b32 <__aeabi_fsub+0x3a>
    1bb8:	08df      	lsrs	r7, r3, #3
    1bba:	2301      	movs	r3, #1
    1bbc:	401d      	ands	r5, r3
    1bbe:	2cff      	cmp	r4, #255	; 0xff
    1bc0:	d133      	bne.n	1c2a <__aeabi_fsub+0x132>
    1bc2:	2f00      	cmp	r7, #0
    1bc4:	d100      	bne.n	1bc8 <__aeabi_fsub+0xd0>
    1bc6:	e090      	b.n	1cea <__aeabi_fsub+0x1f2>
    1bc8:	2280      	movs	r2, #128	; 0x80
    1bca:	03d2      	lsls	r2, r2, #15
    1bcc:	0013      	movs	r3, r2
    1bce:	433b      	orrs	r3, r7
    1bd0:	025b      	lsls	r3, r3, #9
    1bd2:	0a5b      	lsrs	r3, r3, #9
    1bd4:	24ff      	movs	r4, #255	; 0xff
    1bd6:	e7bc      	b.n	1b52 <__aeabi_fsub+0x5a>
    1bd8:	2800      	cmp	r0, #0
    1bda:	dd4f      	ble.n	1c7c <__aeabi_fsub+0x184>
    1bdc:	2e00      	cmp	r6, #0
    1bde:	d02e      	beq.n	1c3e <__aeabi_fsub+0x146>
    1be0:	2cff      	cmp	r4, #255	; 0xff
    1be2:	d0a4      	beq.n	1b2e <__aeabi_fsub+0x36>
    1be4:	2580      	movs	r5, #128	; 0x80
    1be6:	04ed      	lsls	r5, r5, #19
    1be8:	432a      	orrs	r2, r5
    1bea:	281b      	cmp	r0, #27
    1bec:	dd00      	ble.n	1bf0 <__aeabi_fsub+0xf8>
    1bee:	e097      	b.n	1d20 <__aeabi_fsub+0x228>
    1bf0:	0016      	movs	r6, r2
    1bf2:	2520      	movs	r5, #32
    1bf4:	40c6      	lsrs	r6, r0
    1bf6:	1a28      	subs	r0, r5, r0
    1bf8:	4082      	lsls	r2, r0
    1bfa:	1e50      	subs	r0, r2, #1
    1bfc:	4182      	sbcs	r2, r0
    1bfe:	4332      	orrs	r2, r6
    1c00:	189b      	adds	r3, r3, r2
    1c02:	015a      	lsls	r2, r3, #5
    1c04:	d5d5      	bpl.n	1bb2 <__aeabi_fsub+0xba>
    1c06:	3401      	adds	r4, #1
    1c08:	2cff      	cmp	r4, #255	; 0xff
    1c0a:	d06d      	beq.n	1ce8 <__aeabi_fsub+0x1f0>
    1c0c:	2201      	movs	r2, #1
    1c0e:	487b      	ldr	r0, [pc, #492]	; (1dfc <__aeabi_fsub+0x304>)
    1c10:	401a      	ands	r2, r3
    1c12:	085b      	lsrs	r3, r3, #1
    1c14:	4003      	ands	r3, r0
    1c16:	4313      	orrs	r3, r2
    1c18:	000d      	movs	r5, r1
    1c1a:	e788      	b.n	1b2e <__aeabi_fsub+0x36>
    1c1c:	2a00      	cmp	r2, #0
    1c1e:	d000      	beq.n	1c22 <__aeabi_fsub+0x12a>
    1c20:	e77a      	b.n	1b18 <__aeabi_fsub+0x20>
    1c22:	e777      	b.n	1b14 <__aeabi_fsub+0x1c>
    1c24:	1e03      	subs	r3, r0, #0
    1c26:	d1c5      	bne.n	1bb4 <__aeabi_fsub+0xbc>
    1c28:	2500      	movs	r5, #0
    1c2a:	027b      	lsls	r3, r7, #9
    1c2c:	0a5b      	lsrs	r3, r3, #9
    1c2e:	b2e4      	uxtb	r4, r4
    1c30:	e78f      	b.n	1b52 <__aeabi_fsub+0x5a>
    1c32:	3801      	subs	r0, #1
    1c34:	2800      	cmp	r0, #0
    1c36:	d0a4      	beq.n	1b82 <__aeabi_fsub+0x8a>
    1c38:	2cff      	cmp	r4, #255	; 0xff
    1c3a:	d197      	bne.n	1b6c <__aeabi_fsub+0x74>
    1c3c:	e777      	b.n	1b2e <__aeabi_fsub+0x36>
    1c3e:	2a00      	cmp	r2, #0
    1c40:	d100      	bne.n	1c44 <__aeabi_fsub+0x14c>
    1c42:	e774      	b.n	1b2e <__aeabi_fsub+0x36>
    1c44:	3801      	subs	r0, #1
    1c46:	2800      	cmp	r0, #0
    1c48:	d0da      	beq.n	1c00 <__aeabi_fsub+0x108>
    1c4a:	2cff      	cmp	r4, #255	; 0xff
    1c4c:	d1cd      	bne.n	1bea <__aeabi_fsub+0xf2>
    1c4e:	e76e      	b.n	1b2e <__aeabi_fsub+0x36>
    1c50:	2800      	cmp	r0, #0
    1c52:	d121      	bne.n	1c98 <__aeabi_fsub+0x1a0>
    1c54:	1c60      	adds	r0, r4, #1
    1c56:	b2c0      	uxtb	r0, r0
    1c58:	2801      	cmp	r0, #1
    1c5a:	dd58      	ble.n	1d0e <__aeabi_fsub+0x216>
    1c5c:	2780      	movs	r7, #128	; 0x80
    1c5e:	1a9e      	subs	r6, r3, r2
    1c60:	04ff      	lsls	r7, r7, #19
    1c62:	4037      	ands	r7, r6
    1c64:	d02f      	beq.n	1cc6 <__aeabi_fsub+0x1ce>
    1c66:	1ad6      	subs	r6, r2, r3
    1c68:	000d      	movs	r5, r1
    1c6a:	e78f      	b.n	1b8c <__aeabi_fsub+0x94>
    1c6c:	2301      	movs	r3, #1
    1c6e:	401d      	ands	r5, r3
    1c70:	2300      	movs	r3, #0
    1c72:	e76e      	b.n	1b52 <__aeabi_fsub+0x5a>
    1c74:	4b62      	ldr	r3, [pc, #392]	; (1e00 <__aeabi_fsub+0x308>)
    1c76:	1a24      	subs	r4, r4, r0
    1c78:	4033      	ands	r3, r6
    1c7a:	e758      	b.n	1b2e <__aeabi_fsub+0x36>
    1c7c:	2800      	cmp	r0, #0
    1c7e:	d151      	bne.n	1d24 <__aeabi_fsub+0x22c>
    1c80:	1c60      	adds	r0, r4, #1
    1c82:	b2c6      	uxtb	r6, r0
    1c84:	2e01      	cmp	r6, #1
    1c86:	dd33      	ble.n	1cf0 <__aeabi_fsub+0x1f8>
    1c88:	28ff      	cmp	r0, #255	; 0xff
    1c8a:	d02d      	beq.n	1ce8 <__aeabi_fsub+0x1f0>
    1c8c:	189b      	adds	r3, r3, r2
    1c8e:	085b      	lsrs	r3, r3, #1
    1c90:	0004      	movs	r4, r0
    1c92:	e74c      	b.n	1b2e <__aeabi_fsub+0x36>
    1c94:	2201      	movs	r2, #1
    1c96:	e774      	b.n	1b82 <__aeabi_fsub+0x8a>
    1c98:	2c00      	cmp	r4, #0
    1c9a:	d01a      	beq.n	1cd2 <__aeabi_fsub+0x1da>
    1c9c:	2eff      	cmp	r6, #255	; 0xff
    1c9e:	d01f      	beq.n	1ce0 <__aeabi_fsub+0x1e8>
    1ca0:	2480      	movs	r4, #128	; 0x80
    1ca2:	04e4      	lsls	r4, r4, #19
    1ca4:	4240      	negs	r0, r0
    1ca6:	4323      	orrs	r3, r4
    1ca8:	281b      	cmp	r0, #27
    1caa:	dd00      	ble.n	1cae <__aeabi_fsub+0x1b6>
    1cac:	e096      	b.n	1ddc <__aeabi_fsub+0x2e4>
    1cae:	001d      	movs	r5, r3
    1cb0:	2420      	movs	r4, #32
    1cb2:	40c5      	lsrs	r5, r0
    1cb4:	1a20      	subs	r0, r4, r0
    1cb6:	4083      	lsls	r3, r0
    1cb8:	1e58      	subs	r0, r3, #1
    1cba:	4183      	sbcs	r3, r0
    1cbc:	432b      	orrs	r3, r5
    1cbe:	1ad3      	subs	r3, r2, r3
    1cc0:	0034      	movs	r4, r6
    1cc2:	000d      	movs	r5, r1
    1cc4:	e75e      	b.n	1b84 <__aeabi_fsub+0x8c>
    1cc6:	2e00      	cmp	r6, #0
    1cc8:	d000      	beq.n	1ccc <__aeabi_fsub+0x1d4>
    1cca:	e75f      	b.n	1b8c <__aeabi_fsub+0x94>
    1ccc:	2500      	movs	r5, #0
    1cce:	2400      	movs	r4, #0
    1cd0:	e7ab      	b.n	1c2a <__aeabi_fsub+0x132>
    1cd2:	2b00      	cmp	r3, #0
    1cd4:	d044      	beq.n	1d60 <__aeabi_fsub+0x268>
    1cd6:	43c0      	mvns	r0, r0
    1cd8:	2800      	cmp	r0, #0
    1cda:	d0f0      	beq.n	1cbe <__aeabi_fsub+0x1c6>
    1cdc:	2eff      	cmp	r6, #255	; 0xff
    1cde:	d1e3      	bne.n	1ca8 <__aeabi_fsub+0x1b0>
    1ce0:	0013      	movs	r3, r2
    1ce2:	24ff      	movs	r4, #255	; 0xff
    1ce4:	000d      	movs	r5, r1
    1ce6:	e722      	b.n	1b2e <__aeabi_fsub+0x36>
    1ce8:	000d      	movs	r5, r1
    1cea:	24ff      	movs	r4, #255	; 0xff
    1cec:	2300      	movs	r3, #0
    1cee:	e730      	b.n	1b52 <__aeabi_fsub+0x5a>
    1cf0:	2c00      	cmp	r4, #0
    1cf2:	d15d      	bne.n	1db0 <__aeabi_fsub+0x2b8>
    1cf4:	2b00      	cmp	r3, #0
    1cf6:	d07d      	beq.n	1df4 <__aeabi_fsub+0x2fc>
    1cf8:	2a00      	cmp	r2, #0
    1cfa:	d100      	bne.n	1cfe <__aeabi_fsub+0x206>
    1cfc:	e717      	b.n	1b2e <__aeabi_fsub+0x36>
    1cfe:	189b      	adds	r3, r3, r2
    1d00:	015a      	lsls	r2, r3, #5
    1d02:	d400      	bmi.n	1d06 <__aeabi_fsub+0x20e>
    1d04:	e756      	b.n	1bb4 <__aeabi_fsub+0xbc>
    1d06:	4a3e      	ldr	r2, [pc, #248]	; (1e00 <__aeabi_fsub+0x308>)
    1d08:	0004      	movs	r4, r0
    1d0a:	4013      	ands	r3, r2
    1d0c:	e70f      	b.n	1b2e <__aeabi_fsub+0x36>
    1d0e:	2c00      	cmp	r4, #0
    1d10:	d11e      	bne.n	1d50 <__aeabi_fsub+0x258>
    1d12:	2b00      	cmp	r3, #0
    1d14:	d12f      	bne.n	1d76 <__aeabi_fsub+0x27e>
    1d16:	2a00      	cmp	r2, #0
    1d18:	d065      	beq.n	1de6 <__aeabi_fsub+0x2ee>
    1d1a:	0013      	movs	r3, r2
    1d1c:	000d      	movs	r5, r1
    1d1e:	e706      	b.n	1b2e <__aeabi_fsub+0x36>
    1d20:	2201      	movs	r2, #1
    1d22:	e76d      	b.n	1c00 <__aeabi_fsub+0x108>
    1d24:	2c00      	cmp	r4, #0
    1d26:	d11f      	bne.n	1d68 <__aeabi_fsub+0x270>
    1d28:	2b00      	cmp	r3, #0
    1d2a:	d059      	beq.n	1de0 <__aeabi_fsub+0x2e8>
    1d2c:	43c0      	mvns	r0, r0
    1d2e:	2800      	cmp	r0, #0
    1d30:	d00b      	beq.n	1d4a <__aeabi_fsub+0x252>
    1d32:	2eff      	cmp	r6, #255	; 0xff
    1d34:	d04f      	beq.n	1dd6 <__aeabi_fsub+0x2de>
    1d36:	281b      	cmp	r0, #27
    1d38:	dc5e      	bgt.n	1df8 <__aeabi_fsub+0x300>
    1d3a:	001d      	movs	r5, r3
    1d3c:	2420      	movs	r4, #32
    1d3e:	40c5      	lsrs	r5, r0
    1d40:	1a20      	subs	r0, r4, r0
    1d42:	4083      	lsls	r3, r0
    1d44:	1e58      	subs	r0, r3, #1
    1d46:	4183      	sbcs	r3, r0
    1d48:	432b      	orrs	r3, r5
    1d4a:	189b      	adds	r3, r3, r2
    1d4c:	0034      	movs	r4, r6
    1d4e:	e758      	b.n	1c02 <__aeabi_fsub+0x10a>
    1d50:	2b00      	cmp	r3, #0
    1d52:	d11c      	bne.n	1d8e <__aeabi_fsub+0x296>
    1d54:	2a00      	cmp	r2, #0
    1d56:	d049      	beq.n	1dec <__aeabi_fsub+0x2f4>
    1d58:	0013      	movs	r3, r2
    1d5a:	000d      	movs	r5, r1
    1d5c:	24ff      	movs	r4, #255	; 0xff
    1d5e:	e6e6      	b.n	1b2e <__aeabi_fsub+0x36>
    1d60:	0013      	movs	r3, r2
    1d62:	0034      	movs	r4, r6
    1d64:	000d      	movs	r5, r1
    1d66:	e6e2      	b.n	1b2e <__aeabi_fsub+0x36>
    1d68:	2eff      	cmp	r6, #255	; 0xff
    1d6a:	d034      	beq.n	1dd6 <__aeabi_fsub+0x2de>
    1d6c:	2480      	movs	r4, #128	; 0x80
    1d6e:	04e4      	lsls	r4, r4, #19
    1d70:	4240      	negs	r0, r0
    1d72:	4323      	orrs	r3, r4
    1d74:	e7df      	b.n	1d36 <__aeabi_fsub+0x23e>
    1d76:	2a00      	cmp	r2, #0
    1d78:	d100      	bne.n	1d7c <__aeabi_fsub+0x284>
    1d7a:	e6d8      	b.n	1b2e <__aeabi_fsub+0x36>
    1d7c:	2780      	movs	r7, #128	; 0x80
    1d7e:	1a98      	subs	r0, r3, r2
    1d80:	04ff      	lsls	r7, r7, #19
    1d82:	4007      	ands	r7, r0
    1d84:	d100      	bne.n	1d88 <__aeabi_fsub+0x290>
    1d86:	e74d      	b.n	1c24 <__aeabi_fsub+0x12c>
    1d88:	1ad3      	subs	r3, r2, r3
    1d8a:	000d      	movs	r5, r1
    1d8c:	e6cf      	b.n	1b2e <__aeabi_fsub+0x36>
    1d8e:	24ff      	movs	r4, #255	; 0xff
    1d90:	2a00      	cmp	r2, #0
    1d92:	d100      	bne.n	1d96 <__aeabi_fsub+0x29e>
    1d94:	e6cb      	b.n	1b2e <__aeabi_fsub+0x36>
    1d96:	2080      	movs	r0, #128	; 0x80
    1d98:	08db      	lsrs	r3, r3, #3
    1d9a:	03c0      	lsls	r0, r0, #15
    1d9c:	4203      	tst	r3, r0
    1d9e:	d004      	beq.n	1daa <__aeabi_fsub+0x2b2>
    1da0:	08d2      	lsrs	r2, r2, #3
    1da2:	4202      	tst	r2, r0
    1da4:	d101      	bne.n	1daa <__aeabi_fsub+0x2b2>
    1da6:	0013      	movs	r3, r2
    1da8:	000d      	movs	r5, r1
    1daa:	00db      	lsls	r3, r3, #3
    1dac:	24ff      	movs	r4, #255	; 0xff
    1dae:	e6be      	b.n	1b2e <__aeabi_fsub+0x36>
    1db0:	2b00      	cmp	r3, #0
    1db2:	d010      	beq.n	1dd6 <__aeabi_fsub+0x2de>
    1db4:	24ff      	movs	r4, #255	; 0xff
    1db6:	2a00      	cmp	r2, #0
    1db8:	d100      	bne.n	1dbc <__aeabi_fsub+0x2c4>
    1dba:	e6b8      	b.n	1b2e <__aeabi_fsub+0x36>
    1dbc:	2080      	movs	r0, #128	; 0x80
    1dbe:	08db      	lsrs	r3, r3, #3
    1dc0:	03c0      	lsls	r0, r0, #15
    1dc2:	4203      	tst	r3, r0
    1dc4:	d003      	beq.n	1dce <__aeabi_fsub+0x2d6>
    1dc6:	08d2      	lsrs	r2, r2, #3
    1dc8:	4202      	tst	r2, r0
    1dca:	d100      	bne.n	1dce <__aeabi_fsub+0x2d6>
    1dcc:	0013      	movs	r3, r2
    1dce:	00db      	lsls	r3, r3, #3
    1dd0:	000d      	movs	r5, r1
    1dd2:	24ff      	movs	r4, #255	; 0xff
    1dd4:	e6ab      	b.n	1b2e <__aeabi_fsub+0x36>
    1dd6:	0013      	movs	r3, r2
    1dd8:	24ff      	movs	r4, #255	; 0xff
    1dda:	e6a8      	b.n	1b2e <__aeabi_fsub+0x36>
    1ddc:	2301      	movs	r3, #1
    1dde:	e76e      	b.n	1cbe <__aeabi_fsub+0x1c6>
    1de0:	0013      	movs	r3, r2
    1de2:	0034      	movs	r4, r6
    1de4:	e6a3      	b.n	1b2e <__aeabi_fsub+0x36>
    1de6:	2700      	movs	r7, #0
    1de8:	2500      	movs	r5, #0
    1dea:	e71e      	b.n	1c2a <__aeabi_fsub+0x132>
    1dec:	2780      	movs	r7, #128	; 0x80
    1dee:	2500      	movs	r5, #0
    1df0:	03ff      	lsls	r7, r7, #15
    1df2:	e6e9      	b.n	1bc8 <__aeabi_fsub+0xd0>
    1df4:	0013      	movs	r3, r2
    1df6:	e69a      	b.n	1b2e <__aeabi_fsub+0x36>
    1df8:	2301      	movs	r3, #1
    1dfa:	e7a6      	b.n	1d4a <__aeabi_fsub+0x252>
    1dfc:	7dffffff 	.word	0x7dffffff
    1e00:	fbffffff 	.word	0xfbffffff

00001e04 <__aeabi_f2iz>:
    1e04:	0243      	lsls	r3, r0, #9
    1e06:	0a59      	lsrs	r1, r3, #9
    1e08:	0043      	lsls	r3, r0, #1
    1e0a:	0fc2      	lsrs	r2, r0, #31
    1e0c:	0e1b      	lsrs	r3, r3, #24
    1e0e:	2000      	movs	r0, #0
    1e10:	2b7e      	cmp	r3, #126	; 0x7e
    1e12:	dd0e      	ble.n	1e32 <__aeabi_f2iz+0x2e>
    1e14:	2b9d      	cmp	r3, #157	; 0x9d
    1e16:	dc0d      	bgt.n	1e34 <__aeabi_f2iz+0x30>
    1e18:	2080      	movs	r0, #128	; 0x80
    1e1a:	0400      	lsls	r0, r0, #16
    1e1c:	4301      	orrs	r1, r0
    1e1e:	2b95      	cmp	r3, #149	; 0x95
    1e20:	dc0b      	bgt.n	1e3a <__aeabi_f2iz+0x36>
    1e22:	2096      	movs	r0, #150	; 0x96
    1e24:	1ac3      	subs	r3, r0, r3
    1e26:	40d9      	lsrs	r1, r3
    1e28:	000b      	movs	r3, r1
    1e2a:	4258      	negs	r0, r3
    1e2c:	2a00      	cmp	r2, #0
    1e2e:	d100      	bne.n	1e32 <__aeabi_f2iz+0x2e>
    1e30:	0018      	movs	r0, r3
    1e32:	4770      	bx	lr
    1e34:	4b03      	ldr	r3, [pc, #12]	; (1e44 <__aeabi_f2iz+0x40>)
    1e36:	18d0      	adds	r0, r2, r3
    1e38:	e7fb      	b.n	1e32 <__aeabi_f2iz+0x2e>
    1e3a:	3b96      	subs	r3, #150	; 0x96
    1e3c:	4099      	lsls	r1, r3
    1e3e:	000b      	movs	r3, r1
    1e40:	e7f3      	b.n	1e2a <__aeabi_f2iz+0x26>
    1e42:	46c0      	nop			; (mov r8, r8)
    1e44:	7fffffff 	.word	0x7fffffff

00001e48 <__aeabi_i2f>:
    1e48:	b570      	push	{r4, r5, r6, lr}
    1e4a:	2800      	cmp	r0, #0
    1e4c:	d030      	beq.n	1eb0 <__aeabi_i2f+0x68>
    1e4e:	17c3      	asrs	r3, r0, #31
    1e50:	18c5      	adds	r5, r0, r3
    1e52:	405d      	eors	r5, r3
    1e54:	0fc4      	lsrs	r4, r0, #31
    1e56:	0028      	movs	r0, r5
    1e58:	f000 ff06 	bl	2c68 <__clzsi2>
    1e5c:	239e      	movs	r3, #158	; 0x9e
    1e5e:	1a1b      	subs	r3, r3, r0
    1e60:	2b96      	cmp	r3, #150	; 0x96
    1e62:	dc0d      	bgt.n	1e80 <__aeabi_i2f+0x38>
    1e64:	2296      	movs	r2, #150	; 0x96
    1e66:	1ad2      	subs	r2, r2, r3
    1e68:	4095      	lsls	r5, r2
    1e6a:	026a      	lsls	r2, r5, #9
    1e6c:	0a52      	lsrs	r2, r2, #9
    1e6e:	b2d8      	uxtb	r0, r3
    1e70:	0252      	lsls	r2, r2, #9
    1e72:	05c0      	lsls	r0, r0, #23
    1e74:	0a52      	lsrs	r2, r2, #9
    1e76:	07e4      	lsls	r4, r4, #31
    1e78:	4302      	orrs	r2, r0
    1e7a:	4322      	orrs	r2, r4
    1e7c:	0010      	movs	r0, r2
    1e7e:	bd70      	pop	{r4, r5, r6, pc}
    1e80:	2b99      	cmp	r3, #153	; 0x99
    1e82:	dc19      	bgt.n	1eb8 <__aeabi_i2f+0x70>
    1e84:	2299      	movs	r2, #153	; 0x99
    1e86:	1ad2      	subs	r2, r2, r3
    1e88:	4095      	lsls	r5, r2
    1e8a:	4a12      	ldr	r2, [pc, #72]	; (1ed4 <__aeabi_i2f+0x8c>)
    1e8c:	402a      	ands	r2, r5
    1e8e:	0769      	lsls	r1, r5, #29
    1e90:	d004      	beq.n	1e9c <__aeabi_i2f+0x54>
    1e92:	210f      	movs	r1, #15
    1e94:	400d      	ands	r5, r1
    1e96:	2d04      	cmp	r5, #4
    1e98:	d000      	beq.n	1e9c <__aeabi_i2f+0x54>
    1e9a:	3204      	adds	r2, #4
    1e9c:	0151      	lsls	r1, r2, #5
    1e9e:	d503      	bpl.n	1ea8 <__aeabi_i2f+0x60>
    1ea0:	4b0c      	ldr	r3, [pc, #48]	; (1ed4 <__aeabi_i2f+0x8c>)
    1ea2:	401a      	ands	r2, r3
    1ea4:	239f      	movs	r3, #159	; 0x9f
    1ea6:	1a1b      	subs	r3, r3, r0
    1ea8:	0192      	lsls	r2, r2, #6
    1eaa:	0a52      	lsrs	r2, r2, #9
    1eac:	b2d8      	uxtb	r0, r3
    1eae:	e7df      	b.n	1e70 <__aeabi_i2f+0x28>
    1eb0:	2400      	movs	r4, #0
    1eb2:	2000      	movs	r0, #0
    1eb4:	2200      	movs	r2, #0
    1eb6:	e7db      	b.n	1e70 <__aeabi_i2f+0x28>
    1eb8:	2205      	movs	r2, #5
    1eba:	002e      	movs	r6, r5
    1ebc:	1a12      	subs	r2, r2, r0
    1ebe:	21b9      	movs	r1, #185	; 0xb9
    1ec0:	40d6      	lsrs	r6, r2
    1ec2:	002a      	movs	r2, r5
    1ec4:	1ac9      	subs	r1, r1, r3
    1ec6:	408a      	lsls	r2, r1
    1ec8:	1e55      	subs	r5, r2, #1
    1eca:	41aa      	sbcs	r2, r5
    1ecc:	0035      	movs	r5, r6
    1ece:	4315      	orrs	r5, r2
    1ed0:	e7db      	b.n	1e8a <__aeabi_i2f+0x42>
    1ed2:	46c0      	nop			; (mov r8, r8)
    1ed4:	fbffffff 	.word	0xfbffffff

00001ed8 <__aeabi_dadd>:
    1ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1eda:	4656      	mov	r6, sl
    1edc:	465f      	mov	r7, fp
    1ede:	464d      	mov	r5, r9
    1ee0:	4644      	mov	r4, r8
    1ee2:	b4f0      	push	{r4, r5, r6, r7}
    1ee4:	000f      	movs	r7, r1
    1ee6:	0ffd      	lsrs	r5, r7, #31
    1ee8:	46aa      	mov	sl, r5
    1eea:	0309      	lsls	r1, r1, #12
    1eec:	007c      	lsls	r4, r7, #1
    1eee:	002e      	movs	r6, r5
    1ef0:	005f      	lsls	r7, r3, #1
    1ef2:	0f45      	lsrs	r5, r0, #29
    1ef4:	0a49      	lsrs	r1, r1, #9
    1ef6:	0d7f      	lsrs	r7, r7, #21
    1ef8:	4329      	orrs	r1, r5
    1efa:	00c5      	lsls	r5, r0, #3
    1efc:	0318      	lsls	r0, r3, #12
    1efe:	46bc      	mov	ip, r7
    1f00:	0a40      	lsrs	r0, r0, #9
    1f02:	0f57      	lsrs	r7, r2, #29
    1f04:	0d64      	lsrs	r4, r4, #21
    1f06:	0fdb      	lsrs	r3, r3, #31
    1f08:	4338      	orrs	r0, r7
    1f0a:	00d2      	lsls	r2, r2, #3
    1f0c:	459a      	cmp	sl, r3
    1f0e:	d100      	bne.n	1f12 <__aeabi_dadd+0x3a>
    1f10:	e0aa      	b.n	2068 <STACK_SIZE+0x68>
    1f12:	4666      	mov	r6, ip
    1f14:	1ba6      	subs	r6, r4, r6
    1f16:	2e00      	cmp	r6, #0
    1f18:	dc00      	bgt.n	1f1c <__aeabi_dadd+0x44>
    1f1a:	e0ff      	b.n	211c <STACK_SIZE+0x11c>
    1f1c:	4663      	mov	r3, ip
    1f1e:	2b00      	cmp	r3, #0
    1f20:	d139      	bne.n	1f96 <__aeabi_dadd+0xbe>
    1f22:	0003      	movs	r3, r0
    1f24:	4313      	orrs	r3, r2
    1f26:	d000      	beq.n	1f2a <__aeabi_dadd+0x52>
    1f28:	e0d9      	b.n	20de <STACK_SIZE+0xde>
    1f2a:	076b      	lsls	r3, r5, #29
    1f2c:	d009      	beq.n	1f42 <__aeabi_dadd+0x6a>
    1f2e:	230f      	movs	r3, #15
    1f30:	402b      	ands	r3, r5
    1f32:	2b04      	cmp	r3, #4
    1f34:	d005      	beq.n	1f42 <__aeabi_dadd+0x6a>
    1f36:	1d2b      	adds	r3, r5, #4
    1f38:	42ab      	cmp	r3, r5
    1f3a:	41ad      	sbcs	r5, r5
    1f3c:	426d      	negs	r5, r5
    1f3e:	1949      	adds	r1, r1, r5
    1f40:	001d      	movs	r5, r3
    1f42:	020b      	lsls	r3, r1, #8
    1f44:	d400      	bmi.n	1f48 <__aeabi_dadd+0x70>
    1f46:	e082      	b.n	204e <STACK_SIZE+0x4e>
    1f48:	4bca      	ldr	r3, [pc, #808]	; (2274 <STACK_SIZE+0x274>)
    1f4a:	3401      	adds	r4, #1
    1f4c:	429c      	cmp	r4, r3
    1f4e:	d100      	bne.n	1f52 <__aeabi_dadd+0x7a>
    1f50:	e0fe      	b.n	2150 <STACK_SIZE+0x150>
    1f52:	000a      	movs	r2, r1
    1f54:	4656      	mov	r6, sl
    1f56:	4bc8      	ldr	r3, [pc, #800]	; (2278 <STACK_SIZE+0x278>)
    1f58:	08ed      	lsrs	r5, r5, #3
    1f5a:	401a      	ands	r2, r3
    1f5c:	0750      	lsls	r0, r2, #29
    1f5e:	0564      	lsls	r4, r4, #21
    1f60:	0252      	lsls	r2, r2, #9
    1f62:	4305      	orrs	r5, r0
    1f64:	0b12      	lsrs	r2, r2, #12
    1f66:	0d64      	lsrs	r4, r4, #21
    1f68:	2100      	movs	r1, #0
    1f6a:	0312      	lsls	r2, r2, #12
    1f6c:	0d0b      	lsrs	r3, r1, #20
    1f6e:	051b      	lsls	r3, r3, #20
    1f70:	0564      	lsls	r4, r4, #21
    1f72:	0b12      	lsrs	r2, r2, #12
    1f74:	431a      	orrs	r2, r3
    1f76:	0863      	lsrs	r3, r4, #1
    1f78:	4cc0      	ldr	r4, [pc, #768]	; (227c <STACK_SIZE+0x27c>)
    1f7a:	07f6      	lsls	r6, r6, #31
    1f7c:	4014      	ands	r4, r2
    1f7e:	431c      	orrs	r4, r3
    1f80:	0064      	lsls	r4, r4, #1
    1f82:	0864      	lsrs	r4, r4, #1
    1f84:	4334      	orrs	r4, r6
    1f86:	0028      	movs	r0, r5
    1f88:	0021      	movs	r1, r4
    1f8a:	bc3c      	pop	{r2, r3, r4, r5}
    1f8c:	4690      	mov	r8, r2
    1f8e:	4699      	mov	r9, r3
    1f90:	46a2      	mov	sl, r4
    1f92:	46ab      	mov	fp, r5
    1f94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1f96:	4bb7      	ldr	r3, [pc, #732]	; (2274 <STACK_SIZE+0x274>)
    1f98:	429c      	cmp	r4, r3
    1f9a:	d0c6      	beq.n	1f2a <__aeabi_dadd+0x52>
    1f9c:	2380      	movs	r3, #128	; 0x80
    1f9e:	041b      	lsls	r3, r3, #16
    1fa0:	4318      	orrs	r0, r3
    1fa2:	2e38      	cmp	r6, #56	; 0x38
    1fa4:	dd00      	ble.n	1fa8 <__aeabi_dadd+0xd0>
    1fa6:	e0eb      	b.n	2180 <STACK_SIZE+0x180>
    1fa8:	2e1f      	cmp	r6, #31
    1faa:	dd00      	ble.n	1fae <__aeabi_dadd+0xd6>
    1fac:	e11e      	b.n	21ec <STACK_SIZE+0x1ec>
    1fae:	2320      	movs	r3, #32
    1fb0:	1b9b      	subs	r3, r3, r6
    1fb2:	469c      	mov	ip, r3
    1fb4:	0003      	movs	r3, r0
    1fb6:	4667      	mov	r7, ip
    1fb8:	40bb      	lsls	r3, r7
    1fba:	4698      	mov	r8, r3
    1fbc:	0013      	movs	r3, r2
    1fbe:	4647      	mov	r7, r8
    1fc0:	40f3      	lsrs	r3, r6
    1fc2:	433b      	orrs	r3, r7
    1fc4:	4667      	mov	r7, ip
    1fc6:	40ba      	lsls	r2, r7
    1fc8:	1e57      	subs	r7, r2, #1
    1fca:	41ba      	sbcs	r2, r7
    1fcc:	4313      	orrs	r3, r2
    1fce:	0002      	movs	r2, r0
    1fd0:	40f2      	lsrs	r2, r6
    1fd2:	1aeb      	subs	r3, r5, r3
    1fd4:	429d      	cmp	r5, r3
    1fd6:	41b6      	sbcs	r6, r6
    1fd8:	001d      	movs	r5, r3
    1fda:	1a8a      	subs	r2, r1, r2
    1fdc:	4276      	negs	r6, r6
    1fde:	1b91      	subs	r1, r2, r6
    1fe0:	020b      	lsls	r3, r1, #8
    1fe2:	d531      	bpl.n	2048 <STACK_SIZE+0x48>
    1fe4:	024a      	lsls	r2, r1, #9
    1fe6:	0a56      	lsrs	r6, r2, #9
    1fe8:	2e00      	cmp	r6, #0
    1fea:	d100      	bne.n	1fee <__aeabi_dadd+0x116>
    1fec:	e0b4      	b.n	2158 <STACK_SIZE+0x158>
    1fee:	0030      	movs	r0, r6
    1ff0:	f000 fe3a 	bl	2c68 <__clzsi2>
    1ff4:	0003      	movs	r3, r0
    1ff6:	3b08      	subs	r3, #8
    1ff8:	2b1f      	cmp	r3, #31
    1ffa:	dd00      	ble.n	1ffe <__aeabi_dadd+0x126>
    1ffc:	e0b5      	b.n	216a <STACK_SIZE+0x16a>
    1ffe:	2220      	movs	r2, #32
    2000:	0029      	movs	r1, r5
    2002:	1ad2      	subs	r2, r2, r3
    2004:	40d1      	lsrs	r1, r2
    2006:	409e      	lsls	r6, r3
    2008:	000a      	movs	r2, r1
    200a:	409d      	lsls	r5, r3
    200c:	4332      	orrs	r2, r6
    200e:	429c      	cmp	r4, r3
    2010:	dd00      	ble.n	2014 <STACK_SIZE+0x14>
    2012:	e0b1      	b.n	2178 <STACK_SIZE+0x178>
    2014:	1b1c      	subs	r4, r3, r4
    2016:	1c63      	adds	r3, r4, #1
    2018:	2b1f      	cmp	r3, #31
    201a:	dd00      	ble.n	201e <STACK_SIZE+0x1e>
    201c:	e0d5      	b.n	21ca <STACK_SIZE+0x1ca>
    201e:	2120      	movs	r1, #32
    2020:	0014      	movs	r4, r2
    2022:	0028      	movs	r0, r5
    2024:	1ac9      	subs	r1, r1, r3
    2026:	408c      	lsls	r4, r1
    2028:	40d8      	lsrs	r0, r3
    202a:	408d      	lsls	r5, r1
    202c:	4304      	orrs	r4, r0
    202e:	40da      	lsrs	r2, r3
    2030:	1e68      	subs	r0, r5, #1
    2032:	4185      	sbcs	r5, r0
    2034:	0011      	movs	r1, r2
    2036:	4325      	orrs	r5, r4
    2038:	2400      	movs	r4, #0
    203a:	e776      	b.n	1f2a <__aeabi_dadd+0x52>
    203c:	4641      	mov	r1, r8
    203e:	4331      	orrs	r1, r6
    2040:	d100      	bne.n	2044 <STACK_SIZE+0x44>
    2042:	e234      	b.n	24ae <STACK_SIZE+0x4ae>
    2044:	0031      	movs	r1, r6
    2046:	4645      	mov	r5, r8
    2048:	076b      	lsls	r3, r5, #29
    204a:	d000      	beq.n	204e <STACK_SIZE+0x4e>
    204c:	e76f      	b.n	1f2e <__aeabi_dadd+0x56>
    204e:	4656      	mov	r6, sl
    2050:	0748      	lsls	r0, r1, #29
    2052:	08ed      	lsrs	r5, r5, #3
    2054:	08c9      	lsrs	r1, r1, #3
    2056:	4305      	orrs	r5, r0
    2058:	4b86      	ldr	r3, [pc, #536]	; (2274 <STACK_SIZE+0x274>)
    205a:	429c      	cmp	r4, r3
    205c:	d035      	beq.n	20ca <STACK_SIZE+0xca>
    205e:	030a      	lsls	r2, r1, #12
    2060:	0564      	lsls	r4, r4, #21
    2062:	0b12      	lsrs	r2, r2, #12
    2064:	0d64      	lsrs	r4, r4, #21
    2066:	e77f      	b.n	1f68 <__aeabi_dadd+0x90>
    2068:	4663      	mov	r3, ip
    206a:	1ae3      	subs	r3, r4, r3
    206c:	469b      	mov	fp, r3
    206e:	2b00      	cmp	r3, #0
    2070:	dc00      	bgt.n	2074 <STACK_SIZE+0x74>
    2072:	e08b      	b.n	218c <STACK_SIZE+0x18c>
    2074:	4667      	mov	r7, ip
    2076:	2f00      	cmp	r7, #0
    2078:	d03c      	beq.n	20f4 <STACK_SIZE+0xf4>
    207a:	4f7e      	ldr	r7, [pc, #504]	; (2274 <STACK_SIZE+0x274>)
    207c:	42bc      	cmp	r4, r7
    207e:	d100      	bne.n	2082 <STACK_SIZE+0x82>
    2080:	e753      	b.n	1f2a <__aeabi_dadd+0x52>
    2082:	2780      	movs	r7, #128	; 0x80
    2084:	043f      	lsls	r7, r7, #16
    2086:	4338      	orrs	r0, r7
    2088:	465b      	mov	r3, fp
    208a:	2b38      	cmp	r3, #56	; 0x38
    208c:	dc00      	bgt.n	2090 <STACK_SIZE+0x90>
    208e:	e0f7      	b.n	2280 <STACK_SIZE+0x280>
    2090:	4302      	orrs	r2, r0
    2092:	1e50      	subs	r0, r2, #1
    2094:	4182      	sbcs	r2, r0
    2096:	2000      	movs	r0, #0
    2098:	b2d2      	uxtb	r2, r2
    209a:	1953      	adds	r3, r2, r5
    209c:	1842      	adds	r2, r0, r1
    209e:	42ab      	cmp	r3, r5
    20a0:	4189      	sbcs	r1, r1
    20a2:	001d      	movs	r5, r3
    20a4:	4249      	negs	r1, r1
    20a6:	1889      	adds	r1, r1, r2
    20a8:	020b      	lsls	r3, r1, #8
    20aa:	d5cd      	bpl.n	2048 <STACK_SIZE+0x48>
    20ac:	4b71      	ldr	r3, [pc, #452]	; (2274 <STACK_SIZE+0x274>)
    20ae:	3401      	adds	r4, #1
    20b0:	429c      	cmp	r4, r3
    20b2:	d100      	bne.n	20b6 <STACK_SIZE+0xb6>
    20b4:	e13d      	b.n	2332 <STACK_SIZE+0x332>
    20b6:	2001      	movs	r0, #1
    20b8:	4a6f      	ldr	r2, [pc, #444]	; (2278 <STACK_SIZE+0x278>)
    20ba:	086b      	lsrs	r3, r5, #1
    20bc:	400a      	ands	r2, r1
    20be:	4028      	ands	r0, r5
    20c0:	4318      	orrs	r0, r3
    20c2:	07d5      	lsls	r5, r2, #31
    20c4:	4305      	orrs	r5, r0
    20c6:	0851      	lsrs	r1, r2, #1
    20c8:	e72f      	b.n	1f2a <__aeabi_dadd+0x52>
    20ca:	002b      	movs	r3, r5
    20cc:	430b      	orrs	r3, r1
    20ce:	d100      	bne.n	20d2 <STACK_SIZE+0xd2>
    20d0:	e1cb      	b.n	246a <STACK_SIZE+0x46a>
    20d2:	2380      	movs	r3, #128	; 0x80
    20d4:	031b      	lsls	r3, r3, #12
    20d6:	430b      	orrs	r3, r1
    20d8:	031a      	lsls	r2, r3, #12
    20da:	0b12      	lsrs	r2, r2, #12
    20dc:	e744      	b.n	1f68 <__aeabi_dadd+0x90>
    20de:	3e01      	subs	r6, #1
    20e0:	2e00      	cmp	r6, #0
    20e2:	d16d      	bne.n	21c0 <STACK_SIZE+0x1c0>
    20e4:	1aae      	subs	r6, r5, r2
    20e6:	42b5      	cmp	r5, r6
    20e8:	419b      	sbcs	r3, r3
    20ea:	1a09      	subs	r1, r1, r0
    20ec:	425b      	negs	r3, r3
    20ee:	1ac9      	subs	r1, r1, r3
    20f0:	0035      	movs	r5, r6
    20f2:	e775      	b.n	1fe0 <__aeabi_dadd+0x108>
    20f4:	0007      	movs	r7, r0
    20f6:	4317      	orrs	r7, r2
    20f8:	d100      	bne.n	20fc <STACK_SIZE+0xfc>
    20fa:	e716      	b.n	1f2a <__aeabi_dadd+0x52>
    20fc:	2301      	movs	r3, #1
    20fe:	425b      	negs	r3, r3
    2100:	469c      	mov	ip, r3
    2102:	44e3      	add	fp, ip
    2104:	465b      	mov	r3, fp
    2106:	2b00      	cmp	r3, #0
    2108:	d000      	beq.n	210c <STACK_SIZE+0x10c>
    210a:	e0e0      	b.n	22ce <STACK_SIZE+0x2ce>
    210c:	18aa      	adds	r2, r5, r2
    210e:	42aa      	cmp	r2, r5
    2110:	419b      	sbcs	r3, r3
    2112:	1809      	adds	r1, r1, r0
    2114:	425b      	negs	r3, r3
    2116:	1859      	adds	r1, r3, r1
    2118:	0015      	movs	r5, r2
    211a:	e7c5      	b.n	20a8 <STACK_SIZE+0xa8>
    211c:	2e00      	cmp	r6, #0
    211e:	d175      	bne.n	220c <STACK_SIZE+0x20c>
    2120:	1c66      	adds	r6, r4, #1
    2122:	0576      	lsls	r6, r6, #21
    2124:	0d76      	lsrs	r6, r6, #21
    2126:	2e01      	cmp	r6, #1
    2128:	dc00      	bgt.n	212c <STACK_SIZE+0x12c>
    212a:	e0f3      	b.n	2314 <STACK_SIZE+0x314>
    212c:	1aae      	subs	r6, r5, r2
    212e:	46b0      	mov	r8, r6
    2130:	4545      	cmp	r5, r8
    2132:	41bf      	sbcs	r7, r7
    2134:	1a0e      	subs	r6, r1, r0
    2136:	427f      	negs	r7, r7
    2138:	1bf6      	subs	r6, r6, r7
    213a:	0237      	lsls	r7, r6, #8
    213c:	d400      	bmi.n	2140 <STACK_SIZE+0x140>
    213e:	e08f      	b.n	2260 <STACK_SIZE+0x260>
    2140:	1b55      	subs	r5, r2, r5
    2142:	42aa      	cmp	r2, r5
    2144:	41b6      	sbcs	r6, r6
    2146:	1a41      	subs	r1, r0, r1
    2148:	4276      	negs	r6, r6
    214a:	1b8e      	subs	r6, r1, r6
    214c:	469a      	mov	sl, r3
    214e:	e74b      	b.n	1fe8 <__aeabi_dadd+0x110>
    2150:	4656      	mov	r6, sl
    2152:	2200      	movs	r2, #0
    2154:	2500      	movs	r5, #0
    2156:	e707      	b.n	1f68 <__aeabi_dadd+0x90>
    2158:	0028      	movs	r0, r5
    215a:	f000 fd85 	bl	2c68 <__clzsi2>
    215e:	3020      	adds	r0, #32
    2160:	0003      	movs	r3, r0
    2162:	3b08      	subs	r3, #8
    2164:	2b1f      	cmp	r3, #31
    2166:	dc00      	bgt.n	216a <STACK_SIZE+0x16a>
    2168:	e749      	b.n	1ffe <__aeabi_dadd+0x126>
    216a:	002a      	movs	r2, r5
    216c:	3828      	subs	r0, #40	; 0x28
    216e:	4082      	lsls	r2, r0
    2170:	2500      	movs	r5, #0
    2172:	429c      	cmp	r4, r3
    2174:	dc00      	bgt.n	2178 <STACK_SIZE+0x178>
    2176:	e74d      	b.n	2014 <STACK_SIZE+0x14>
    2178:	493f      	ldr	r1, [pc, #252]	; (2278 <STACK_SIZE+0x278>)
    217a:	1ae4      	subs	r4, r4, r3
    217c:	4011      	ands	r1, r2
    217e:	e6d4      	b.n	1f2a <__aeabi_dadd+0x52>
    2180:	4302      	orrs	r2, r0
    2182:	1e50      	subs	r0, r2, #1
    2184:	4182      	sbcs	r2, r0
    2186:	b2d3      	uxtb	r3, r2
    2188:	2200      	movs	r2, #0
    218a:	e722      	b.n	1fd2 <__aeabi_dadd+0xfa>
    218c:	2b00      	cmp	r3, #0
    218e:	d000      	beq.n	2192 <STACK_SIZE+0x192>
    2190:	e0f3      	b.n	237a <STACK_SIZE+0x37a>
    2192:	1c63      	adds	r3, r4, #1
    2194:	469c      	mov	ip, r3
    2196:	055b      	lsls	r3, r3, #21
    2198:	0d5b      	lsrs	r3, r3, #21
    219a:	2b01      	cmp	r3, #1
    219c:	dc00      	bgt.n	21a0 <STACK_SIZE+0x1a0>
    219e:	e09f      	b.n	22e0 <STACK_SIZE+0x2e0>
    21a0:	4b34      	ldr	r3, [pc, #208]	; (2274 <STACK_SIZE+0x274>)
    21a2:	459c      	cmp	ip, r3
    21a4:	d100      	bne.n	21a8 <STACK_SIZE+0x1a8>
    21a6:	e0c3      	b.n	2330 <STACK_SIZE+0x330>
    21a8:	18aa      	adds	r2, r5, r2
    21aa:	1809      	adds	r1, r1, r0
    21ac:	42aa      	cmp	r2, r5
    21ae:	4180      	sbcs	r0, r0
    21b0:	4240      	negs	r0, r0
    21b2:	1841      	adds	r1, r0, r1
    21b4:	07cd      	lsls	r5, r1, #31
    21b6:	0852      	lsrs	r2, r2, #1
    21b8:	4315      	orrs	r5, r2
    21ba:	0849      	lsrs	r1, r1, #1
    21bc:	4664      	mov	r4, ip
    21be:	e6b4      	b.n	1f2a <__aeabi_dadd+0x52>
    21c0:	4b2c      	ldr	r3, [pc, #176]	; (2274 <STACK_SIZE+0x274>)
    21c2:	429c      	cmp	r4, r3
    21c4:	d000      	beq.n	21c8 <STACK_SIZE+0x1c8>
    21c6:	e6ec      	b.n	1fa2 <__aeabi_dadd+0xca>
    21c8:	e6af      	b.n	1f2a <__aeabi_dadd+0x52>
    21ca:	0011      	movs	r1, r2
    21cc:	3c1f      	subs	r4, #31
    21ce:	40e1      	lsrs	r1, r4
    21d0:	000c      	movs	r4, r1
    21d2:	2b20      	cmp	r3, #32
    21d4:	d100      	bne.n	21d8 <STACK_SIZE+0x1d8>
    21d6:	e07f      	b.n	22d8 <STACK_SIZE+0x2d8>
    21d8:	2140      	movs	r1, #64	; 0x40
    21da:	1acb      	subs	r3, r1, r3
    21dc:	409a      	lsls	r2, r3
    21de:	4315      	orrs	r5, r2
    21e0:	1e6a      	subs	r2, r5, #1
    21e2:	4195      	sbcs	r5, r2
    21e4:	2100      	movs	r1, #0
    21e6:	4325      	orrs	r5, r4
    21e8:	2400      	movs	r4, #0
    21ea:	e72d      	b.n	2048 <STACK_SIZE+0x48>
    21ec:	0033      	movs	r3, r6
    21ee:	0007      	movs	r7, r0
    21f0:	3b20      	subs	r3, #32
    21f2:	40df      	lsrs	r7, r3
    21f4:	003b      	movs	r3, r7
    21f6:	2e20      	cmp	r6, #32
    21f8:	d070      	beq.n	22dc <STACK_SIZE+0x2dc>
    21fa:	2740      	movs	r7, #64	; 0x40
    21fc:	1bbe      	subs	r6, r7, r6
    21fe:	40b0      	lsls	r0, r6
    2200:	4302      	orrs	r2, r0
    2202:	1e50      	subs	r0, r2, #1
    2204:	4182      	sbcs	r2, r0
    2206:	4313      	orrs	r3, r2
    2208:	2200      	movs	r2, #0
    220a:	e6e2      	b.n	1fd2 <__aeabi_dadd+0xfa>
    220c:	2c00      	cmp	r4, #0
    220e:	d04f      	beq.n	22b0 <STACK_SIZE+0x2b0>
    2210:	4c18      	ldr	r4, [pc, #96]	; (2274 <STACK_SIZE+0x274>)
    2212:	45a4      	cmp	ip, r4
    2214:	d100      	bne.n	2218 <STACK_SIZE+0x218>
    2216:	e0ab      	b.n	2370 <STACK_SIZE+0x370>
    2218:	2480      	movs	r4, #128	; 0x80
    221a:	0424      	lsls	r4, r4, #16
    221c:	4276      	negs	r6, r6
    221e:	4321      	orrs	r1, r4
    2220:	2e38      	cmp	r6, #56	; 0x38
    2222:	dd00      	ble.n	2226 <STACK_SIZE+0x226>
    2224:	e0df      	b.n	23e6 <STACK_SIZE+0x3e6>
    2226:	2e1f      	cmp	r6, #31
    2228:	dd00      	ble.n	222c <STACK_SIZE+0x22c>
    222a:	e143      	b.n	24b4 <STACK_SIZE+0x4b4>
    222c:	2720      	movs	r7, #32
    222e:	1bbc      	subs	r4, r7, r6
    2230:	46a1      	mov	r9, r4
    2232:	000c      	movs	r4, r1
    2234:	464f      	mov	r7, r9
    2236:	40bc      	lsls	r4, r7
    2238:	46a0      	mov	r8, r4
    223a:	002c      	movs	r4, r5
    223c:	4647      	mov	r7, r8
    223e:	40f4      	lsrs	r4, r6
    2240:	433c      	orrs	r4, r7
    2242:	464f      	mov	r7, r9
    2244:	40bd      	lsls	r5, r7
    2246:	1e6f      	subs	r7, r5, #1
    2248:	41bd      	sbcs	r5, r7
    224a:	40f1      	lsrs	r1, r6
    224c:	432c      	orrs	r4, r5
    224e:	1b15      	subs	r5, r2, r4
    2250:	42aa      	cmp	r2, r5
    2252:	4192      	sbcs	r2, r2
    2254:	1a41      	subs	r1, r0, r1
    2256:	4252      	negs	r2, r2
    2258:	1a89      	subs	r1, r1, r2
    225a:	4664      	mov	r4, ip
    225c:	469a      	mov	sl, r3
    225e:	e6bf      	b.n	1fe0 <__aeabi_dadd+0x108>
    2260:	4641      	mov	r1, r8
    2262:	4645      	mov	r5, r8
    2264:	4331      	orrs	r1, r6
    2266:	d000      	beq.n	226a <STACK_SIZE+0x26a>
    2268:	e6be      	b.n	1fe8 <__aeabi_dadd+0x110>
    226a:	2600      	movs	r6, #0
    226c:	2400      	movs	r4, #0
    226e:	2500      	movs	r5, #0
    2270:	e6f2      	b.n	2058 <STACK_SIZE+0x58>
    2272:	46c0      	nop			; (mov r8, r8)
    2274:	000007ff 	.word	0x000007ff
    2278:	ff7fffff 	.word	0xff7fffff
    227c:	800fffff 	.word	0x800fffff
    2280:	2b1f      	cmp	r3, #31
    2282:	dc59      	bgt.n	2338 <STACK_SIZE+0x338>
    2284:	2720      	movs	r7, #32
    2286:	1aff      	subs	r7, r7, r3
    2288:	46bc      	mov	ip, r7
    228a:	0007      	movs	r7, r0
    228c:	4663      	mov	r3, ip
    228e:	409f      	lsls	r7, r3
    2290:	465b      	mov	r3, fp
    2292:	46b9      	mov	r9, r7
    2294:	0017      	movs	r7, r2
    2296:	40df      	lsrs	r7, r3
    2298:	46b8      	mov	r8, r7
    229a:	464f      	mov	r7, r9
    229c:	4643      	mov	r3, r8
    229e:	431f      	orrs	r7, r3
    22a0:	4663      	mov	r3, ip
    22a2:	409a      	lsls	r2, r3
    22a4:	1e53      	subs	r3, r2, #1
    22a6:	419a      	sbcs	r2, r3
    22a8:	465b      	mov	r3, fp
    22aa:	433a      	orrs	r2, r7
    22ac:	40d8      	lsrs	r0, r3
    22ae:	e6f4      	b.n	209a <STACK_SIZE+0x9a>
    22b0:	000c      	movs	r4, r1
    22b2:	432c      	orrs	r4, r5
    22b4:	d05c      	beq.n	2370 <STACK_SIZE+0x370>
    22b6:	43f6      	mvns	r6, r6
    22b8:	2e00      	cmp	r6, #0
    22ba:	d155      	bne.n	2368 <STACK_SIZE+0x368>
    22bc:	1b55      	subs	r5, r2, r5
    22be:	42aa      	cmp	r2, r5
    22c0:	41a4      	sbcs	r4, r4
    22c2:	1a41      	subs	r1, r0, r1
    22c4:	4264      	negs	r4, r4
    22c6:	1b09      	subs	r1, r1, r4
    22c8:	469a      	mov	sl, r3
    22ca:	4664      	mov	r4, ip
    22cc:	e688      	b.n	1fe0 <__aeabi_dadd+0x108>
    22ce:	4f96      	ldr	r7, [pc, #600]	; (2528 <STACK_SIZE+0x528>)
    22d0:	42bc      	cmp	r4, r7
    22d2:	d000      	beq.n	22d6 <STACK_SIZE+0x2d6>
    22d4:	e6d8      	b.n	2088 <STACK_SIZE+0x88>
    22d6:	e628      	b.n	1f2a <__aeabi_dadd+0x52>
    22d8:	2200      	movs	r2, #0
    22da:	e780      	b.n	21de <STACK_SIZE+0x1de>
    22dc:	2000      	movs	r0, #0
    22de:	e78f      	b.n	2200 <STACK_SIZE+0x200>
    22e0:	000b      	movs	r3, r1
    22e2:	432b      	orrs	r3, r5
    22e4:	2c00      	cmp	r4, #0
    22e6:	d000      	beq.n	22ea <STACK_SIZE+0x2ea>
    22e8:	e0c2      	b.n	2470 <STACK_SIZE+0x470>
    22ea:	2b00      	cmp	r3, #0
    22ec:	d100      	bne.n	22f0 <STACK_SIZE+0x2f0>
    22ee:	e101      	b.n	24f4 <STACK_SIZE+0x4f4>
    22f0:	0003      	movs	r3, r0
    22f2:	4313      	orrs	r3, r2
    22f4:	d100      	bne.n	22f8 <STACK_SIZE+0x2f8>
    22f6:	e618      	b.n	1f2a <__aeabi_dadd+0x52>
    22f8:	18ab      	adds	r3, r5, r2
    22fa:	42ab      	cmp	r3, r5
    22fc:	41b6      	sbcs	r6, r6
    22fe:	1809      	adds	r1, r1, r0
    2300:	4276      	negs	r6, r6
    2302:	1871      	adds	r1, r6, r1
    2304:	020a      	lsls	r2, r1, #8
    2306:	d400      	bmi.n	230a <STACK_SIZE+0x30a>
    2308:	e109      	b.n	251e <STACK_SIZE+0x51e>
    230a:	4a88      	ldr	r2, [pc, #544]	; (252c <STACK_SIZE+0x52c>)
    230c:	001d      	movs	r5, r3
    230e:	4011      	ands	r1, r2
    2310:	4664      	mov	r4, ip
    2312:	e60a      	b.n	1f2a <__aeabi_dadd+0x52>
    2314:	2c00      	cmp	r4, #0
    2316:	d15b      	bne.n	23d0 <STACK_SIZE+0x3d0>
    2318:	000e      	movs	r6, r1
    231a:	432e      	orrs	r6, r5
    231c:	d000      	beq.n	2320 <STACK_SIZE+0x320>
    231e:	e08a      	b.n	2436 <STACK_SIZE+0x436>
    2320:	0001      	movs	r1, r0
    2322:	4311      	orrs	r1, r2
    2324:	d100      	bne.n	2328 <STACK_SIZE+0x328>
    2326:	e0c2      	b.n	24ae <STACK_SIZE+0x4ae>
    2328:	0001      	movs	r1, r0
    232a:	0015      	movs	r5, r2
    232c:	469a      	mov	sl, r3
    232e:	e5fc      	b.n	1f2a <__aeabi_dadd+0x52>
    2330:	4664      	mov	r4, ip
    2332:	2100      	movs	r1, #0
    2334:	2500      	movs	r5, #0
    2336:	e68f      	b.n	2058 <STACK_SIZE+0x58>
    2338:	2320      	movs	r3, #32
    233a:	425b      	negs	r3, r3
    233c:	469c      	mov	ip, r3
    233e:	44dc      	add	ip, fp
    2340:	4663      	mov	r3, ip
    2342:	0007      	movs	r7, r0
    2344:	40df      	lsrs	r7, r3
    2346:	465b      	mov	r3, fp
    2348:	46bc      	mov	ip, r7
    234a:	2b20      	cmp	r3, #32
    234c:	d100      	bne.n	2350 <STACK_SIZE+0x350>
    234e:	e0ac      	b.n	24aa <STACK_SIZE+0x4aa>
    2350:	2340      	movs	r3, #64	; 0x40
    2352:	465f      	mov	r7, fp
    2354:	1bdb      	subs	r3, r3, r7
    2356:	4098      	lsls	r0, r3
    2358:	4302      	orrs	r2, r0
    235a:	1e50      	subs	r0, r2, #1
    235c:	4182      	sbcs	r2, r0
    235e:	4663      	mov	r3, ip
    2360:	4313      	orrs	r3, r2
    2362:	001a      	movs	r2, r3
    2364:	2000      	movs	r0, #0
    2366:	e698      	b.n	209a <STACK_SIZE+0x9a>
    2368:	4c6f      	ldr	r4, [pc, #444]	; (2528 <STACK_SIZE+0x528>)
    236a:	45a4      	cmp	ip, r4
    236c:	d000      	beq.n	2370 <STACK_SIZE+0x370>
    236e:	e757      	b.n	2220 <STACK_SIZE+0x220>
    2370:	0001      	movs	r1, r0
    2372:	0015      	movs	r5, r2
    2374:	4664      	mov	r4, ip
    2376:	469a      	mov	sl, r3
    2378:	e5d7      	b.n	1f2a <__aeabi_dadd+0x52>
    237a:	2c00      	cmp	r4, #0
    237c:	d139      	bne.n	23f2 <STACK_SIZE+0x3f2>
    237e:	000c      	movs	r4, r1
    2380:	432c      	orrs	r4, r5
    2382:	d06e      	beq.n	2462 <STACK_SIZE+0x462>
    2384:	43db      	mvns	r3, r3
    2386:	2b00      	cmp	r3, #0
    2388:	d01a      	beq.n	23c0 <STACK_SIZE+0x3c0>
    238a:	4c67      	ldr	r4, [pc, #412]	; (2528 <STACK_SIZE+0x528>)
    238c:	45a4      	cmp	ip, r4
    238e:	d068      	beq.n	2462 <STACK_SIZE+0x462>
    2390:	2b38      	cmp	r3, #56	; 0x38
    2392:	dd00      	ble.n	2396 <STACK_SIZE+0x396>
    2394:	e0a4      	b.n	24e0 <STACK_SIZE+0x4e0>
    2396:	2b1f      	cmp	r3, #31
    2398:	dd00      	ble.n	239c <STACK_SIZE+0x39c>
    239a:	e0ae      	b.n	24fa <STACK_SIZE+0x4fa>
    239c:	2420      	movs	r4, #32
    239e:	000f      	movs	r7, r1
    23a0:	1ae4      	subs	r4, r4, r3
    23a2:	40a7      	lsls	r7, r4
    23a4:	46b9      	mov	r9, r7
    23a6:	002f      	movs	r7, r5
    23a8:	40df      	lsrs	r7, r3
    23aa:	46b8      	mov	r8, r7
    23ac:	46a3      	mov	fp, r4
    23ae:	464f      	mov	r7, r9
    23b0:	4644      	mov	r4, r8
    23b2:	4327      	orrs	r7, r4
    23b4:	465c      	mov	r4, fp
    23b6:	40a5      	lsls	r5, r4
    23b8:	1e6c      	subs	r4, r5, #1
    23ba:	41a5      	sbcs	r5, r4
    23bc:	40d9      	lsrs	r1, r3
    23be:	433d      	orrs	r5, r7
    23c0:	18ad      	adds	r5, r5, r2
    23c2:	4295      	cmp	r5, r2
    23c4:	419b      	sbcs	r3, r3
    23c6:	1809      	adds	r1, r1, r0
    23c8:	425b      	negs	r3, r3
    23ca:	1859      	adds	r1, r3, r1
    23cc:	4664      	mov	r4, ip
    23ce:	e66b      	b.n	20a8 <STACK_SIZE+0xa8>
    23d0:	000c      	movs	r4, r1
    23d2:	432c      	orrs	r4, r5
    23d4:	d115      	bne.n	2402 <STACK_SIZE+0x402>
    23d6:	0001      	movs	r1, r0
    23d8:	4311      	orrs	r1, r2
    23da:	d07b      	beq.n	24d4 <STACK_SIZE+0x4d4>
    23dc:	0001      	movs	r1, r0
    23de:	0015      	movs	r5, r2
    23e0:	469a      	mov	sl, r3
    23e2:	4c51      	ldr	r4, [pc, #324]	; (2528 <STACK_SIZE+0x528>)
    23e4:	e5a1      	b.n	1f2a <__aeabi_dadd+0x52>
    23e6:	430d      	orrs	r5, r1
    23e8:	1e69      	subs	r1, r5, #1
    23ea:	418d      	sbcs	r5, r1
    23ec:	2100      	movs	r1, #0
    23ee:	b2ec      	uxtb	r4, r5
    23f0:	e72d      	b.n	224e <STACK_SIZE+0x24e>
    23f2:	4c4d      	ldr	r4, [pc, #308]	; (2528 <STACK_SIZE+0x528>)
    23f4:	45a4      	cmp	ip, r4
    23f6:	d034      	beq.n	2462 <STACK_SIZE+0x462>
    23f8:	2480      	movs	r4, #128	; 0x80
    23fa:	0424      	lsls	r4, r4, #16
    23fc:	425b      	negs	r3, r3
    23fe:	4321      	orrs	r1, r4
    2400:	e7c6      	b.n	2390 <STACK_SIZE+0x390>
    2402:	0004      	movs	r4, r0
    2404:	4314      	orrs	r4, r2
    2406:	d04e      	beq.n	24a6 <STACK_SIZE+0x4a6>
    2408:	08ed      	lsrs	r5, r5, #3
    240a:	074c      	lsls	r4, r1, #29
    240c:	432c      	orrs	r4, r5
    240e:	2580      	movs	r5, #128	; 0x80
    2410:	08c9      	lsrs	r1, r1, #3
    2412:	032d      	lsls	r5, r5, #12
    2414:	4229      	tst	r1, r5
    2416:	d008      	beq.n	242a <STACK_SIZE+0x42a>
    2418:	08c6      	lsrs	r6, r0, #3
    241a:	422e      	tst	r6, r5
    241c:	d105      	bne.n	242a <STACK_SIZE+0x42a>
    241e:	08d2      	lsrs	r2, r2, #3
    2420:	0741      	lsls	r1, r0, #29
    2422:	4311      	orrs	r1, r2
    2424:	000c      	movs	r4, r1
    2426:	469a      	mov	sl, r3
    2428:	0031      	movs	r1, r6
    242a:	0f62      	lsrs	r2, r4, #29
    242c:	00c9      	lsls	r1, r1, #3
    242e:	00e5      	lsls	r5, r4, #3
    2430:	4311      	orrs	r1, r2
    2432:	4c3d      	ldr	r4, [pc, #244]	; (2528 <STACK_SIZE+0x528>)
    2434:	e579      	b.n	1f2a <__aeabi_dadd+0x52>
    2436:	0006      	movs	r6, r0
    2438:	4316      	orrs	r6, r2
    243a:	d100      	bne.n	243e <STACK_SIZE+0x43e>
    243c:	e575      	b.n	1f2a <__aeabi_dadd+0x52>
    243e:	1aae      	subs	r6, r5, r2
    2440:	46b0      	mov	r8, r6
    2442:	4545      	cmp	r5, r8
    2444:	41bf      	sbcs	r7, r7
    2446:	1a0e      	subs	r6, r1, r0
    2448:	427f      	negs	r7, r7
    244a:	1bf6      	subs	r6, r6, r7
    244c:	0237      	lsls	r7, r6, #8
    244e:	d400      	bmi.n	2452 <STACK_SIZE+0x452>
    2450:	e5f4      	b.n	203c <STACK_SIZE+0x3c>
    2452:	1b55      	subs	r5, r2, r5
    2454:	42aa      	cmp	r2, r5
    2456:	41b6      	sbcs	r6, r6
    2458:	1a41      	subs	r1, r0, r1
    245a:	4276      	negs	r6, r6
    245c:	1b89      	subs	r1, r1, r6
    245e:	469a      	mov	sl, r3
    2460:	e563      	b.n	1f2a <__aeabi_dadd+0x52>
    2462:	0001      	movs	r1, r0
    2464:	0015      	movs	r5, r2
    2466:	4664      	mov	r4, ip
    2468:	e55f      	b.n	1f2a <__aeabi_dadd+0x52>
    246a:	2200      	movs	r2, #0
    246c:	2500      	movs	r5, #0
    246e:	e57b      	b.n	1f68 <__aeabi_dadd+0x90>
    2470:	2b00      	cmp	r3, #0
    2472:	d03b      	beq.n	24ec <STACK_SIZE+0x4ec>
    2474:	0003      	movs	r3, r0
    2476:	4313      	orrs	r3, r2
    2478:	d015      	beq.n	24a6 <STACK_SIZE+0x4a6>
    247a:	08ed      	lsrs	r5, r5, #3
    247c:	074b      	lsls	r3, r1, #29
    247e:	432b      	orrs	r3, r5
    2480:	2580      	movs	r5, #128	; 0x80
    2482:	08c9      	lsrs	r1, r1, #3
    2484:	032d      	lsls	r5, r5, #12
    2486:	4229      	tst	r1, r5
    2488:	d007      	beq.n	249a <STACK_SIZE+0x49a>
    248a:	08c4      	lsrs	r4, r0, #3
    248c:	422c      	tst	r4, r5
    248e:	d104      	bne.n	249a <STACK_SIZE+0x49a>
    2490:	0741      	lsls	r1, r0, #29
    2492:	000b      	movs	r3, r1
    2494:	0021      	movs	r1, r4
    2496:	08d2      	lsrs	r2, r2, #3
    2498:	4313      	orrs	r3, r2
    249a:	00c9      	lsls	r1, r1, #3
    249c:	0f5a      	lsrs	r2, r3, #29
    249e:	4311      	orrs	r1, r2
    24a0:	00dd      	lsls	r5, r3, #3
    24a2:	4c21      	ldr	r4, [pc, #132]	; (2528 <STACK_SIZE+0x528>)
    24a4:	e541      	b.n	1f2a <__aeabi_dadd+0x52>
    24a6:	4c20      	ldr	r4, [pc, #128]	; (2528 <STACK_SIZE+0x528>)
    24a8:	e53f      	b.n	1f2a <__aeabi_dadd+0x52>
    24aa:	2000      	movs	r0, #0
    24ac:	e754      	b.n	2358 <STACK_SIZE+0x358>
    24ae:	2600      	movs	r6, #0
    24b0:	2500      	movs	r5, #0
    24b2:	e5d1      	b.n	2058 <STACK_SIZE+0x58>
    24b4:	0034      	movs	r4, r6
    24b6:	000f      	movs	r7, r1
    24b8:	3c20      	subs	r4, #32
    24ba:	40e7      	lsrs	r7, r4
    24bc:	003c      	movs	r4, r7
    24be:	2e20      	cmp	r6, #32
    24c0:	d02b      	beq.n	251a <STACK_SIZE+0x51a>
    24c2:	2740      	movs	r7, #64	; 0x40
    24c4:	1bbe      	subs	r6, r7, r6
    24c6:	40b1      	lsls	r1, r6
    24c8:	430d      	orrs	r5, r1
    24ca:	1e69      	subs	r1, r5, #1
    24cc:	418d      	sbcs	r5, r1
    24ce:	2100      	movs	r1, #0
    24d0:	432c      	orrs	r4, r5
    24d2:	e6bc      	b.n	224e <STACK_SIZE+0x24e>
    24d4:	2180      	movs	r1, #128	; 0x80
    24d6:	2600      	movs	r6, #0
    24d8:	0309      	lsls	r1, r1, #12
    24da:	4c13      	ldr	r4, [pc, #76]	; (2528 <STACK_SIZE+0x528>)
    24dc:	2500      	movs	r5, #0
    24de:	e5bb      	b.n	2058 <STACK_SIZE+0x58>
    24e0:	430d      	orrs	r5, r1
    24e2:	1e69      	subs	r1, r5, #1
    24e4:	418d      	sbcs	r5, r1
    24e6:	2100      	movs	r1, #0
    24e8:	b2ed      	uxtb	r5, r5
    24ea:	e769      	b.n	23c0 <STACK_SIZE+0x3c0>
    24ec:	0001      	movs	r1, r0
    24ee:	0015      	movs	r5, r2
    24f0:	4c0d      	ldr	r4, [pc, #52]	; (2528 <STACK_SIZE+0x528>)
    24f2:	e51a      	b.n	1f2a <__aeabi_dadd+0x52>
    24f4:	0001      	movs	r1, r0
    24f6:	0015      	movs	r5, r2
    24f8:	e517      	b.n	1f2a <__aeabi_dadd+0x52>
    24fa:	001c      	movs	r4, r3
    24fc:	000f      	movs	r7, r1
    24fe:	3c20      	subs	r4, #32
    2500:	40e7      	lsrs	r7, r4
    2502:	003c      	movs	r4, r7
    2504:	2b20      	cmp	r3, #32
    2506:	d00c      	beq.n	2522 <STACK_SIZE+0x522>
    2508:	2740      	movs	r7, #64	; 0x40
    250a:	1afb      	subs	r3, r7, r3
    250c:	4099      	lsls	r1, r3
    250e:	430d      	orrs	r5, r1
    2510:	1e69      	subs	r1, r5, #1
    2512:	418d      	sbcs	r5, r1
    2514:	2100      	movs	r1, #0
    2516:	4325      	orrs	r5, r4
    2518:	e752      	b.n	23c0 <STACK_SIZE+0x3c0>
    251a:	2100      	movs	r1, #0
    251c:	e7d4      	b.n	24c8 <STACK_SIZE+0x4c8>
    251e:	001d      	movs	r5, r3
    2520:	e592      	b.n	2048 <STACK_SIZE+0x48>
    2522:	2100      	movs	r1, #0
    2524:	e7f3      	b.n	250e <STACK_SIZE+0x50e>
    2526:	46c0      	nop			; (mov r8, r8)
    2528:	000007ff 	.word	0x000007ff
    252c:	ff7fffff 	.word	0xff7fffff

00002530 <__aeabi_dmul>:
    2530:	b5f0      	push	{r4, r5, r6, r7, lr}
    2532:	465f      	mov	r7, fp
    2534:	4656      	mov	r6, sl
    2536:	464d      	mov	r5, r9
    2538:	4644      	mov	r4, r8
    253a:	b4f0      	push	{r4, r5, r6, r7}
    253c:	030d      	lsls	r5, r1, #12
    253e:	4699      	mov	r9, r3
    2540:	004e      	lsls	r6, r1, #1
    2542:	0b2b      	lsrs	r3, r5, #12
    2544:	b087      	sub	sp, #28
    2546:	0007      	movs	r7, r0
    2548:	4692      	mov	sl, r2
    254a:	4680      	mov	r8, r0
    254c:	469b      	mov	fp, r3
    254e:	0d76      	lsrs	r6, r6, #21
    2550:	0fcc      	lsrs	r4, r1, #31
    2552:	2e00      	cmp	r6, #0
    2554:	d069      	beq.n	262a <__aeabi_dmul+0xfa>
    2556:	4b6d      	ldr	r3, [pc, #436]	; (270c <__aeabi_dmul+0x1dc>)
    2558:	429e      	cmp	r6, r3
    255a:	d035      	beq.n	25c8 <__aeabi_dmul+0x98>
    255c:	465b      	mov	r3, fp
    255e:	2280      	movs	r2, #128	; 0x80
    2560:	00dd      	lsls	r5, r3, #3
    2562:	0412      	lsls	r2, r2, #16
    2564:	0f43      	lsrs	r3, r0, #29
    2566:	4313      	orrs	r3, r2
    2568:	432b      	orrs	r3, r5
    256a:	469b      	mov	fp, r3
    256c:	00c3      	lsls	r3, r0, #3
    256e:	4698      	mov	r8, r3
    2570:	4b67      	ldr	r3, [pc, #412]	; (2710 <__aeabi_dmul+0x1e0>)
    2572:	2700      	movs	r7, #0
    2574:	469c      	mov	ip, r3
    2576:	2300      	movs	r3, #0
    2578:	4466      	add	r6, ip
    257a:	9301      	str	r3, [sp, #4]
    257c:	464a      	mov	r2, r9
    257e:	0315      	lsls	r5, r2, #12
    2580:	0050      	lsls	r0, r2, #1
    2582:	0fd2      	lsrs	r2, r2, #31
    2584:	4653      	mov	r3, sl
    2586:	0b2d      	lsrs	r5, r5, #12
    2588:	0d40      	lsrs	r0, r0, #21
    258a:	4691      	mov	r9, r2
    258c:	d100      	bne.n	2590 <__aeabi_dmul+0x60>
    258e:	e076      	b.n	267e <__aeabi_dmul+0x14e>
    2590:	4a5e      	ldr	r2, [pc, #376]	; (270c <__aeabi_dmul+0x1dc>)
    2592:	4290      	cmp	r0, r2
    2594:	d06c      	beq.n	2670 <__aeabi_dmul+0x140>
    2596:	2280      	movs	r2, #128	; 0x80
    2598:	0f5b      	lsrs	r3, r3, #29
    259a:	0412      	lsls	r2, r2, #16
    259c:	4313      	orrs	r3, r2
    259e:	4a5c      	ldr	r2, [pc, #368]	; (2710 <__aeabi_dmul+0x1e0>)
    25a0:	00ed      	lsls	r5, r5, #3
    25a2:	4694      	mov	ip, r2
    25a4:	431d      	orrs	r5, r3
    25a6:	4653      	mov	r3, sl
    25a8:	2200      	movs	r2, #0
    25aa:	00db      	lsls	r3, r3, #3
    25ac:	4460      	add	r0, ip
    25ae:	4649      	mov	r1, r9
    25b0:	1836      	adds	r6, r6, r0
    25b2:	1c70      	adds	r0, r6, #1
    25b4:	4061      	eors	r1, r4
    25b6:	9002      	str	r0, [sp, #8]
    25b8:	4317      	orrs	r7, r2
    25ba:	2f0f      	cmp	r7, #15
    25bc:	d900      	bls.n	25c0 <__aeabi_dmul+0x90>
    25be:	e0af      	b.n	2720 <__aeabi_dmul+0x1f0>
    25c0:	4854      	ldr	r0, [pc, #336]	; (2714 <__aeabi_dmul+0x1e4>)
    25c2:	00bf      	lsls	r7, r7, #2
    25c4:	59c7      	ldr	r7, [r0, r7]
    25c6:	46bf      	mov	pc, r7
    25c8:	465b      	mov	r3, fp
    25ca:	431f      	orrs	r7, r3
    25cc:	d000      	beq.n	25d0 <__aeabi_dmul+0xa0>
    25ce:	e088      	b.n	26e2 <__aeabi_dmul+0x1b2>
    25d0:	2300      	movs	r3, #0
    25d2:	469b      	mov	fp, r3
    25d4:	4698      	mov	r8, r3
    25d6:	3302      	adds	r3, #2
    25d8:	2708      	movs	r7, #8
    25da:	9301      	str	r3, [sp, #4]
    25dc:	e7ce      	b.n	257c <__aeabi_dmul+0x4c>
    25de:	4649      	mov	r1, r9
    25e0:	2a02      	cmp	r2, #2
    25e2:	d06a      	beq.n	26ba <__aeabi_dmul+0x18a>
    25e4:	2a03      	cmp	r2, #3
    25e6:	d100      	bne.n	25ea <__aeabi_dmul+0xba>
    25e8:	e209      	b.n	29fe <__aeabi_dmul+0x4ce>
    25ea:	2a01      	cmp	r2, #1
    25ec:	d000      	beq.n	25f0 <__aeabi_dmul+0xc0>
    25ee:	e1bb      	b.n	2968 <__aeabi_dmul+0x438>
    25f0:	4011      	ands	r1, r2
    25f2:	2200      	movs	r2, #0
    25f4:	2300      	movs	r3, #0
    25f6:	2500      	movs	r5, #0
    25f8:	4690      	mov	r8, r2
    25fa:	b2cc      	uxtb	r4, r1
    25fc:	2100      	movs	r1, #0
    25fe:	032d      	lsls	r5, r5, #12
    2600:	0d0a      	lsrs	r2, r1, #20
    2602:	0512      	lsls	r2, r2, #20
    2604:	0b2d      	lsrs	r5, r5, #12
    2606:	4315      	orrs	r5, r2
    2608:	4a43      	ldr	r2, [pc, #268]	; (2718 <__aeabi_dmul+0x1e8>)
    260a:	051b      	lsls	r3, r3, #20
    260c:	4015      	ands	r5, r2
    260e:	431d      	orrs	r5, r3
    2610:	006d      	lsls	r5, r5, #1
    2612:	07e4      	lsls	r4, r4, #31
    2614:	086d      	lsrs	r5, r5, #1
    2616:	4325      	orrs	r5, r4
    2618:	4640      	mov	r0, r8
    261a:	0029      	movs	r1, r5
    261c:	b007      	add	sp, #28
    261e:	bc3c      	pop	{r2, r3, r4, r5}
    2620:	4690      	mov	r8, r2
    2622:	4699      	mov	r9, r3
    2624:	46a2      	mov	sl, r4
    2626:	46ab      	mov	fp, r5
    2628:	bdf0      	pop	{r4, r5, r6, r7, pc}
    262a:	4303      	orrs	r3, r0
    262c:	d052      	beq.n	26d4 <__aeabi_dmul+0x1a4>
    262e:	465b      	mov	r3, fp
    2630:	2b00      	cmp	r3, #0
    2632:	d100      	bne.n	2636 <__aeabi_dmul+0x106>
    2634:	e18a      	b.n	294c <__aeabi_dmul+0x41c>
    2636:	4658      	mov	r0, fp
    2638:	f000 fb16 	bl	2c68 <__clzsi2>
    263c:	0003      	movs	r3, r0
    263e:	3b0b      	subs	r3, #11
    2640:	2b1c      	cmp	r3, #28
    2642:	dd00      	ble.n	2646 <__aeabi_dmul+0x116>
    2644:	e17b      	b.n	293e <__aeabi_dmul+0x40e>
    2646:	221d      	movs	r2, #29
    2648:	1ad3      	subs	r3, r2, r3
    264a:	003a      	movs	r2, r7
    264c:	0001      	movs	r1, r0
    264e:	465d      	mov	r5, fp
    2650:	40da      	lsrs	r2, r3
    2652:	3908      	subs	r1, #8
    2654:	408d      	lsls	r5, r1
    2656:	0013      	movs	r3, r2
    2658:	408f      	lsls	r7, r1
    265a:	432b      	orrs	r3, r5
    265c:	469b      	mov	fp, r3
    265e:	46b8      	mov	r8, r7
    2660:	4b2e      	ldr	r3, [pc, #184]	; (271c <__aeabi_dmul+0x1ec>)
    2662:	2700      	movs	r7, #0
    2664:	469c      	mov	ip, r3
    2666:	2300      	movs	r3, #0
    2668:	4460      	add	r0, ip
    266a:	4246      	negs	r6, r0
    266c:	9301      	str	r3, [sp, #4]
    266e:	e785      	b.n	257c <__aeabi_dmul+0x4c>
    2670:	4652      	mov	r2, sl
    2672:	432a      	orrs	r2, r5
    2674:	d12c      	bne.n	26d0 <__aeabi_dmul+0x1a0>
    2676:	2500      	movs	r5, #0
    2678:	2300      	movs	r3, #0
    267a:	2202      	movs	r2, #2
    267c:	e797      	b.n	25ae <__aeabi_dmul+0x7e>
    267e:	4652      	mov	r2, sl
    2680:	432a      	orrs	r2, r5
    2682:	d021      	beq.n	26c8 <__aeabi_dmul+0x198>
    2684:	2d00      	cmp	r5, #0
    2686:	d100      	bne.n	268a <__aeabi_dmul+0x15a>
    2688:	e154      	b.n	2934 <__aeabi_dmul+0x404>
    268a:	0028      	movs	r0, r5
    268c:	f000 faec 	bl	2c68 <__clzsi2>
    2690:	0003      	movs	r3, r0
    2692:	3b0b      	subs	r3, #11
    2694:	2b1c      	cmp	r3, #28
    2696:	dd00      	ble.n	269a <__aeabi_dmul+0x16a>
    2698:	e146      	b.n	2928 <__aeabi_dmul+0x3f8>
    269a:	211d      	movs	r1, #29
    269c:	1acb      	subs	r3, r1, r3
    269e:	4651      	mov	r1, sl
    26a0:	0002      	movs	r2, r0
    26a2:	40d9      	lsrs	r1, r3
    26a4:	4653      	mov	r3, sl
    26a6:	3a08      	subs	r2, #8
    26a8:	4095      	lsls	r5, r2
    26aa:	4093      	lsls	r3, r2
    26ac:	430d      	orrs	r5, r1
    26ae:	4a1b      	ldr	r2, [pc, #108]	; (271c <__aeabi_dmul+0x1ec>)
    26b0:	4694      	mov	ip, r2
    26b2:	4460      	add	r0, ip
    26b4:	4240      	negs	r0, r0
    26b6:	2200      	movs	r2, #0
    26b8:	e779      	b.n	25ae <__aeabi_dmul+0x7e>
    26ba:	2401      	movs	r4, #1
    26bc:	2200      	movs	r2, #0
    26be:	400c      	ands	r4, r1
    26c0:	4b12      	ldr	r3, [pc, #72]	; (270c <__aeabi_dmul+0x1dc>)
    26c2:	2500      	movs	r5, #0
    26c4:	4690      	mov	r8, r2
    26c6:	e799      	b.n	25fc <__aeabi_dmul+0xcc>
    26c8:	2500      	movs	r5, #0
    26ca:	2300      	movs	r3, #0
    26cc:	2201      	movs	r2, #1
    26ce:	e76e      	b.n	25ae <__aeabi_dmul+0x7e>
    26d0:	2203      	movs	r2, #3
    26d2:	e76c      	b.n	25ae <__aeabi_dmul+0x7e>
    26d4:	2300      	movs	r3, #0
    26d6:	469b      	mov	fp, r3
    26d8:	4698      	mov	r8, r3
    26da:	3301      	adds	r3, #1
    26dc:	2704      	movs	r7, #4
    26de:	9301      	str	r3, [sp, #4]
    26e0:	e74c      	b.n	257c <__aeabi_dmul+0x4c>
    26e2:	2303      	movs	r3, #3
    26e4:	270c      	movs	r7, #12
    26e6:	9301      	str	r3, [sp, #4]
    26e8:	e748      	b.n	257c <__aeabi_dmul+0x4c>
    26ea:	2300      	movs	r3, #0
    26ec:	2580      	movs	r5, #128	; 0x80
    26ee:	4698      	mov	r8, r3
    26f0:	2400      	movs	r4, #0
    26f2:	032d      	lsls	r5, r5, #12
    26f4:	4b05      	ldr	r3, [pc, #20]	; (270c <__aeabi_dmul+0x1dc>)
    26f6:	e781      	b.n	25fc <__aeabi_dmul+0xcc>
    26f8:	465d      	mov	r5, fp
    26fa:	4643      	mov	r3, r8
    26fc:	9a01      	ldr	r2, [sp, #4]
    26fe:	e76f      	b.n	25e0 <__aeabi_dmul+0xb0>
    2700:	465d      	mov	r5, fp
    2702:	4643      	mov	r3, r8
    2704:	0021      	movs	r1, r4
    2706:	9a01      	ldr	r2, [sp, #4]
    2708:	e76a      	b.n	25e0 <__aeabi_dmul+0xb0>
    270a:	46c0      	nop			; (mov r8, r8)
    270c:	000007ff 	.word	0x000007ff
    2710:	fffffc01 	.word	0xfffffc01
    2714:	00002db0 	.word	0x00002db0
    2718:	800fffff 	.word	0x800fffff
    271c:	000003f3 	.word	0x000003f3
    2720:	4642      	mov	r2, r8
    2722:	0c12      	lsrs	r2, r2, #16
    2724:	4691      	mov	r9, r2
    2726:	0c1a      	lsrs	r2, r3, #16
    2728:	4694      	mov	ip, r2
    272a:	4642      	mov	r2, r8
    272c:	0417      	lsls	r7, r2, #16
    272e:	464a      	mov	r2, r9
    2730:	041b      	lsls	r3, r3, #16
    2732:	0c1b      	lsrs	r3, r3, #16
    2734:	435a      	muls	r2, r3
    2736:	4660      	mov	r0, ip
    2738:	4690      	mov	r8, r2
    273a:	464a      	mov	r2, r9
    273c:	4342      	muls	r2, r0
    273e:	0010      	movs	r0, r2
    2740:	9203      	str	r2, [sp, #12]
    2742:	4662      	mov	r2, ip
    2744:	001c      	movs	r4, r3
    2746:	0c3f      	lsrs	r7, r7, #16
    2748:	437a      	muls	r2, r7
    274a:	437c      	muls	r4, r7
    274c:	4442      	add	r2, r8
    274e:	9201      	str	r2, [sp, #4]
    2750:	0c22      	lsrs	r2, r4, #16
    2752:	4692      	mov	sl, r2
    2754:	9a01      	ldr	r2, [sp, #4]
    2756:	4452      	add	r2, sl
    2758:	4590      	cmp	r8, r2
    275a:	d906      	bls.n	276a <__aeabi_dmul+0x23a>
    275c:	4682      	mov	sl, r0
    275e:	2080      	movs	r0, #128	; 0x80
    2760:	0240      	lsls	r0, r0, #9
    2762:	4680      	mov	r8, r0
    2764:	44c2      	add	sl, r8
    2766:	4650      	mov	r0, sl
    2768:	9003      	str	r0, [sp, #12]
    276a:	0c10      	lsrs	r0, r2, #16
    276c:	9004      	str	r0, [sp, #16]
    276e:	4648      	mov	r0, r9
    2770:	0424      	lsls	r4, r4, #16
    2772:	0c24      	lsrs	r4, r4, #16
    2774:	0412      	lsls	r2, r2, #16
    2776:	1912      	adds	r2, r2, r4
    2778:	9205      	str	r2, [sp, #20]
    277a:	0c2a      	lsrs	r2, r5, #16
    277c:	042d      	lsls	r5, r5, #16
    277e:	0c2d      	lsrs	r5, r5, #16
    2780:	4368      	muls	r0, r5
    2782:	002c      	movs	r4, r5
    2784:	4682      	mov	sl, r0
    2786:	4648      	mov	r0, r9
    2788:	437c      	muls	r4, r7
    278a:	4350      	muls	r0, r2
    278c:	4681      	mov	r9, r0
    278e:	0c20      	lsrs	r0, r4, #16
    2790:	4680      	mov	r8, r0
    2792:	4357      	muls	r7, r2
    2794:	4457      	add	r7, sl
    2796:	4447      	add	r7, r8
    2798:	45ba      	cmp	sl, r7
    279a:	d903      	bls.n	27a4 <__aeabi_dmul+0x274>
    279c:	2080      	movs	r0, #128	; 0x80
    279e:	0240      	lsls	r0, r0, #9
    27a0:	4680      	mov	r8, r0
    27a2:	44c1      	add	r9, r8
    27a4:	0c38      	lsrs	r0, r7, #16
    27a6:	043f      	lsls	r7, r7, #16
    27a8:	46b8      	mov	r8, r7
    27aa:	4448      	add	r0, r9
    27ac:	0424      	lsls	r4, r4, #16
    27ae:	0c24      	lsrs	r4, r4, #16
    27b0:	9001      	str	r0, [sp, #4]
    27b2:	9804      	ldr	r0, [sp, #16]
    27b4:	44a0      	add	r8, r4
    27b6:	4440      	add	r0, r8
    27b8:	9004      	str	r0, [sp, #16]
    27ba:	4658      	mov	r0, fp
    27bc:	0c00      	lsrs	r0, r0, #16
    27be:	4681      	mov	r9, r0
    27c0:	4658      	mov	r0, fp
    27c2:	0404      	lsls	r4, r0, #16
    27c4:	0c20      	lsrs	r0, r4, #16
    27c6:	4682      	mov	sl, r0
    27c8:	0007      	movs	r7, r0
    27ca:	4648      	mov	r0, r9
    27cc:	435f      	muls	r7, r3
    27ce:	464c      	mov	r4, r9
    27d0:	4343      	muls	r3, r0
    27d2:	4660      	mov	r0, ip
    27d4:	4360      	muls	r0, r4
    27d6:	4664      	mov	r4, ip
    27d8:	4683      	mov	fp, r0
    27da:	4650      	mov	r0, sl
    27dc:	4344      	muls	r4, r0
    27de:	0c38      	lsrs	r0, r7, #16
    27e0:	4684      	mov	ip, r0
    27e2:	18e4      	adds	r4, r4, r3
    27e4:	4464      	add	r4, ip
    27e6:	42a3      	cmp	r3, r4
    27e8:	d903      	bls.n	27f2 <__aeabi_dmul+0x2c2>
    27ea:	2380      	movs	r3, #128	; 0x80
    27ec:	025b      	lsls	r3, r3, #9
    27ee:	469c      	mov	ip, r3
    27f0:	44e3      	add	fp, ip
    27f2:	4648      	mov	r0, r9
    27f4:	043f      	lsls	r7, r7, #16
    27f6:	0c23      	lsrs	r3, r4, #16
    27f8:	0c3f      	lsrs	r7, r7, #16
    27fa:	0424      	lsls	r4, r4, #16
    27fc:	19e4      	adds	r4, r4, r7
    27fe:	4657      	mov	r7, sl
    2800:	4368      	muls	r0, r5
    2802:	436f      	muls	r7, r5
    2804:	4684      	mov	ip, r0
    2806:	464d      	mov	r5, r9
    2808:	4650      	mov	r0, sl
    280a:	4355      	muls	r5, r2
    280c:	4342      	muls	r2, r0
    280e:	0c38      	lsrs	r0, r7, #16
    2810:	4681      	mov	r9, r0
    2812:	4462      	add	r2, ip
    2814:	444a      	add	r2, r9
    2816:	445b      	add	r3, fp
    2818:	4594      	cmp	ip, r2
    281a:	d903      	bls.n	2824 <__aeabi_dmul+0x2f4>
    281c:	2080      	movs	r0, #128	; 0x80
    281e:	0240      	lsls	r0, r0, #9
    2820:	4684      	mov	ip, r0
    2822:	4465      	add	r5, ip
    2824:	9803      	ldr	r0, [sp, #12]
    2826:	043f      	lsls	r7, r7, #16
    2828:	4683      	mov	fp, r0
    282a:	9804      	ldr	r0, [sp, #16]
    282c:	0c3f      	lsrs	r7, r7, #16
    282e:	4684      	mov	ip, r0
    2830:	44e3      	add	fp, ip
    2832:	45c3      	cmp	fp, r8
    2834:	4180      	sbcs	r0, r0
    2836:	4240      	negs	r0, r0
    2838:	4682      	mov	sl, r0
    283a:	0410      	lsls	r0, r2, #16
    283c:	4684      	mov	ip, r0
    283e:	9801      	ldr	r0, [sp, #4]
    2840:	4467      	add	r7, ip
    2842:	4684      	mov	ip, r0
    2844:	4467      	add	r7, ip
    2846:	44a3      	add	fp, r4
    2848:	46bc      	mov	ip, r7
    284a:	45a3      	cmp	fp, r4
    284c:	41a4      	sbcs	r4, r4
    284e:	4699      	mov	r9, r3
    2850:	44d4      	add	ip, sl
    2852:	4264      	negs	r4, r4
    2854:	4287      	cmp	r7, r0
    2856:	41bf      	sbcs	r7, r7
    2858:	45d4      	cmp	ip, sl
    285a:	4180      	sbcs	r0, r0
    285c:	44e1      	add	r9, ip
    285e:	46a0      	mov	r8, r4
    2860:	4599      	cmp	r9, r3
    2862:	419b      	sbcs	r3, r3
    2864:	427f      	negs	r7, r7
    2866:	4240      	negs	r0, r0
    2868:	44c8      	add	r8, r9
    286a:	4307      	orrs	r7, r0
    286c:	0c12      	lsrs	r2, r2, #16
    286e:	18ba      	adds	r2, r7, r2
    2870:	45a0      	cmp	r8, r4
    2872:	41a4      	sbcs	r4, r4
    2874:	425f      	negs	r7, r3
    2876:	003b      	movs	r3, r7
    2878:	4264      	negs	r4, r4
    287a:	4323      	orrs	r3, r4
    287c:	18d7      	adds	r7, r2, r3
    287e:	4643      	mov	r3, r8
    2880:	197d      	adds	r5, r7, r5
    2882:	0ddb      	lsrs	r3, r3, #23
    2884:	026d      	lsls	r5, r5, #9
    2886:	431d      	orrs	r5, r3
    2888:	465b      	mov	r3, fp
    288a:	025a      	lsls	r2, r3, #9
    288c:	9b05      	ldr	r3, [sp, #20]
    288e:	431a      	orrs	r2, r3
    2890:	1e53      	subs	r3, r2, #1
    2892:	419a      	sbcs	r2, r3
    2894:	465b      	mov	r3, fp
    2896:	0ddb      	lsrs	r3, r3, #23
    2898:	431a      	orrs	r2, r3
    289a:	4643      	mov	r3, r8
    289c:	025b      	lsls	r3, r3, #9
    289e:	4313      	orrs	r3, r2
    28a0:	01ea      	lsls	r2, r5, #7
    28a2:	d507      	bpl.n	28b4 <__aeabi_dmul+0x384>
    28a4:	2201      	movs	r2, #1
    28a6:	085c      	lsrs	r4, r3, #1
    28a8:	4013      	ands	r3, r2
    28aa:	4323      	orrs	r3, r4
    28ac:	07ea      	lsls	r2, r5, #31
    28ae:	9e02      	ldr	r6, [sp, #8]
    28b0:	4313      	orrs	r3, r2
    28b2:	086d      	lsrs	r5, r5, #1
    28b4:	4a57      	ldr	r2, [pc, #348]	; (2a14 <__aeabi_dmul+0x4e4>)
    28b6:	18b2      	adds	r2, r6, r2
    28b8:	2a00      	cmp	r2, #0
    28ba:	dd4b      	ble.n	2954 <__aeabi_dmul+0x424>
    28bc:	0758      	lsls	r0, r3, #29
    28be:	d009      	beq.n	28d4 <__aeabi_dmul+0x3a4>
    28c0:	200f      	movs	r0, #15
    28c2:	4018      	ands	r0, r3
    28c4:	2804      	cmp	r0, #4
    28c6:	d005      	beq.n	28d4 <__aeabi_dmul+0x3a4>
    28c8:	1d18      	adds	r0, r3, #4
    28ca:	4298      	cmp	r0, r3
    28cc:	419b      	sbcs	r3, r3
    28ce:	425b      	negs	r3, r3
    28d0:	18ed      	adds	r5, r5, r3
    28d2:	0003      	movs	r3, r0
    28d4:	01e8      	lsls	r0, r5, #7
    28d6:	d504      	bpl.n	28e2 <__aeabi_dmul+0x3b2>
    28d8:	4a4f      	ldr	r2, [pc, #316]	; (2a18 <__aeabi_dmul+0x4e8>)
    28da:	4015      	ands	r5, r2
    28dc:	2280      	movs	r2, #128	; 0x80
    28de:	00d2      	lsls	r2, r2, #3
    28e0:	18b2      	adds	r2, r6, r2
    28e2:	484e      	ldr	r0, [pc, #312]	; (2a1c <__aeabi_dmul+0x4ec>)
    28e4:	4282      	cmp	r2, r0
    28e6:	dd00      	ble.n	28ea <__aeabi_dmul+0x3ba>
    28e8:	e6e7      	b.n	26ba <__aeabi_dmul+0x18a>
    28ea:	2401      	movs	r4, #1
    28ec:	08db      	lsrs	r3, r3, #3
    28ee:	0768      	lsls	r0, r5, #29
    28f0:	4318      	orrs	r0, r3
    28f2:	026d      	lsls	r5, r5, #9
    28f4:	0553      	lsls	r3, r2, #21
    28f6:	4680      	mov	r8, r0
    28f8:	0b2d      	lsrs	r5, r5, #12
    28fa:	0d5b      	lsrs	r3, r3, #21
    28fc:	400c      	ands	r4, r1
    28fe:	e67d      	b.n	25fc <__aeabi_dmul+0xcc>
    2900:	2280      	movs	r2, #128	; 0x80
    2902:	4659      	mov	r1, fp
    2904:	0312      	lsls	r2, r2, #12
    2906:	4211      	tst	r1, r2
    2908:	d008      	beq.n	291c <__aeabi_dmul+0x3ec>
    290a:	4215      	tst	r5, r2
    290c:	d106      	bne.n	291c <__aeabi_dmul+0x3ec>
    290e:	4315      	orrs	r5, r2
    2910:	032d      	lsls	r5, r5, #12
    2912:	4698      	mov	r8, r3
    2914:	0b2d      	lsrs	r5, r5, #12
    2916:	464c      	mov	r4, r9
    2918:	4b41      	ldr	r3, [pc, #260]	; (2a20 <__aeabi_dmul+0x4f0>)
    291a:	e66f      	b.n	25fc <__aeabi_dmul+0xcc>
    291c:	465d      	mov	r5, fp
    291e:	4315      	orrs	r5, r2
    2920:	032d      	lsls	r5, r5, #12
    2922:	0b2d      	lsrs	r5, r5, #12
    2924:	4b3e      	ldr	r3, [pc, #248]	; (2a20 <__aeabi_dmul+0x4f0>)
    2926:	e669      	b.n	25fc <__aeabi_dmul+0xcc>
    2928:	0003      	movs	r3, r0
    292a:	4655      	mov	r5, sl
    292c:	3b28      	subs	r3, #40	; 0x28
    292e:	409d      	lsls	r5, r3
    2930:	2300      	movs	r3, #0
    2932:	e6bc      	b.n	26ae <__aeabi_dmul+0x17e>
    2934:	4650      	mov	r0, sl
    2936:	f000 f997 	bl	2c68 <__clzsi2>
    293a:	3020      	adds	r0, #32
    293c:	e6a8      	b.n	2690 <__aeabi_dmul+0x160>
    293e:	0003      	movs	r3, r0
    2940:	3b28      	subs	r3, #40	; 0x28
    2942:	409f      	lsls	r7, r3
    2944:	2300      	movs	r3, #0
    2946:	46bb      	mov	fp, r7
    2948:	4698      	mov	r8, r3
    294a:	e689      	b.n	2660 <__aeabi_dmul+0x130>
    294c:	f000 f98c 	bl	2c68 <__clzsi2>
    2950:	3020      	adds	r0, #32
    2952:	e673      	b.n	263c <__aeabi_dmul+0x10c>
    2954:	2401      	movs	r4, #1
    2956:	1aa6      	subs	r6, r4, r2
    2958:	2e38      	cmp	r6, #56	; 0x38
    295a:	dd07      	ble.n	296c <__aeabi_dmul+0x43c>
    295c:	2200      	movs	r2, #0
    295e:	400c      	ands	r4, r1
    2960:	2300      	movs	r3, #0
    2962:	2500      	movs	r5, #0
    2964:	4690      	mov	r8, r2
    2966:	e649      	b.n	25fc <__aeabi_dmul+0xcc>
    2968:	9e02      	ldr	r6, [sp, #8]
    296a:	e7a3      	b.n	28b4 <__aeabi_dmul+0x384>
    296c:	2e1f      	cmp	r6, #31
    296e:	dc20      	bgt.n	29b2 <__aeabi_dmul+0x482>
    2970:	2220      	movs	r2, #32
    2972:	002c      	movs	r4, r5
    2974:	0018      	movs	r0, r3
    2976:	1b92      	subs	r2, r2, r6
    2978:	40f0      	lsrs	r0, r6
    297a:	4094      	lsls	r4, r2
    297c:	4093      	lsls	r3, r2
    297e:	4304      	orrs	r4, r0
    2980:	1e58      	subs	r0, r3, #1
    2982:	4183      	sbcs	r3, r0
    2984:	431c      	orrs	r4, r3
    2986:	40f5      	lsrs	r5, r6
    2988:	0763      	lsls	r3, r4, #29
    298a:	d009      	beq.n	29a0 <__aeabi_dmul+0x470>
    298c:	230f      	movs	r3, #15
    298e:	4023      	ands	r3, r4
    2990:	2b04      	cmp	r3, #4
    2992:	d005      	beq.n	29a0 <__aeabi_dmul+0x470>
    2994:	0023      	movs	r3, r4
    2996:	1d1c      	adds	r4, r3, #4
    2998:	429c      	cmp	r4, r3
    299a:	4192      	sbcs	r2, r2
    299c:	4252      	negs	r2, r2
    299e:	18ad      	adds	r5, r5, r2
    29a0:	022b      	lsls	r3, r5, #8
    29a2:	d51f      	bpl.n	29e4 <__aeabi_dmul+0x4b4>
    29a4:	2401      	movs	r4, #1
    29a6:	2200      	movs	r2, #0
    29a8:	400c      	ands	r4, r1
    29aa:	2301      	movs	r3, #1
    29ac:	2500      	movs	r5, #0
    29ae:	4690      	mov	r8, r2
    29b0:	e624      	b.n	25fc <__aeabi_dmul+0xcc>
    29b2:	201f      	movs	r0, #31
    29b4:	002c      	movs	r4, r5
    29b6:	4240      	negs	r0, r0
    29b8:	1a82      	subs	r2, r0, r2
    29ba:	40d4      	lsrs	r4, r2
    29bc:	2e20      	cmp	r6, #32
    29be:	d01c      	beq.n	29fa <__aeabi_dmul+0x4ca>
    29c0:	2240      	movs	r2, #64	; 0x40
    29c2:	1b96      	subs	r6, r2, r6
    29c4:	40b5      	lsls	r5, r6
    29c6:	432b      	orrs	r3, r5
    29c8:	1e58      	subs	r0, r3, #1
    29ca:	4183      	sbcs	r3, r0
    29cc:	2007      	movs	r0, #7
    29ce:	4323      	orrs	r3, r4
    29d0:	4018      	ands	r0, r3
    29d2:	2500      	movs	r5, #0
    29d4:	2800      	cmp	r0, #0
    29d6:	d009      	beq.n	29ec <__aeabi_dmul+0x4bc>
    29d8:	220f      	movs	r2, #15
    29da:	2500      	movs	r5, #0
    29dc:	401a      	ands	r2, r3
    29de:	001c      	movs	r4, r3
    29e0:	2a04      	cmp	r2, #4
    29e2:	d1d8      	bne.n	2996 <__aeabi_dmul+0x466>
    29e4:	0023      	movs	r3, r4
    29e6:	0768      	lsls	r0, r5, #29
    29e8:	026d      	lsls	r5, r5, #9
    29ea:	0b2d      	lsrs	r5, r5, #12
    29ec:	2401      	movs	r4, #1
    29ee:	08db      	lsrs	r3, r3, #3
    29f0:	4303      	orrs	r3, r0
    29f2:	4698      	mov	r8, r3
    29f4:	400c      	ands	r4, r1
    29f6:	2300      	movs	r3, #0
    29f8:	e600      	b.n	25fc <__aeabi_dmul+0xcc>
    29fa:	2500      	movs	r5, #0
    29fc:	e7e3      	b.n	29c6 <__aeabi_dmul+0x496>
    29fe:	2280      	movs	r2, #128	; 0x80
    2a00:	2401      	movs	r4, #1
    2a02:	0312      	lsls	r2, r2, #12
    2a04:	4315      	orrs	r5, r2
    2a06:	032d      	lsls	r5, r5, #12
    2a08:	4698      	mov	r8, r3
    2a0a:	0b2d      	lsrs	r5, r5, #12
    2a0c:	400c      	ands	r4, r1
    2a0e:	4b04      	ldr	r3, [pc, #16]	; (2a20 <__aeabi_dmul+0x4f0>)
    2a10:	e5f4      	b.n	25fc <__aeabi_dmul+0xcc>
    2a12:	46c0      	nop			; (mov r8, r8)
    2a14:	000003ff 	.word	0x000003ff
    2a18:	feffffff 	.word	0xfeffffff
    2a1c:	000007fe 	.word	0x000007fe
    2a20:	000007ff 	.word	0x000007ff

00002a24 <__aeabi_i2d>:
    2a24:	b570      	push	{r4, r5, r6, lr}
    2a26:	2800      	cmp	r0, #0
    2a28:	d030      	beq.n	2a8c <__aeabi_i2d+0x68>
    2a2a:	17c3      	asrs	r3, r0, #31
    2a2c:	18c4      	adds	r4, r0, r3
    2a2e:	405c      	eors	r4, r3
    2a30:	0fc5      	lsrs	r5, r0, #31
    2a32:	0020      	movs	r0, r4
    2a34:	f000 f918 	bl	2c68 <__clzsi2>
    2a38:	4b17      	ldr	r3, [pc, #92]	; (2a98 <__aeabi_i2d+0x74>)
    2a3a:	4a18      	ldr	r2, [pc, #96]	; (2a9c <__aeabi_i2d+0x78>)
    2a3c:	1a1b      	subs	r3, r3, r0
    2a3e:	1ad2      	subs	r2, r2, r3
    2a40:	2a1f      	cmp	r2, #31
    2a42:	dd18      	ble.n	2a76 <__aeabi_i2d+0x52>
    2a44:	4a16      	ldr	r2, [pc, #88]	; (2aa0 <__aeabi_i2d+0x7c>)
    2a46:	1ad2      	subs	r2, r2, r3
    2a48:	4094      	lsls	r4, r2
    2a4a:	2200      	movs	r2, #0
    2a4c:	0324      	lsls	r4, r4, #12
    2a4e:	055b      	lsls	r3, r3, #21
    2a50:	0b24      	lsrs	r4, r4, #12
    2a52:	0d5b      	lsrs	r3, r3, #21
    2a54:	2100      	movs	r1, #0
    2a56:	0010      	movs	r0, r2
    2a58:	0324      	lsls	r4, r4, #12
    2a5a:	0d0a      	lsrs	r2, r1, #20
    2a5c:	0512      	lsls	r2, r2, #20
    2a5e:	0b24      	lsrs	r4, r4, #12
    2a60:	4314      	orrs	r4, r2
    2a62:	4a10      	ldr	r2, [pc, #64]	; (2aa4 <__aeabi_i2d+0x80>)
    2a64:	051b      	lsls	r3, r3, #20
    2a66:	4014      	ands	r4, r2
    2a68:	431c      	orrs	r4, r3
    2a6a:	0064      	lsls	r4, r4, #1
    2a6c:	07ed      	lsls	r5, r5, #31
    2a6e:	0864      	lsrs	r4, r4, #1
    2a70:	432c      	orrs	r4, r5
    2a72:	0021      	movs	r1, r4
    2a74:	bd70      	pop	{r4, r5, r6, pc}
    2a76:	0021      	movs	r1, r4
    2a78:	4091      	lsls	r1, r2
    2a7a:	000a      	movs	r2, r1
    2a7c:	210b      	movs	r1, #11
    2a7e:	1a08      	subs	r0, r1, r0
    2a80:	40c4      	lsrs	r4, r0
    2a82:	055b      	lsls	r3, r3, #21
    2a84:	0324      	lsls	r4, r4, #12
    2a86:	0b24      	lsrs	r4, r4, #12
    2a88:	0d5b      	lsrs	r3, r3, #21
    2a8a:	e7e3      	b.n	2a54 <__aeabi_i2d+0x30>
    2a8c:	2500      	movs	r5, #0
    2a8e:	2300      	movs	r3, #0
    2a90:	2400      	movs	r4, #0
    2a92:	2200      	movs	r2, #0
    2a94:	e7de      	b.n	2a54 <__aeabi_i2d+0x30>
    2a96:	46c0      	nop			; (mov r8, r8)
    2a98:	0000041e 	.word	0x0000041e
    2a9c:	00000433 	.word	0x00000433
    2aa0:	00000413 	.word	0x00000413
    2aa4:	800fffff 	.word	0x800fffff

00002aa8 <__aeabi_f2d>:
    2aa8:	0042      	lsls	r2, r0, #1
    2aaa:	0e12      	lsrs	r2, r2, #24
    2aac:	1c51      	adds	r1, r2, #1
    2aae:	0243      	lsls	r3, r0, #9
    2ab0:	b2c9      	uxtb	r1, r1
    2ab2:	b570      	push	{r4, r5, r6, lr}
    2ab4:	0a5d      	lsrs	r5, r3, #9
    2ab6:	0fc4      	lsrs	r4, r0, #31
    2ab8:	2901      	cmp	r1, #1
    2aba:	dd15      	ble.n	2ae8 <__aeabi_f2d+0x40>
    2abc:	21e0      	movs	r1, #224	; 0xe0
    2abe:	0089      	lsls	r1, r1, #2
    2ac0:	468c      	mov	ip, r1
    2ac2:	076d      	lsls	r5, r5, #29
    2ac4:	0b1b      	lsrs	r3, r3, #12
    2ac6:	4462      	add	r2, ip
    2ac8:	2100      	movs	r1, #0
    2aca:	0028      	movs	r0, r5
    2acc:	0d0d      	lsrs	r5, r1, #20
    2ace:	052d      	lsls	r5, r5, #20
    2ad0:	432b      	orrs	r3, r5
    2ad2:	4d1c      	ldr	r5, [pc, #112]	; (2b44 <__aeabi_f2d+0x9c>)
    2ad4:	0552      	lsls	r2, r2, #21
    2ad6:	402b      	ands	r3, r5
    2ad8:	0852      	lsrs	r2, r2, #1
    2ada:	4313      	orrs	r3, r2
    2adc:	005b      	lsls	r3, r3, #1
    2ade:	07e4      	lsls	r4, r4, #31
    2ae0:	085b      	lsrs	r3, r3, #1
    2ae2:	4323      	orrs	r3, r4
    2ae4:	0019      	movs	r1, r3
    2ae6:	bd70      	pop	{r4, r5, r6, pc}
    2ae8:	2a00      	cmp	r2, #0
    2aea:	d115      	bne.n	2b18 <__aeabi_f2d+0x70>
    2aec:	2d00      	cmp	r5, #0
    2aee:	d01f      	beq.n	2b30 <__aeabi_f2d+0x88>
    2af0:	0028      	movs	r0, r5
    2af2:	f000 f8b9 	bl	2c68 <__clzsi2>
    2af6:	280a      	cmp	r0, #10
    2af8:	dc1d      	bgt.n	2b36 <__aeabi_f2d+0x8e>
    2afa:	230b      	movs	r3, #11
    2afc:	002a      	movs	r2, r5
    2afe:	1a1b      	subs	r3, r3, r0
    2b00:	40da      	lsrs	r2, r3
    2b02:	0013      	movs	r3, r2
    2b04:	0002      	movs	r2, r0
    2b06:	3215      	adds	r2, #21
    2b08:	4095      	lsls	r5, r2
    2b0a:	4a0f      	ldr	r2, [pc, #60]	; (2b48 <__aeabi_f2d+0xa0>)
    2b0c:	031b      	lsls	r3, r3, #12
    2b0e:	1a12      	subs	r2, r2, r0
    2b10:	0552      	lsls	r2, r2, #21
    2b12:	0b1b      	lsrs	r3, r3, #12
    2b14:	0d52      	lsrs	r2, r2, #21
    2b16:	e7d7      	b.n	2ac8 <__aeabi_f2d+0x20>
    2b18:	2d00      	cmp	r5, #0
    2b1a:	d006      	beq.n	2b2a <__aeabi_f2d+0x82>
    2b1c:	2280      	movs	r2, #128	; 0x80
    2b1e:	0b1b      	lsrs	r3, r3, #12
    2b20:	0312      	lsls	r2, r2, #12
    2b22:	4313      	orrs	r3, r2
    2b24:	076d      	lsls	r5, r5, #29
    2b26:	4a09      	ldr	r2, [pc, #36]	; (2b4c <__aeabi_f2d+0xa4>)
    2b28:	e7ce      	b.n	2ac8 <__aeabi_f2d+0x20>
    2b2a:	4a08      	ldr	r2, [pc, #32]	; (2b4c <__aeabi_f2d+0xa4>)
    2b2c:	2300      	movs	r3, #0
    2b2e:	e7cb      	b.n	2ac8 <__aeabi_f2d+0x20>
    2b30:	2200      	movs	r2, #0
    2b32:	2300      	movs	r3, #0
    2b34:	e7c8      	b.n	2ac8 <__aeabi_f2d+0x20>
    2b36:	0003      	movs	r3, r0
    2b38:	3b0b      	subs	r3, #11
    2b3a:	409d      	lsls	r5, r3
    2b3c:	002b      	movs	r3, r5
    2b3e:	2500      	movs	r5, #0
    2b40:	e7e3      	b.n	2b0a <__aeabi_f2d+0x62>
    2b42:	46c0      	nop			; (mov r8, r8)
    2b44:	800fffff 	.word	0x800fffff
    2b48:	00000389 	.word	0x00000389
    2b4c:	000007ff 	.word	0x000007ff

00002b50 <__aeabi_d2f>:
    2b50:	004b      	lsls	r3, r1, #1
    2b52:	b570      	push	{r4, r5, r6, lr}
    2b54:	0d5e      	lsrs	r6, r3, #21
    2b56:	030c      	lsls	r4, r1, #12
    2b58:	1c75      	adds	r5, r6, #1
    2b5a:	0a64      	lsrs	r4, r4, #9
    2b5c:	0f42      	lsrs	r2, r0, #29
    2b5e:	056d      	lsls	r5, r5, #21
    2b60:	4322      	orrs	r2, r4
    2b62:	0fc9      	lsrs	r1, r1, #31
    2b64:	00c4      	lsls	r4, r0, #3
    2b66:	0d6d      	lsrs	r5, r5, #21
    2b68:	2d01      	cmp	r5, #1
    2b6a:	dd2a      	ble.n	2bc2 <__aeabi_d2f+0x72>
    2b6c:	4b3b      	ldr	r3, [pc, #236]	; (2c5c <__aeabi_d2f+0x10c>)
    2b6e:	18f3      	adds	r3, r6, r3
    2b70:	2bfe      	cmp	r3, #254	; 0xfe
    2b72:	dc1a      	bgt.n	2baa <__aeabi_d2f+0x5a>
    2b74:	2b00      	cmp	r3, #0
    2b76:	dd42      	ble.n	2bfe <__aeabi_d2f+0xae>
    2b78:	0180      	lsls	r0, r0, #6
    2b7a:	1e45      	subs	r5, r0, #1
    2b7c:	41a8      	sbcs	r0, r5
    2b7e:	00d2      	lsls	r2, r2, #3
    2b80:	4310      	orrs	r0, r2
    2b82:	0f62      	lsrs	r2, r4, #29
    2b84:	4302      	orrs	r2, r0
    2b86:	0750      	lsls	r0, r2, #29
    2b88:	d004      	beq.n	2b94 <__aeabi_d2f+0x44>
    2b8a:	200f      	movs	r0, #15
    2b8c:	4010      	ands	r0, r2
    2b8e:	2804      	cmp	r0, #4
    2b90:	d000      	beq.n	2b94 <__aeabi_d2f+0x44>
    2b92:	3204      	adds	r2, #4
    2b94:	2080      	movs	r0, #128	; 0x80
    2b96:	04c0      	lsls	r0, r0, #19
    2b98:	4010      	ands	r0, r2
    2b9a:	d021      	beq.n	2be0 <__aeabi_d2f+0x90>
    2b9c:	3301      	adds	r3, #1
    2b9e:	2bff      	cmp	r3, #255	; 0xff
    2ba0:	d003      	beq.n	2baa <__aeabi_d2f+0x5a>
    2ba2:	0192      	lsls	r2, r2, #6
    2ba4:	0a52      	lsrs	r2, r2, #9
    2ba6:	b2db      	uxtb	r3, r3
    2ba8:	e001      	b.n	2bae <__aeabi_d2f+0x5e>
    2baa:	23ff      	movs	r3, #255	; 0xff
    2bac:	2200      	movs	r2, #0
    2bae:	0252      	lsls	r2, r2, #9
    2bb0:	0a52      	lsrs	r2, r2, #9
    2bb2:	05db      	lsls	r3, r3, #23
    2bb4:	4313      	orrs	r3, r2
    2bb6:	005b      	lsls	r3, r3, #1
    2bb8:	07c9      	lsls	r1, r1, #31
    2bba:	085b      	lsrs	r3, r3, #1
    2bbc:	430b      	orrs	r3, r1
    2bbe:	0018      	movs	r0, r3
    2bc0:	bd70      	pop	{r4, r5, r6, pc}
    2bc2:	2e00      	cmp	r6, #0
    2bc4:	d007      	beq.n	2bd6 <__aeabi_d2f+0x86>
    2bc6:	4314      	orrs	r4, r2
    2bc8:	d0ef      	beq.n	2baa <__aeabi_d2f+0x5a>
    2bca:	2080      	movs	r0, #128	; 0x80
    2bcc:	00d2      	lsls	r2, r2, #3
    2bce:	0480      	lsls	r0, r0, #18
    2bd0:	4302      	orrs	r2, r0
    2bd2:	23ff      	movs	r3, #255	; 0xff
    2bd4:	e7d7      	b.n	2b86 <__aeabi_d2f+0x36>
    2bd6:	4322      	orrs	r2, r4
    2bd8:	2300      	movs	r3, #0
    2bda:	2a00      	cmp	r2, #0
    2bdc:	d003      	beq.n	2be6 <__aeabi_d2f+0x96>
    2bde:	2205      	movs	r2, #5
    2be0:	08d2      	lsrs	r2, r2, #3
    2be2:	2bff      	cmp	r3, #255	; 0xff
    2be4:	d003      	beq.n	2bee <__aeabi_d2f+0x9e>
    2be6:	0252      	lsls	r2, r2, #9
    2be8:	0a52      	lsrs	r2, r2, #9
    2bea:	b2db      	uxtb	r3, r3
    2bec:	e7df      	b.n	2bae <__aeabi_d2f+0x5e>
    2bee:	2a00      	cmp	r2, #0
    2bf0:	d032      	beq.n	2c58 <__aeabi_d2f+0x108>
    2bf2:	2080      	movs	r0, #128	; 0x80
    2bf4:	03c0      	lsls	r0, r0, #15
    2bf6:	4302      	orrs	r2, r0
    2bf8:	0252      	lsls	r2, r2, #9
    2bfa:	0a52      	lsrs	r2, r2, #9
    2bfc:	e7d7      	b.n	2bae <__aeabi_d2f+0x5e>
    2bfe:	0018      	movs	r0, r3
    2c00:	3017      	adds	r0, #23
    2c02:	db14      	blt.n	2c2e <__aeabi_d2f+0xde>
    2c04:	2080      	movs	r0, #128	; 0x80
    2c06:	0400      	lsls	r0, r0, #16
    2c08:	4302      	orrs	r2, r0
    2c0a:	201e      	movs	r0, #30
    2c0c:	1ac0      	subs	r0, r0, r3
    2c0e:	281f      	cmp	r0, #31
    2c10:	dc0f      	bgt.n	2c32 <__aeabi_d2f+0xe2>
    2c12:	0025      	movs	r5, r4
    2c14:	4b12      	ldr	r3, [pc, #72]	; (2c60 <__aeabi_d2f+0x110>)
    2c16:	18f3      	adds	r3, r6, r3
    2c18:	409d      	lsls	r5, r3
    2c1a:	1e6e      	subs	r6, r5, #1
    2c1c:	41b5      	sbcs	r5, r6
    2c1e:	409a      	lsls	r2, r3
    2c20:	002b      	movs	r3, r5
    2c22:	4313      	orrs	r3, r2
    2c24:	0022      	movs	r2, r4
    2c26:	40c2      	lsrs	r2, r0
    2c28:	431a      	orrs	r2, r3
    2c2a:	2300      	movs	r3, #0
    2c2c:	e7ab      	b.n	2b86 <__aeabi_d2f+0x36>
    2c2e:	2300      	movs	r3, #0
    2c30:	e7d5      	b.n	2bde <__aeabi_d2f+0x8e>
    2c32:	2502      	movs	r5, #2
    2c34:	426d      	negs	r5, r5
    2c36:	1aeb      	subs	r3, r5, r3
    2c38:	0015      	movs	r5, r2
    2c3a:	40dd      	lsrs	r5, r3
    2c3c:	2820      	cmp	r0, #32
    2c3e:	d009      	beq.n	2c54 <__aeabi_d2f+0x104>
    2c40:	4b08      	ldr	r3, [pc, #32]	; (2c64 <__aeabi_d2f+0x114>)
    2c42:	18f3      	adds	r3, r6, r3
    2c44:	409a      	lsls	r2, r3
    2c46:	4314      	orrs	r4, r2
    2c48:	1e62      	subs	r2, r4, #1
    2c4a:	4194      	sbcs	r4, r2
    2c4c:	0022      	movs	r2, r4
    2c4e:	2300      	movs	r3, #0
    2c50:	432a      	orrs	r2, r5
    2c52:	e798      	b.n	2b86 <__aeabi_d2f+0x36>
    2c54:	2200      	movs	r2, #0
    2c56:	e7f6      	b.n	2c46 <__aeabi_d2f+0xf6>
    2c58:	2200      	movs	r2, #0
    2c5a:	e7a8      	b.n	2bae <__aeabi_d2f+0x5e>
    2c5c:	fffffc80 	.word	0xfffffc80
    2c60:	fffffc82 	.word	0xfffffc82
    2c64:	fffffca2 	.word	0xfffffca2

00002c68 <__clzsi2>:
    2c68:	211c      	movs	r1, #28
    2c6a:	2301      	movs	r3, #1
    2c6c:	041b      	lsls	r3, r3, #16
    2c6e:	4298      	cmp	r0, r3
    2c70:	d301      	bcc.n	2c76 <__clzsi2+0xe>
    2c72:	0c00      	lsrs	r0, r0, #16
    2c74:	3910      	subs	r1, #16
    2c76:	0a1b      	lsrs	r3, r3, #8
    2c78:	4298      	cmp	r0, r3
    2c7a:	d301      	bcc.n	2c80 <__clzsi2+0x18>
    2c7c:	0a00      	lsrs	r0, r0, #8
    2c7e:	3908      	subs	r1, #8
    2c80:	091b      	lsrs	r3, r3, #4
    2c82:	4298      	cmp	r0, r3
    2c84:	d301      	bcc.n	2c8a <__clzsi2+0x22>
    2c86:	0900      	lsrs	r0, r0, #4
    2c88:	3904      	subs	r1, #4
    2c8a:	a202      	add	r2, pc, #8	; (adr r2, 2c94 <__clzsi2+0x2c>)
    2c8c:	5c10      	ldrb	r0, [r2, r0]
    2c8e:	1840      	adds	r0, r0, r1
    2c90:	4770      	bx	lr
    2c92:	46c0      	nop			; (mov r8, r8)
    2c94:	02020304 	.word	0x02020304
    2c98:	01010101 	.word	0x01010101
	...

00002ca4 <__libc_init_array>:
    2ca4:	4b0e      	ldr	r3, [pc, #56]	; (2ce0 <__libc_init_array+0x3c>)
    2ca6:	b570      	push	{r4, r5, r6, lr}
    2ca8:	2500      	movs	r5, #0
    2caa:	001e      	movs	r6, r3
    2cac:	4c0d      	ldr	r4, [pc, #52]	; (2ce4 <__libc_init_array+0x40>)
    2cae:	1ae4      	subs	r4, r4, r3
    2cb0:	10a4      	asrs	r4, r4, #2
    2cb2:	42a5      	cmp	r5, r4
    2cb4:	d004      	beq.n	2cc0 <__libc_init_array+0x1c>
    2cb6:	00ab      	lsls	r3, r5, #2
    2cb8:	58f3      	ldr	r3, [r6, r3]
    2cba:	4798      	blx	r3
    2cbc:	3501      	adds	r5, #1
    2cbe:	e7f8      	b.n	2cb2 <__libc_init_array+0xe>
    2cc0:	f000 f896 	bl	2df0 <_init>
    2cc4:	4b08      	ldr	r3, [pc, #32]	; (2ce8 <__libc_init_array+0x44>)
    2cc6:	2500      	movs	r5, #0
    2cc8:	001e      	movs	r6, r3
    2cca:	4c08      	ldr	r4, [pc, #32]	; (2cec <__libc_init_array+0x48>)
    2ccc:	1ae4      	subs	r4, r4, r3
    2cce:	10a4      	asrs	r4, r4, #2
    2cd0:	42a5      	cmp	r5, r4
    2cd2:	d004      	beq.n	2cde <__libc_init_array+0x3a>
    2cd4:	00ab      	lsls	r3, r5, #2
    2cd6:	58f3      	ldr	r3, [r6, r3]
    2cd8:	4798      	blx	r3
    2cda:	3501      	adds	r5, #1
    2cdc:	e7f8      	b.n	2cd0 <__libc_init_array+0x2c>
    2cde:	bd70      	pop	{r4, r5, r6, pc}
    2ce0:	00002dfc 	.word	0x00002dfc
    2ce4:	00002dfc 	.word	0x00002dfc
    2ce8:	00002dfc 	.word	0x00002dfc
    2cec:	00002e00 	.word	0x00002e00
    2cf0:	0000168e 	.word	0x0000168e
    2cf4:	000015b2 	.word	0x000015b2
    2cf8:	00001670 	.word	0x00001670
    2cfc:	00001648 	.word	0x00001648
    2d00:	00001670 	.word	0x00001670
    2d04:	0000163c 	.word	0x0000163c
    2d08:	00001670 	.word	0x00001670
    2d0c:	00001648 	.word	0x00001648
    2d10:	000015b2 	.word	0x000015b2
    2d14:	000015b2 	.word	0x000015b2
    2d18:	0000163c 	.word	0x0000163c
    2d1c:	00001648 	.word	0x00001648
    2d20:	000016f4 	.word	0x000016f4
    2d24:	000016f4 	.word	0x000016f4
    2d28:	000016f4 	.word	0x000016f4
    2d2c:	00001676 	.word	0x00001676
    2d30:	000015b2 	.word	0x000015b2
    2d34:	000015b2 	.word	0x000015b2
    2d38:	0000165c 	.word	0x0000165c
    2d3c:	00001646 	.word	0x00001646
    2d40:	0000165c 	.word	0x0000165c
    2d44:	0000163c 	.word	0x0000163c
    2d48:	0000165c 	.word	0x0000165c
    2d4c:	00001646 	.word	0x00001646
    2d50:	000015b2 	.word	0x000015b2
    2d54:	000015b2 	.word	0x000015b2
    2d58:	0000163c 	.word	0x0000163c
    2d5c:	00001646 	.word	0x00001646
    2d60:	000016f4 	.word	0x000016f4
    2d64:	000016f4 	.word	0x000016f4
    2d68:	000016f4 	.word	0x000016f4
    2d6c:	00001700 	.word	0x00001700
    2d70:	000019ec 	.word	0x000019ec
    2d74:	0000194a 	.word	0x0000194a
    2d78:	0000194a 	.word	0x0000194a
    2d7c:	00001948 	.word	0x00001948
    2d80:	000019de 	.word	0x000019de
    2d84:	000019de 	.word	0x000019de
    2d88:	000019d4 	.word	0x000019d4
    2d8c:	00001948 	.word	0x00001948
    2d90:	000019de 	.word	0x000019de
    2d94:	000019d4 	.word	0x000019d4
    2d98:	000019de 	.word	0x000019de
    2d9c:	00001948 	.word	0x00001948
    2da0:	000019e4 	.word	0x000019e4
    2da4:	000019e4 	.word	0x000019e4
    2da8:	000019e4 	.word	0x000019e4
    2dac:	00001a6e 	.word	0x00001a6e
    2db0:	00002720 	.word	0x00002720
    2db4:	000025e0 	.word	0x000025e0
    2db8:	000025e0 	.word	0x000025e0
    2dbc:	000025de 	.word	0x000025de
    2dc0:	000026f8 	.word	0x000026f8
    2dc4:	000026f8 	.word	0x000026f8
    2dc8:	000026ea 	.word	0x000026ea
    2dcc:	000025de 	.word	0x000025de
    2dd0:	000026f8 	.word	0x000026f8
    2dd4:	000026ea 	.word	0x000026ea
    2dd8:	000026f8 	.word	0x000026f8
    2ddc:	000025de 	.word	0x000025de
    2de0:	00002700 	.word	0x00002700
    2de4:	00002700 	.word	0x00002700
    2de8:	00002700 	.word	0x00002700
    2dec:	00002900 	.word	0x00002900

00002df0 <_init>:
    2df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2df2:	46c0      	nop			; (mov r8, r8)
    2df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2df6:	bc08      	pop	{r3}
    2df8:	469e      	mov	lr, r3
    2dfa:	4770      	bx	lr

00002dfc <__init_array_start>:
    2dfc:	000000cd 	.word	0x000000cd

00002e00 <_fini>:
    2e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2e02:	46c0      	nop			; (mov r8, r8)
    2e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2e06:	bc08      	pop	{r3}
    2e08:	469e      	mov	lr, r3
    2e0a:	4770      	bx	lr

00002e0c <__fini_array_start>:
    2e0c:	000000a5 	.word	0x000000a5
