Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (124.160.105.205:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 21 Nov 2018 00:38:53 -0000
Received: from icoremail.net (unknown [209.85.215.171])
	by mail-app4 (Coremail) with SMTP id cS_KCgCn3zy77PNbwjbfAQ--.39243S3;
	Tue, 20 Nov 2018 19:15:09 +0800 (CST)
Received: from mail-pg1-f171.google.com (unknown [209.85.215.171])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwC3mka47PNbg8ddAA--.74S3;
	Tue, 20 Nov 2018 19:15:04 +0800 (CST)
Received: by mail-pg1-f171.google.com with SMTP id z11so780020pgu.0
        for <xuliker@zju.edu.cn>; Tue, 20 Nov 2018 03:15:04 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:subject:to:cc:references:from
         :message-id:date:user-agent:mime-version:in-reply-to
         :content-language:content-transfer-encoding:dkim-signature:sender
         :precedence:list-id;
        bh=paBaZD/hdUpVreNEhq7MCPMxKPDZUaiDaFrGMXddyJU=;
        b=Ep3Yq4mUIeN4tG1MABBPzvkEJpUKYXeeue2P8qGTBoxdrDVISs9b1aqZHhk/PhLx8s
         jVLuWbkNbFM+ntq8GvPJmwD03oCT5zkXxi3uqOcZEAo3o0RyUIaSPAczBmpgXpm2HrHA
         51OpCVlbGnT36Y4mk0RJGXbRkU5DWXlBZ6zCzBEJM++p1QDM7nRciO3T2Jf7DWZV0DON
         0LyDB2oz6Y/tKowvzu839WyMM0sUVSEFRsYN67a8gYARqXjPIqDG7dLIrTSKo+1ejBGc
         wpaDPkyWIkqgYCPEzWyEgbGKZ86f5GxxVe5PSnFeLhnZVnopdXLwUh9kaDTUCVfHmqX3
         fiZQ==
X-Gm-Message-State: AGRZ1gJz9+NPFhNUfASFPHiknD8o3zXLR7bYG9DqDxufWgT9fEAHddWs
	xzDK159cpPeRPbx30G4DGtgIOzBlJN32fxNnoMiOQHSHjpXBnqA=
X-Received: by 2002:a62:6085:: with SMTP id u127-v6mr1783119pfb.147.1542712504425;
        Tue, 20 Nov 2018 03:15:04 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp466319pju;
        Tue, 20 Nov 2018 03:15:03 -0800 (PST)
X-Google-Smtp-Source: AFSGD/Uru+0a6owkQCT1UnrhUPk0Pvc/B7Ye39iTTsXn+ZKnh6VDlfmYSi1UCnpSpjU6IMBWnWa1
X-Received: by 2002:a63:4d0e:: with SMTP id a14mr1520510pgb.408.1542712503517;
        Tue, 20 Nov 2018 03:15:03 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542712503; cv=none;
        d=google.com; s=arc-20160816;
        b=taZ3JzBBgGUt/JsIda2rUZVC+YsI9fdr7+rqwN/MKEKVYHLnJDcoULNG1ltwY7o0zz
         stBInTbbM5IRajWXbnrX5ZXabRjfrYs4IcqsJ5YdL0xfN3T//tv75KaV3a4/obk7mcyp
         hUtvbrW6/Tye+RcL/mYnPf51EcPa7+JKcz9gntxFXFCRLgW+1ihpZbHjiC0NKe/X+qai
         ul51z52L6Oj1B2iRkGVCCW5w/zPz1Gkzmdl0GHVypN5qkwZAa3UkSMN7rOZzzRBZDaWM
         QESSYML8RjCwRgHKidl2xyHU0YVG9XjUQ9gYnJpBupAMhnGyQ72pt3ZBGfCvV7OMlNc/
         qvuQ==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject;
        bh=paBaZD/hdUpVreNEhq7MCPMxKPDZUaiDaFrGMXddyJU=;
        b=gnf/8SWtZ1dXGx2x5/yAN2tM/cgj3iEChwTcY8QOcJBy0FJjqs5Bthn6MDnRJCjj/R
         7GW5kqAQVkOo6/PDE/W/HA3RNDiw6E1w+oUDWXH2DqYlVSUS3uQLvxXvRGYWnm3ckvL8
         rL7nUZF/F7skBgw3sIGs+PxDSwW78CgUsqzqNOhs8r0wtyfEUVdYK5eENWRYJb/FV6nz
         nHcT4IcGzroXrRxzXZTBvtJ9uUdUjOc8NMEGiOcEv0YZVWxYGmr7p0X1RDgoh38JshDj
         ibrkufSoZWBW72/pC+W074RceMbS58jEPz9I7VhCA0z2V6Z6C96RXLshJu8GtFdkwwYP
         wKmw==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=rMoJPx9H;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id 32si21172004plg.29.2018.11.20.03.14.49;
        Tue, 20 Nov 2018 03:15:03 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1729067AbeKTVnB (ORCPT <rfc822;yv9200@gmail.com> + 99 others);
        Tue, 20 Nov 2018 16:43:01 -0500
Received: from hqemgate16.nvidia.com ([216.228.121.65]:3282 "EHLO
        hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727807AbeKTVm7 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 20 Nov 2018 16:42:59 -0500
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5bf3ec970000>; Tue, 20 Nov 2018 03:14:31 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Tue, 20 Nov 2018 03:14:22 -0800
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Tue, 20 Nov 2018 03:14:22 -0800
Received: from [10.26.11.164] (10.124.1.5) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1395.4; Tue, 20 Nov
 2018 11:14:19 +0000
Subject: Re: omap5 fixing palmas IRQ_TYPE_NONE warning leads to gpadc timeouts
To: Tony Lindgren <tony@atomide.com>,
        Peter Ujfalusi <peter.ujfalusi@ti.com>
CC: Belisko Marek <marek.belisko@gmail.com>,
        LKML <linux-kernel@vger.kernel.org>,
        <linux-omap@vger.kernel.org>,
        "Dr. H. Nikolaus Schaller" <hns@goldelico.com>,
        Laxman Dewangan <ldewangan@nvidia.com>,
        Thierry Reding <treding@nvidia.com>
References: <CAAfyv35bat+t6awL-VRigAoaUTySwOgZkQMs=W9mEKQ6VDW3FA@mail.gmail.com>
 <20180703084516.GT112168@atomide.com>
 <CAAfyv37F1s8Cg=pfxiN0dA6YEX7KMB-+uifjRoqAdKGWLeYEwA@mail.gmail.com>
 <20181113180656.GE53235@atomide.com>
 <46d271b2-35d3-6353-c530-3292cdac53ab@ti.com>
 <20181119161906.GP53235@atomide.com> <20181119171406.GQ53235@atomide.com>
From: Jon Hunter <jonathanh@nvidia.com>
Message-ID: <725df8e7-4aff-3751-d0b0-809b89e882e5@nvidia.com>
Date: Tue, 20 Nov 2018 11:14:16 +0000
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.2.1
MIME-Version: 1.0
In-Reply-To: <20181119171406.GQ53235@atomide.com>
X-Originating-IP: [10.124.1.5]
X-ClientProxiedBy: HQMAIL101.nvidia.com (172.20.187.10) To
 HQMAIL101.nvidia.com (172.20.187.10)
Content-Type: text/plain; charset="utf-8"
Content-Language: en-US
Content-Transfer-Encoding: 7bit
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1542712471; bh=paBaZD/hdUpVreNEhq7MCPMxKPDZUaiDaFrGMXddyJU=;
        h=X-PGP-Universal:Subject:To:CC:References:From:Message-ID:Date:
         User-Agent:MIME-Version:In-Reply-To:X-Originating-IP:
         X-ClientProxiedBy:Content-Type:Content-Language:
         Content-Transfer-Encoding;
        b=rMoJPx9HdHVMeGauON0ZpSQ6QdvCJmF7Ba5DNF4dWvXvCtiei9xVY/ZfzuaqLLbFD
         cmtZr3Fn9XtHeVthKYD8P5IZlD7+pNE7szyGC80M/r33i1rSE35oWGybfnc8Uc3FAr
         GzAQ6GzDrcjMZmnRCpWYB2cMGHquCDkqIF12IgYH3xGFp7A+FYBmV/rjBMGkoeoKFk
         7V6gArhDH2snKrTG4Z92sf3PaYRCA4DcobyZfBafSJxb1RvhhUZ625/9Jk8rxFngFF
         JoSUC2DAYH4lrXJPw/wMGNB/1kzeFl6BThVaYuH1iNSuN3zYfrgjNBUdvcydRu4DCv
         KnrqfHCCqmgqg==
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwC3mka47PNbg8ddAA--.74S3
Authentication-Results: mail-app4; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoWxur47JrWUAw43Ar45uw47twb_yoW5Gw45pF
	W8GF4qkFs0q34rZwsFv3W0vF1Fyr15Jr15Wr1rCrW7ArZ0gFySgr43tFZ093ZxCry8J3yj
	qaySk34vvas8uFJanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUUjbIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUUm2b7Iv0xC_Cr1lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r1j
	6r18McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr4
	1l7I0Y6sxI4wCYjI0SjxkI62AI1cAE67vIY487MxkF7I0Ew4C26cxK6c8Ij28IcwCY1Ik2
	6cxK6xAEc7vF6xCjj44lc2xSY4AK6IIF6r4kMxkI7II2jI8vz4vEwIxGrwCYIxAIcVC0I7
	IYx2IY67AKxVW8JVW5JwCYIxAIcVC0I7IYx2IY6xkF7I0E14v26r4j6F4UMxvI42IY6I8E
	87Iv67AKxVW0oVCq3wCYIxAIcVC2z280aVCY1x0267AKxVW0oVCq3wCF04k20xvY0x0EwI
	xGrwCF04k20xvEw4C26cxK6c8Ij28IcwCF72vE77IF4wCFx2IqxVCFs4IE7xkEbVWUJVW8
	JwC20s026c02F40E14v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67kF1V
	AFwI0_Jw0_GFylIxkGc2Ij64vIr41lIxAIcVCF04k26cxKx2IYs7xG6r4j6FyUYxBIdaVF
	xhVjvjDU0xZFpf9x07bnHUDUUUUU=


On 19/11/2018 17:14, Tony Lindgren wrote:
> Hi,
> 
> * Tony Lindgren <tony@atomide.com> [181119 16:19]:
>> * Peter Ujfalusi <peter.ujfalusi@ti.com> [181119 10:16]:
>>> On 2018-11-13 20:06, Tony Lindgren wrote:
>>>> Looks like the IRQ_TYPE_NONE issue still is there for omap5 and
>>>> should be fixed with IRQ_TYPE_HIGH.
>>>>
>>>> No idea about why palmas interrupts would stop working though,
>>>> Peter, do you have any ideas on this one?
>>>
>>> No, I don't.
>>> The INT polarity can be changed in Palmas.
>>> based on the pdata->irq_flags (queried via irqd_get_trigger_type())
>>> the code  configures it:
>>>
>>> if (pdata->irq_flags & IRQ_TYPE_LEVEL_HIGH)
>>> 	reg = PALMAS_POLARITY_CTRL_INT_POLARITY;
>>> else
>>> 	reg = 0;
>>>
>>> and we pass the same irq_flags to the regmap_add_irq_chip()
>>> IRQ_TYPE_LEVEL_HIGH == IRQF_TRIGGER_HIGH == 0x00000004
>>>
>>> A change in DT should be enough, no need to patch palmas.c, imho.
>>
>> But it's not. I'm now wondering if wakeupgen is inverting the
>> polarity for this interrupt?
>>
>> GIC docs say this about SPI interrupts:
>>
>> "SPI is triggered on a rising edge or is active-HIGH level-sensitive."
>>
>> So when setting IRQ_TYPE_LEVEL_HIGH in dts, we still must not
>> invert the polarity in palmas while tegra needs to. So either
>> tegra114 hardware is inverting the polarity, or omap5 wakeupgen
>> is.
>>
>> Does the palmas trm say which way PALMAS_POLARITY_CTRL
>> triggers if PALMAS_POLARITY_CTRL_INT_POLARITY is set?
>>
>> Also note that dra7 is using a gpio for palmas interrupt.
> 
> Well so commit 7e9d474954f4 ("ARM: tegra: Correct polarity for
> Tegra114 PMIC interrupt") states that tegra114 inverts the
> polarity of the PMIC interrupt. So adding Jon and Thierry to Cc.

Yes Tegra can invert the polarity of the PMIC interrupt.

> So it seems that commit df545d1cd01a ("mfd: palmas: Provide
> irq flags through DT/platform data") wrongly sets the
> PALMAS_POLARITY_CTRL_INT_POLARITY on IRQ_TYPE_LEVEL_HIGH
> while it should set it on IRQ_TYPE_LEVEL_LOW.
> 
> I think the fix needs to set the polarity using
> of_machine_is_compatible() and probably also add a new
> compatible to palmas.c for "ti,palmas-tegra114" to properly
> deal with the inverted interrupt. Or add a property for
> "interrupt-inverted". In any case, it seems that the
> of_machine_is_compatible() is also needed too to avoid
> breaking use with dtb files.
> 
> Jon & Thierry, can you guys please check and confirm this?
I don't fully understand what is being discussed here, but my
understanding is that the palmas interrupt is active low.

Let me know if this helps.

Cheers
Jon

-- 
nvpublic
