// Seed: 2883837219
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    output logic id_2,
    input logic id_3
);
  logic id_4;
  logic id_5 = 1;
  assign id_4 = 1;
  assign id_5 = (1'h0) & id_5;
endmodule
