Microchip Technology Inc. - Microchip Libero Software Release v2023.1 (Version 2023.1.0.6)

Date      :  Thu May 25 13:53:13 2023
Project   :  C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD
Component :  CoreAXITOAHBL_C1
Family    :  PolarFire


HDL source files for all Synthesis and Simulation tools:
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG3_BD/component/Actel/DirectCore/COREAXITOAHBL/3.6.101/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG3_BD/component/Actel/DirectCore/COREAXITOAHBL/3.6.101/rtl/vlog/core/CoreAXItoAHBL_AXIOutReg.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG3_BD/component/Actel/DirectCore/COREAXITOAHBL/3.6.101/rtl/vlog/core/CoreAXItoAHBL_AXISlaveCtrl.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG3_BD/component/Actel/DirectCore/COREAXITOAHBL/3.6.101/rtl/vlog/core/CoreAXItoAHBL_RAM_infer_LSRAM.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG3_BD/component/Actel/DirectCore/COREAXITOAHBL/3.6.101/rtl/vlog/core/CoreAXItoAHBL_RAM_infer_registers.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG3_BD/component/Actel/DirectCore/COREAXITOAHBL/3.6.101/rtl/vlog/core/CoreAXItoAHBL_RAM_infer_uSRAM.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG3_BD/component/Actel/DirectCore/COREAXITOAHBL/3.6.101/rtl/vlog/core/CoreAXItoAHBL_readByteCnt.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG3_BD/component/Actel/DirectCore/COREAXITOAHBL/3.6.101/rtl/vlog/core/CoreAXItoAHBL_synchronizer.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG3_BD/component/Actel/DirectCore/COREAXITOAHBL/3.6.101/rtl/vlog/core/CoreAXItoAHBL_WSTRBAddrOffset.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG3_BD/component/Actel/DirectCore/COREAXITOAHBL/3.6.101/rtl/vlog/core/CoreAXItoAHBL_WSTRBPopCntr.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG3_BD/component/work/CoreAXITOAHBL_C1/CoreAXITOAHBL_C1_0/rtl/vlog/core/CoreAXItoAHBL.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG3_BD/component/work/CoreAXITOAHBL_C1/CoreAXITOAHBL_C1.v

Stimulus files for all Simulation tools:
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG3_BD/component/work/CoreAXITOAHBL_C1/CoreAXITOAHBL_C1_0/coreparameters.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG3_BD/component/Actel/DirectCore/COREAXITOAHBL/3.6.101/rtl/vlog/test/user/AHBL_Slave.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG3_BD/component/Actel/DirectCore/COREAXITOAHBL/3.6.101/rtl/vlog/test/user/AXI_Master.v
    C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_Legacy_CFG3_BD/component/work/CoreAXITOAHBL_C1/CoreAXITOAHBL_C1_0/rtl/vlog/test/user/testbench.v

