
CONTROL_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002478  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000016  00800060  00002478  0000250c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000004  00800076  00800076  00002522  2**0
                  ALLOC
  3 .stab         000026dc  00000000  00000000  00002524  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001879  00000000  00000000  00004c00  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  00006479  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  000065d9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  00006768  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  000087ad  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  000098ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  0000a830  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  0000a9b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  0000ac72  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b500  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 d0 09 	jmp	0x13a0	; 0x13a0 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 fd 09 	jmp	0x13fa	; 0x13fa <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 e7       	ldi	r30, 0x78	; 120
      68:	f4 e2       	ldi	r31, 0x24	; 36
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 37       	cpi	r26, 0x76	; 118
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a6 e7       	ldi	r26, 0x76	; 118
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	aa 37       	cpi	r26, 0x7A	; 122
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 9f 0d 	call	0x1b3e	; 0x1b3e <main>
      8a:	0c 94 3a 12 	jmp	0x2474	; 0x2474 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 03 12 	jmp	0x2406	; 0x2406 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 1f 12 	jmp	0x243e	; 0x243e <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 0f 12 	jmp	0x241e	; 0x241e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 2b 12 	jmp	0x2456	; 0x2456 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 0f 12 	jmp	0x241e	; 0x241e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 2b 12 	jmp	0x2456	; 0x2456 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 03 12 	jmp	0x2406	; 0x2406 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 1f 12 	jmp	0x243e	; 0x243e <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 0b 12 	jmp	0x2416	; 0x2416 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 27 12 	jmp	0x244e	; 0x244e <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 0f 12 	jmp	0x241e	; 0x241e <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 2b 12 	jmp	0x2456	; 0x2456 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 0f 12 	jmp	0x241e	; 0x241e <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 2b 12 	jmp	0x2456	; 0x2456 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 0f 12 	jmp	0x241e	; 0x241e <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 2b 12 	jmp	0x2456	; 0x2456 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 13 12 	jmp	0x2426	; 0x2426 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 2f 12 	jmp	0x245e	; 0x245e <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	00 d0       	rcall	.+0      	; 0xca4 <GPIO_setupPinDirection+0x6>
     ca4:	00 d0       	rcall	.+0      	; 0xca6 <GPIO_setupPinDirection+0x8>
     ca6:	0f 92       	push	r0
     ca8:	cd b7       	in	r28, 0x3d	; 61
     caa:	de b7       	in	r29, 0x3e	; 62
     cac:	89 83       	std	Y+1, r24	; 0x01
     cae:	6a 83       	std	Y+2, r22	; 0x02
     cb0:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
     cb2:	8a 81       	ldd	r24, Y+2	; 0x02
     cb4:	88 30       	cpi	r24, 0x08	; 8
     cb6:	08 f0       	brcs	.+2      	; 0xcba <GPIO_setupPinDirection+0x1c>
     cb8:	d5 c0       	rjmp	.+426    	; 0xe64 <GPIO_setupPinDirection+0x1c6>
     cba:	89 81       	ldd	r24, Y+1	; 0x01
     cbc:	84 30       	cpi	r24, 0x04	; 4
     cbe:	08 f0       	brcs	.+2      	; 0xcc2 <GPIO_setupPinDirection+0x24>
     cc0:	d1 c0       	rjmp	.+418    	; 0xe64 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
     cc2:	89 81       	ldd	r24, Y+1	; 0x01
     cc4:	28 2f       	mov	r18, r24
     cc6:	30 e0       	ldi	r19, 0x00	; 0
     cc8:	3d 83       	std	Y+5, r19	; 0x05
     cca:	2c 83       	std	Y+4, r18	; 0x04
     ccc:	8c 81       	ldd	r24, Y+4	; 0x04
     cce:	9d 81       	ldd	r25, Y+5	; 0x05
     cd0:	81 30       	cpi	r24, 0x01	; 1
     cd2:	91 05       	cpc	r25, r1
     cd4:	09 f4       	brne	.+2      	; 0xcd8 <GPIO_setupPinDirection+0x3a>
     cd6:	43 c0       	rjmp	.+134    	; 0xd5e <GPIO_setupPinDirection+0xc0>
     cd8:	2c 81       	ldd	r18, Y+4	; 0x04
     cda:	3d 81       	ldd	r19, Y+5	; 0x05
     cdc:	22 30       	cpi	r18, 0x02	; 2
     cde:	31 05       	cpc	r19, r1
     ce0:	2c f4       	brge	.+10     	; 0xcec <GPIO_setupPinDirection+0x4e>
     ce2:	8c 81       	ldd	r24, Y+4	; 0x04
     ce4:	9d 81       	ldd	r25, Y+5	; 0x05
     ce6:	00 97       	sbiw	r24, 0x00	; 0
     ce8:	71 f0       	breq	.+28     	; 0xd06 <GPIO_setupPinDirection+0x68>
     cea:	bc c0       	rjmp	.+376    	; 0xe64 <GPIO_setupPinDirection+0x1c6>
     cec:	2c 81       	ldd	r18, Y+4	; 0x04
     cee:	3d 81       	ldd	r19, Y+5	; 0x05
     cf0:	22 30       	cpi	r18, 0x02	; 2
     cf2:	31 05       	cpc	r19, r1
     cf4:	09 f4       	brne	.+2      	; 0xcf8 <GPIO_setupPinDirection+0x5a>
     cf6:	5f c0       	rjmp	.+190    	; 0xdb6 <GPIO_setupPinDirection+0x118>
     cf8:	8c 81       	ldd	r24, Y+4	; 0x04
     cfa:	9d 81       	ldd	r25, Y+5	; 0x05
     cfc:	83 30       	cpi	r24, 0x03	; 3
     cfe:	91 05       	cpc	r25, r1
     d00:	09 f4       	brne	.+2      	; 0xd04 <GPIO_setupPinDirection+0x66>
     d02:	85 c0       	rjmp	.+266    	; 0xe0e <GPIO_setupPinDirection+0x170>
     d04:	af c0       	rjmp	.+350    	; 0xe64 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
     d06:	8b 81       	ldd	r24, Y+3	; 0x03
     d08:	81 30       	cpi	r24, 0x01	; 1
     d0a:	a1 f4       	brne	.+40     	; 0xd34 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
     d0c:	aa e3       	ldi	r26, 0x3A	; 58
     d0e:	b0 e0       	ldi	r27, 0x00	; 0
     d10:	ea e3       	ldi	r30, 0x3A	; 58
     d12:	f0 e0       	ldi	r31, 0x00	; 0
     d14:	80 81       	ld	r24, Z
     d16:	48 2f       	mov	r20, r24
     d18:	8a 81       	ldd	r24, Y+2	; 0x02
     d1a:	28 2f       	mov	r18, r24
     d1c:	30 e0       	ldi	r19, 0x00	; 0
     d1e:	81 e0       	ldi	r24, 0x01	; 1
     d20:	90 e0       	ldi	r25, 0x00	; 0
     d22:	02 2e       	mov	r0, r18
     d24:	02 c0       	rjmp	.+4      	; 0xd2a <GPIO_setupPinDirection+0x8c>
     d26:	88 0f       	add	r24, r24
     d28:	99 1f       	adc	r25, r25
     d2a:	0a 94       	dec	r0
     d2c:	e2 f7       	brpl	.-8      	; 0xd26 <GPIO_setupPinDirection+0x88>
     d2e:	84 2b       	or	r24, r20
     d30:	8c 93       	st	X, r24
     d32:	98 c0       	rjmp	.+304    	; 0xe64 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
     d34:	aa e3       	ldi	r26, 0x3A	; 58
     d36:	b0 e0       	ldi	r27, 0x00	; 0
     d38:	ea e3       	ldi	r30, 0x3A	; 58
     d3a:	f0 e0       	ldi	r31, 0x00	; 0
     d3c:	80 81       	ld	r24, Z
     d3e:	48 2f       	mov	r20, r24
     d40:	8a 81       	ldd	r24, Y+2	; 0x02
     d42:	28 2f       	mov	r18, r24
     d44:	30 e0       	ldi	r19, 0x00	; 0
     d46:	81 e0       	ldi	r24, 0x01	; 1
     d48:	90 e0       	ldi	r25, 0x00	; 0
     d4a:	02 2e       	mov	r0, r18
     d4c:	02 c0       	rjmp	.+4      	; 0xd52 <GPIO_setupPinDirection+0xb4>
     d4e:	88 0f       	add	r24, r24
     d50:	99 1f       	adc	r25, r25
     d52:	0a 94       	dec	r0
     d54:	e2 f7       	brpl	.-8      	; 0xd4e <GPIO_setupPinDirection+0xb0>
     d56:	80 95       	com	r24
     d58:	84 23       	and	r24, r20
     d5a:	8c 93       	st	X, r24
     d5c:	83 c0       	rjmp	.+262    	; 0xe64 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
     d5e:	8b 81       	ldd	r24, Y+3	; 0x03
     d60:	81 30       	cpi	r24, 0x01	; 1
     d62:	a1 f4       	brne	.+40     	; 0xd8c <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
     d64:	a7 e3       	ldi	r26, 0x37	; 55
     d66:	b0 e0       	ldi	r27, 0x00	; 0
     d68:	e7 e3       	ldi	r30, 0x37	; 55
     d6a:	f0 e0       	ldi	r31, 0x00	; 0
     d6c:	80 81       	ld	r24, Z
     d6e:	48 2f       	mov	r20, r24
     d70:	8a 81       	ldd	r24, Y+2	; 0x02
     d72:	28 2f       	mov	r18, r24
     d74:	30 e0       	ldi	r19, 0x00	; 0
     d76:	81 e0       	ldi	r24, 0x01	; 1
     d78:	90 e0       	ldi	r25, 0x00	; 0
     d7a:	02 2e       	mov	r0, r18
     d7c:	02 c0       	rjmp	.+4      	; 0xd82 <GPIO_setupPinDirection+0xe4>
     d7e:	88 0f       	add	r24, r24
     d80:	99 1f       	adc	r25, r25
     d82:	0a 94       	dec	r0
     d84:	e2 f7       	brpl	.-8      	; 0xd7e <GPIO_setupPinDirection+0xe0>
     d86:	84 2b       	or	r24, r20
     d88:	8c 93       	st	X, r24
     d8a:	6c c0       	rjmp	.+216    	; 0xe64 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
     d8c:	a7 e3       	ldi	r26, 0x37	; 55
     d8e:	b0 e0       	ldi	r27, 0x00	; 0
     d90:	e7 e3       	ldi	r30, 0x37	; 55
     d92:	f0 e0       	ldi	r31, 0x00	; 0
     d94:	80 81       	ld	r24, Z
     d96:	48 2f       	mov	r20, r24
     d98:	8a 81       	ldd	r24, Y+2	; 0x02
     d9a:	28 2f       	mov	r18, r24
     d9c:	30 e0       	ldi	r19, 0x00	; 0
     d9e:	81 e0       	ldi	r24, 0x01	; 1
     da0:	90 e0       	ldi	r25, 0x00	; 0
     da2:	02 2e       	mov	r0, r18
     da4:	02 c0       	rjmp	.+4      	; 0xdaa <GPIO_setupPinDirection+0x10c>
     da6:	88 0f       	add	r24, r24
     da8:	99 1f       	adc	r25, r25
     daa:	0a 94       	dec	r0
     dac:	e2 f7       	brpl	.-8      	; 0xda6 <GPIO_setupPinDirection+0x108>
     dae:	80 95       	com	r24
     db0:	84 23       	and	r24, r20
     db2:	8c 93       	st	X, r24
     db4:	57 c0       	rjmp	.+174    	; 0xe64 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
     db6:	8b 81       	ldd	r24, Y+3	; 0x03
     db8:	81 30       	cpi	r24, 0x01	; 1
     dba:	a1 f4       	brne	.+40     	; 0xde4 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
     dbc:	a4 e3       	ldi	r26, 0x34	; 52
     dbe:	b0 e0       	ldi	r27, 0x00	; 0
     dc0:	e4 e3       	ldi	r30, 0x34	; 52
     dc2:	f0 e0       	ldi	r31, 0x00	; 0
     dc4:	80 81       	ld	r24, Z
     dc6:	48 2f       	mov	r20, r24
     dc8:	8a 81       	ldd	r24, Y+2	; 0x02
     dca:	28 2f       	mov	r18, r24
     dcc:	30 e0       	ldi	r19, 0x00	; 0
     dce:	81 e0       	ldi	r24, 0x01	; 1
     dd0:	90 e0       	ldi	r25, 0x00	; 0
     dd2:	02 2e       	mov	r0, r18
     dd4:	02 c0       	rjmp	.+4      	; 0xdda <GPIO_setupPinDirection+0x13c>
     dd6:	88 0f       	add	r24, r24
     dd8:	99 1f       	adc	r25, r25
     dda:	0a 94       	dec	r0
     ddc:	e2 f7       	brpl	.-8      	; 0xdd6 <GPIO_setupPinDirection+0x138>
     dde:	84 2b       	or	r24, r20
     de0:	8c 93       	st	X, r24
     de2:	40 c0       	rjmp	.+128    	; 0xe64 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
     de4:	a4 e3       	ldi	r26, 0x34	; 52
     de6:	b0 e0       	ldi	r27, 0x00	; 0
     de8:	e4 e3       	ldi	r30, 0x34	; 52
     dea:	f0 e0       	ldi	r31, 0x00	; 0
     dec:	80 81       	ld	r24, Z
     dee:	48 2f       	mov	r20, r24
     df0:	8a 81       	ldd	r24, Y+2	; 0x02
     df2:	28 2f       	mov	r18, r24
     df4:	30 e0       	ldi	r19, 0x00	; 0
     df6:	81 e0       	ldi	r24, 0x01	; 1
     df8:	90 e0       	ldi	r25, 0x00	; 0
     dfa:	02 2e       	mov	r0, r18
     dfc:	02 c0       	rjmp	.+4      	; 0xe02 <GPIO_setupPinDirection+0x164>
     dfe:	88 0f       	add	r24, r24
     e00:	99 1f       	adc	r25, r25
     e02:	0a 94       	dec	r0
     e04:	e2 f7       	brpl	.-8      	; 0xdfe <GPIO_setupPinDirection+0x160>
     e06:	80 95       	com	r24
     e08:	84 23       	and	r24, r20
     e0a:	8c 93       	st	X, r24
     e0c:	2b c0       	rjmp	.+86     	; 0xe64 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
     e0e:	8b 81       	ldd	r24, Y+3	; 0x03
     e10:	81 30       	cpi	r24, 0x01	; 1
     e12:	a1 f4       	brne	.+40     	; 0xe3c <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
     e14:	a1 e3       	ldi	r26, 0x31	; 49
     e16:	b0 e0       	ldi	r27, 0x00	; 0
     e18:	e1 e3       	ldi	r30, 0x31	; 49
     e1a:	f0 e0       	ldi	r31, 0x00	; 0
     e1c:	80 81       	ld	r24, Z
     e1e:	48 2f       	mov	r20, r24
     e20:	8a 81       	ldd	r24, Y+2	; 0x02
     e22:	28 2f       	mov	r18, r24
     e24:	30 e0       	ldi	r19, 0x00	; 0
     e26:	81 e0       	ldi	r24, 0x01	; 1
     e28:	90 e0       	ldi	r25, 0x00	; 0
     e2a:	02 2e       	mov	r0, r18
     e2c:	02 c0       	rjmp	.+4      	; 0xe32 <GPIO_setupPinDirection+0x194>
     e2e:	88 0f       	add	r24, r24
     e30:	99 1f       	adc	r25, r25
     e32:	0a 94       	dec	r0
     e34:	e2 f7       	brpl	.-8      	; 0xe2e <GPIO_setupPinDirection+0x190>
     e36:	84 2b       	or	r24, r20
     e38:	8c 93       	st	X, r24
     e3a:	14 c0       	rjmp	.+40     	; 0xe64 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
     e3c:	a1 e3       	ldi	r26, 0x31	; 49
     e3e:	b0 e0       	ldi	r27, 0x00	; 0
     e40:	e1 e3       	ldi	r30, 0x31	; 49
     e42:	f0 e0       	ldi	r31, 0x00	; 0
     e44:	80 81       	ld	r24, Z
     e46:	48 2f       	mov	r20, r24
     e48:	8a 81       	ldd	r24, Y+2	; 0x02
     e4a:	28 2f       	mov	r18, r24
     e4c:	30 e0       	ldi	r19, 0x00	; 0
     e4e:	81 e0       	ldi	r24, 0x01	; 1
     e50:	90 e0       	ldi	r25, 0x00	; 0
     e52:	02 2e       	mov	r0, r18
     e54:	02 c0       	rjmp	.+4      	; 0xe5a <GPIO_setupPinDirection+0x1bc>
     e56:	88 0f       	add	r24, r24
     e58:	99 1f       	adc	r25, r25
     e5a:	0a 94       	dec	r0
     e5c:	e2 f7       	brpl	.-8      	; 0xe56 <GPIO_setupPinDirection+0x1b8>
     e5e:	80 95       	com	r24
     e60:	84 23       	and	r24, r20
     e62:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
     e64:	0f 90       	pop	r0
     e66:	0f 90       	pop	r0
     e68:	0f 90       	pop	r0
     e6a:	0f 90       	pop	r0
     e6c:	0f 90       	pop	r0
     e6e:	cf 91       	pop	r28
     e70:	df 91       	pop	r29
     e72:	08 95       	ret

00000e74 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
     e74:	df 93       	push	r29
     e76:	cf 93       	push	r28
     e78:	00 d0       	rcall	.+0      	; 0xe7a <GPIO_writePin+0x6>
     e7a:	00 d0       	rcall	.+0      	; 0xe7c <GPIO_writePin+0x8>
     e7c:	0f 92       	push	r0
     e7e:	cd b7       	in	r28, 0x3d	; 61
     e80:	de b7       	in	r29, 0x3e	; 62
     e82:	89 83       	std	Y+1, r24	; 0x01
     e84:	6a 83       	std	Y+2, r22	; 0x02
     e86:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
     e88:	8a 81       	ldd	r24, Y+2	; 0x02
     e8a:	88 30       	cpi	r24, 0x08	; 8
     e8c:	08 f0       	brcs	.+2      	; 0xe90 <GPIO_writePin+0x1c>
     e8e:	d5 c0       	rjmp	.+426    	; 0x103a <GPIO_writePin+0x1c6>
     e90:	89 81       	ldd	r24, Y+1	; 0x01
     e92:	84 30       	cpi	r24, 0x04	; 4
     e94:	08 f0       	brcs	.+2      	; 0xe98 <GPIO_writePin+0x24>
     e96:	d1 c0       	rjmp	.+418    	; 0x103a <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
     e98:	89 81       	ldd	r24, Y+1	; 0x01
     e9a:	28 2f       	mov	r18, r24
     e9c:	30 e0       	ldi	r19, 0x00	; 0
     e9e:	3d 83       	std	Y+5, r19	; 0x05
     ea0:	2c 83       	std	Y+4, r18	; 0x04
     ea2:	8c 81       	ldd	r24, Y+4	; 0x04
     ea4:	9d 81       	ldd	r25, Y+5	; 0x05
     ea6:	81 30       	cpi	r24, 0x01	; 1
     ea8:	91 05       	cpc	r25, r1
     eaa:	09 f4       	brne	.+2      	; 0xeae <GPIO_writePin+0x3a>
     eac:	43 c0       	rjmp	.+134    	; 0xf34 <GPIO_writePin+0xc0>
     eae:	2c 81       	ldd	r18, Y+4	; 0x04
     eb0:	3d 81       	ldd	r19, Y+5	; 0x05
     eb2:	22 30       	cpi	r18, 0x02	; 2
     eb4:	31 05       	cpc	r19, r1
     eb6:	2c f4       	brge	.+10     	; 0xec2 <GPIO_writePin+0x4e>
     eb8:	8c 81       	ldd	r24, Y+4	; 0x04
     eba:	9d 81       	ldd	r25, Y+5	; 0x05
     ebc:	00 97       	sbiw	r24, 0x00	; 0
     ebe:	71 f0       	breq	.+28     	; 0xedc <GPIO_writePin+0x68>
     ec0:	bc c0       	rjmp	.+376    	; 0x103a <GPIO_writePin+0x1c6>
     ec2:	2c 81       	ldd	r18, Y+4	; 0x04
     ec4:	3d 81       	ldd	r19, Y+5	; 0x05
     ec6:	22 30       	cpi	r18, 0x02	; 2
     ec8:	31 05       	cpc	r19, r1
     eca:	09 f4       	brne	.+2      	; 0xece <GPIO_writePin+0x5a>
     ecc:	5f c0       	rjmp	.+190    	; 0xf8c <GPIO_writePin+0x118>
     ece:	8c 81       	ldd	r24, Y+4	; 0x04
     ed0:	9d 81       	ldd	r25, Y+5	; 0x05
     ed2:	83 30       	cpi	r24, 0x03	; 3
     ed4:	91 05       	cpc	r25, r1
     ed6:	09 f4       	brne	.+2      	; 0xeda <GPIO_writePin+0x66>
     ed8:	85 c0       	rjmp	.+266    	; 0xfe4 <GPIO_writePin+0x170>
     eda:	af c0       	rjmp	.+350    	; 0x103a <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
     edc:	8b 81       	ldd	r24, Y+3	; 0x03
     ede:	81 30       	cpi	r24, 0x01	; 1
     ee0:	a1 f4       	brne	.+40     	; 0xf0a <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
     ee2:	ab e3       	ldi	r26, 0x3B	; 59
     ee4:	b0 e0       	ldi	r27, 0x00	; 0
     ee6:	eb e3       	ldi	r30, 0x3B	; 59
     ee8:	f0 e0       	ldi	r31, 0x00	; 0
     eea:	80 81       	ld	r24, Z
     eec:	48 2f       	mov	r20, r24
     eee:	8a 81       	ldd	r24, Y+2	; 0x02
     ef0:	28 2f       	mov	r18, r24
     ef2:	30 e0       	ldi	r19, 0x00	; 0
     ef4:	81 e0       	ldi	r24, 0x01	; 1
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	02 2e       	mov	r0, r18
     efa:	02 c0       	rjmp	.+4      	; 0xf00 <GPIO_writePin+0x8c>
     efc:	88 0f       	add	r24, r24
     efe:	99 1f       	adc	r25, r25
     f00:	0a 94       	dec	r0
     f02:	e2 f7       	brpl	.-8      	; 0xefc <GPIO_writePin+0x88>
     f04:	84 2b       	or	r24, r20
     f06:	8c 93       	st	X, r24
     f08:	98 c0       	rjmp	.+304    	; 0x103a <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
     f0a:	ab e3       	ldi	r26, 0x3B	; 59
     f0c:	b0 e0       	ldi	r27, 0x00	; 0
     f0e:	eb e3       	ldi	r30, 0x3B	; 59
     f10:	f0 e0       	ldi	r31, 0x00	; 0
     f12:	80 81       	ld	r24, Z
     f14:	48 2f       	mov	r20, r24
     f16:	8a 81       	ldd	r24, Y+2	; 0x02
     f18:	28 2f       	mov	r18, r24
     f1a:	30 e0       	ldi	r19, 0x00	; 0
     f1c:	81 e0       	ldi	r24, 0x01	; 1
     f1e:	90 e0       	ldi	r25, 0x00	; 0
     f20:	02 2e       	mov	r0, r18
     f22:	02 c0       	rjmp	.+4      	; 0xf28 <GPIO_writePin+0xb4>
     f24:	88 0f       	add	r24, r24
     f26:	99 1f       	adc	r25, r25
     f28:	0a 94       	dec	r0
     f2a:	e2 f7       	brpl	.-8      	; 0xf24 <GPIO_writePin+0xb0>
     f2c:	80 95       	com	r24
     f2e:	84 23       	and	r24, r20
     f30:	8c 93       	st	X, r24
     f32:	83 c0       	rjmp	.+262    	; 0x103a <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
     f34:	8b 81       	ldd	r24, Y+3	; 0x03
     f36:	81 30       	cpi	r24, 0x01	; 1
     f38:	a1 f4       	brne	.+40     	; 0xf62 <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
     f3a:	a8 e3       	ldi	r26, 0x38	; 56
     f3c:	b0 e0       	ldi	r27, 0x00	; 0
     f3e:	e8 e3       	ldi	r30, 0x38	; 56
     f40:	f0 e0       	ldi	r31, 0x00	; 0
     f42:	80 81       	ld	r24, Z
     f44:	48 2f       	mov	r20, r24
     f46:	8a 81       	ldd	r24, Y+2	; 0x02
     f48:	28 2f       	mov	r18, r24
     f4a:	30 e0       	ldi	r19, 0x00	; 0
     f4c:	81 e0       	ldi	r24, 0x01	; 1
     f4e:	90 e0       	ldi	r25, 0x00	; 0
     f50:	02 2e       	mov	r0, r18
     f52:	02 c0       	rjmp	.+4      	; 0xf58 <GPIO_writePin+0xe4>
     f54:	88 0f       	add	r24, r24
     f56:	99 1f       	adc	r25, r25
     f58:	0a 94       	dec	r0
     f5a:	e2 f7       	brpl	.-8      	; 0xf54 <GPIO_writePin+0xe0>
     f5c:	84 2b       	or	r24, r20
     f5e:	8c 93       	st	X, r24
     f60:	6c c0       	rjmp	.+216    	; 0x103a <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
     f62:	a8 e3       	ldi	r26, 0x38	; 56
     f64:	b0 e0       	ldi	r27, 0x00	; 0
     f66:	e8 e3       	ldi	r30, 0x38	; 56
     f68:	f0 e0       	ldi	r31, 0x00	; 0
     f6a:	80 81       	ld	r24, Z
     f6c:	48 2f       	mov	r20, r24
     f6e:	8a 81       	ldd	r24, Y+2	; 0x02
     f70:	28 2f       	mov	r18, r24
     f72:	30 e0       	ldi	r19, 0x00	; 0
     f74:	81 e0       	ldi	r24, 0x01	; 1
     f76:	90 e0       	ldi	r25, 0x00	; 0
     f78:	02 2e       	mov	r0, r18
     f7a:	02 c0       	rjmp	.+4      	; 0xf80 <GPIO_writePin+0x10c>
     f7c:	88 0f       	add	r24, r24
     f7e:	99 1f       	adc	r25, r25
     f80:	0a 94       	dec	r0
     f82:	e2 f7       	brpl	.-8      	; 0xf7c <GPIO_writePin+0x108>
     f84:	80 95       	com	r24
     f86:	84 23       	and	r24, r20
     f88:	8c 93       	st	X, r24
     f8a:	57 c0       	rjmp	.+174    	; 0x103a <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
     f8c:	8b 81       	ldd	r24, Y+3	; 0x03
     f8e:	81 30       	cpi	r24, 0x01	; 1
     f90:	a1 f4       	brne	.+40     	; 0xfba <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
     f92:	a5 e3       	ldi	r26, 0x35	; 53
     f94:	b0 e0       	ldi	r27, 0x00	; 0
     f96:	e5 e3       	ldi	r30, 0x35	; 53
     f98:	f0 e0       	ldi	r31, 0x00	; 0
     f9a:	80 81       	ld	r24, Z
     f9c:	48 2f       	mov	r20, r24
     f9e:	8a 81       	ldd	r24, Y+2	; 0x02
     fa0:	28 2f       	mov	r18, r24
     fa2:	30 e0       	ldi	r19, 0x00	; 0
     fa4:	81 e0       	ldi	r24, 0x01	; 1
     fa6:	90 e0       	ldi	r25, 0x00	; 0
     fa8:	02 2e       	mov	r0, r18
     faa:	02 c0       	rjmp	.+4      	; 0xfb0 <GPIO_writePin+0x13c>
     fac:	88 0f       	add	r24, r24
     fae:	99 1f       	adc	r25, r25
     fb0:	0a 94       	dec	r0
     fb2:	e2 f7       	brpl	.-8      	; 0xfac <GPIO_writePin+0x138>
     fb4:	84 2b       	or	r24, r20
     fb6:	8c 93       	st	X, r24
     fb8:	40 c0       	rjmp	.+128    	; 0x103a <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
     fba:	a5 e3       	ldi	r26, 0x35	; 53
     fbc:	b0 e0       	ldi	r27, 0x00	; 0
     fbe:	e5 e3       	ldi	r30, 0x35	; 53
     fc0:	f0 e0       	ldi	r31, 0x00	; 0
     fc2:	80 81       	ld	r24, Z
     fc4:	48 2f       	mov	r20, r24
     fc6:	8a 81       	ldd	r24, Y+2	; 0x02
     fc8:	28 2f       	mov	r18, r24
     fca:	30 e0       	ldi	r19, 0x00	; 0
     fcc:	81 e0       	ldi	r24, 0x01	; 1
     fce:	90 e0       	ldi	r25, 0x00	; 0
     fd0:	02 2e       	mov	r0, r18
     fd2:	02 c0       	rjmp	.+4      	; 0xfd8 <GPIO_writePin+0x164>
     fd4:	88 0f       	add	r24, r24
     fd6:	99 1f       	adc	r25, r25
     fd8:	0a 94       	dec	r0
     fda:	e2 f7       	brpl	.-8      	; 0xfd4 <GPIO_writePin+0x160>
     fdc:	80 95       	com	r24
     fde:	84 23       	and	r24, r20
     fe0:	8c 93       	st	X, r24
     fe2:	2b c0       	rjmp	.+86     	; 0x103a <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
     fe4:	8b 81       	ldd	r24, Y+3	; 0x03
     fe6:	81 30       	cpi	r24, 0x01	; 1
     fe8:	a1 f4       	brne	.+40     	; 0x1012 <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
     fea:	a2 e3       	ldi	r26, 0x32	; 50
     fec:	b0 e0       	ldi	r27, 0x00	; 0
     fee:	e2 e3       	ldi	r30, 0x32	; 50
     ff0:	f0 e0       	ldi	r31, 0x00	; 0
     ff2:	80 81       	ld	r24, Z
     ff4:	48 2f       	mov	r20, r24
     ff6:	8a 81       	ldd	r24, Y+2	; 0x02
     ff8:	28 2f       	mov	r18, r24
     ffa:	30 e0       	ldi	r19, 0x00	; 0
     ffc:	81 e0       	ldi	r24, 0x01	; 1
     ffe:	90 e0       	ldi	r25, 0x00	; 0
    1000:	02 2e       	mov	r0, r18
    1002:	02 c0       	rjmp	.+4      	; 0x1008 <GPIO_writePin+0x194>
    1004:	88 0f       	add	r24, r24
    1006:	99 1f       	adc	r25, r25
    1008:	0a 94       	dec	r0
    100a:	e2 f7       	brpl	.-8      	; 0x1004 <GPIO_writePin+0x190>
    100c:	84 2b       	or	r24, r20
    100e:	8c 93       	st	X, r24
    1010:	14 c0       	rjmp	.+40     	; 0x103a <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    1012:	a2 e3       	ldi	r26, 0x32	; 50
    1014:	b0 e0       	ldi	r27, 0x00	; 0
    1016:	e2 e3       	ldi	r30, 0x32	; 50
    1018:	f0 e0       	ldi	r31, 0x00	; 0
    101a:	80 81       	ld	r24, Z
    101c:	48 2f       	mov	r20, r24
    101e:	8a 81       	ldd	r24, Y+2	; 0x02
    1020:	28 2f       	mov	r18, r24
    1022:	30 e0       	ldi	r19, 0x00	; 0
    1024:	81 e0       	ldi	r24, 0x01	; 1
    1026:	90 e0       	ldi	r25, 0x00	; 0
    1028:	02 2e       	mov	r0, r18
    102a:	02 c0       	rjmp	.+4      	; 0x1030 <GPIO_writePin+0x1bc>
    102c:	88 0f       	add	r24, r24
    102e:	99 1f       	adc	r25, r25
    1030:	0a 94       	dec	r0
    1032:	e2 f7       	brpl	.-8      	; 0x102c <GPIO_writePin+0x1b8>
    1034:	80 95       	com	r24
    1036:	84 23       	and	r24, r20
    1038:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    103a:	0f 90       	pop	r0
    103c:	0f 90       	pop	r0
    103e:	0f 90       	pop	r0
    1040:	0f 90       	pop	r0
    1042:	0f 90       	pop	r0
    1044:	cf 91       	pop	r28
    1046:	df 91       	pop	r29
    1048:	08 95       	ret

0000104a <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    104a:	df 93       	push	r29
    104c:	cf 93       	push	r28
    104e:	00 d0       	rcall	.+0      	; 0x1050 <GPIO_readPin+0x6>
    1050:	00 d0       	rcall	.+0      	; 0x1052 <GPIO_readPin+0x8>
    1052:	0f 92       	push	r0
    1054:	cd b7       	in	r28, 0x3d	; 61
    1056:	de b7       	in	r29, 0x3e	; 62
    1058:	8a 83       	std	Y+2, r24	; 0x02
    105a:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    105c:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    105e:	8b 81       	ldd	r24, Y+3	; 0x03
    1060:	88 30       	cpi	r24, 0x08	; 8
    1062:	08 f0       	brcs	.+2      	; 0x1066 <GPIO_readPin+0x1c>
    1064:	84 c0       	rjmp	.+264    	; 0x116e <GPIO_readPin+0x124>
    1066:	8a 81       	ldd	r24, Y+2	; 0x02
    1068:	84 30       	cpi	r24, 0x04	; 4
    106a:	08 f0       	brcs	.+2      	; 0x106e <GPIO_readPin+0x24>
    106c:	80 c0       	rjmp	.+256    	; 0x116e <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    106e:	8a 81       	ldd	r24, Y+2	; 0x02
    1070:	28 2f       	mov	r18, r24
    1072:	30 e0       	ldi	r19, 0x00	; 0
    1074:	3d 83       	std	Y+5, r19	; 0x05
    1076:	2c 83       	std	Y+4, r18	; 0x04
    1078:	4c 81       	ldd	r20, Y+4	; 0x04
    107a:	5d 81       	ldd	r21, Y+5	; 0x05
    107c:	41 30       	cpi	r20, 0x01	; 1
    107e:	51 05       	cpc	r21, r1
    1080:	79 f1       	breq	.+94     	; 0x10e0 <GPIO_readPin+0x96>
    1082:	8c 81       	ldd	r24, Y+4	; 0x04
    1084:	9d 81       	ldd	r25, Y+5	; 0x05
    1086:	82 30       	cpi	r24, 0x02	; 2
    1088:	91 05       	cpc	r25, r1
    108a:	34 f4       	brge	.+12     	; 0x1098 <GPIO_readPin+0x4e>
    108c:	2c 81       	ldd	r18, Y+4	; 0x04
    108e:	3d 81       	ldd	r19, Y+5	; 0x05
    1090:	21 15       	cp	r18, r1
    1092:	31 05       	cpc	r19, r1
    1094:	69 f0       	breq	.+26     	; 0x10b0 <GPIO_readPin+0x66>
    1096:	6b c0       	rjmp	.+214    	; 0x116e <GPIO_readPin+0x124>
    1098:	4c 81       	ldd	r20, Y+4	; 0x04
    109a:	5d 81       	ldd	r21, Y+5	; 0x05
    109c:	42 30       	cpi	r20, 0x02	; 2
    109e:	51 05       	cpc	r21, r1
    10a0:	b9 f1       	breq	.+110    	; 0x1110 <GPIO_readPin+0xc6>
    10a2:	8c 81       	ldd	r24, Y+4	; 0x04
    10a4:	9d 81       	ldd	r25, Y+5	; 0x05
    10a6:	83 30       	cpi	r24, 0x03	; 3
    10a8:	91 05       	cpc	r25, r1
    10aa:	09 f4       	brne	.+2      	; 0x10ae <GPIO_readPin+0x64>
    10ac:	49 c0       	rjmp	.+146    	; 0x1140 <GPIO_readPin+0xf6>
    10ae:	5f c0       	rjmp	.+190    	; 0x116e <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    10b0:	e9 e3       	ldi	r30, 0x39	; 57
    10b2:	f0 e0       	ldi	r31, 0x00	; 0
    10b4:	80 81       	ld	r24, Z
    10b6:	28 2f       	mov	r18, r24
    10b8:	30 e0       	ldi	r19, 0x00	; 0
    10ba:	8b 81       	ldd	r24, Y+3	; 0x03
    10bc:	88 2f       	mov	r24, r24
    10be:	90 e0       	ldi	r25, 0x00	; 0
    10c0:	a9 01       	movw	r20, r18
    10c2:	02 c0       	rjmp	.+4      	; 0x10c8 <GPIO_readPin+0x7e>
    10c4:	55 95       	asr	r21
    10c6:	47 95       	ror	r20
    10c8:	8a 95       	dec	r24
    10ca:	e2 f7       	brpl	.-8      	; 0x10c4 <GPIO_readPin+0x7a>
    10cc:	ca 01       	movw	r24, r20
    10ce:	81 70       	andi	r24, 0x01	; 1
    10d0:	90 70       	andi	r25, 0x00	; 0
    10d2:	88 23       	and	r24, r24
    10d4:	19 f0       	breq	.+6      	; 0x10dc <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    10d6:	81 e0       	ldi	r24, 0x01	; 1
    10d8:	89 83       	std	Y+1, r24	; 0x01
    10da:	49 c0       	rjmp	.+146    	; 0x116e <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    10dc:	19 82       	std	Y+1, r1	; 0x01
    10de:	47 c0       	rjmp	.+142    	; 0x116e <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    10e0:	e6 e3       	ldi	r30, 0x36	; 54
    10e2:	f0 e0       	ldi	r31, 0x00	; 0
    10e4:	80 81       	ld	r24, Z
    10e6:	28 2f       	mov	r18, r24
    10e8:	30 e0       	ldi	r19, 0x00	; 0
    10ea:	8b 81       	ldd	r24, Y+3	; 0x03
    10ec:	88 2f       	mov	r24, r24
    10ee:	90 e0       	ldi	r25, 0x00	; 0
    10f0:	a9 01       	movw	r20, r18
    10f2:	02 c0       	rjmp	.+4      	; 0x10f8 <GPIO_readPin+0xae>
    10f4:	55 95       	asr	r21
    10f6:	47 95       	ror	r20
    10f8:	8a 95       	dec	r24
    10fa:	e2 f7       	brpl	.-8      	; 0x10f4 <GPIO_readPin+0xaa>
    10fc:	ca 01       	movw	r24, r20
    10fe:	81 70       	andi	r24, 0x01	; 1
    1100:	90 70       	andi	r25, 0x00	; 0
    1102:	88 23       	and	r24, r24
    1104:	19 f0       	breq	.+6      	; 0x110c <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    1106:	81 e0       	ldi	r24, 0x01	; 1
    1108:	89 83       	std	Y+1, r24	; 0x01
    110a:	31 c0       	rjmp	.+98     	; 0x116e <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    110c:	19 82       	std	Y+1, r1	; 0x01
    110e:	2f c0       	rjmp	.+94     	; 0x116e <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    1110:	e3 e3       	ldi	r30, 0x33	; 51
    1112:	f0 e0       	ldi	r31, 0x00	; 0
    1114:	80 81       	ld	r24, Z
    1116:	28 2f       	mov	r18, r24
    1118:	30 e0       	ldi	r19, 0x00	; 0
    111a:	8b 81       	ldd	r24, Y+3	; 0x03
    111c:	88 2f       	mov	r24, r24
    111e:	90 e0       	ldi	r25, 0x00	; 0
    1120:	a9 01       	movw	r20, r18
    1122:	02 c0       	rjmp	.+4      	; 0x1128 <GPIO_readPin+0xde>
    1124:	55 95       	asr	r21
    1126:	47 95       	ror	r20
    1128:	8a 95       	dec	r24
    112a:	e2 f7       	brpl	.-8      	; 0x1124 <GPIO_readPin+0xda>
    112c:	ca 01       	movw	r24, r20
    112e:	81 70       	andi	r24, 0x01	; 1
    1130:	90 70       	andi	r25, 0x00	; 0
    1132:	88 23       	and	r24, r24
    1134:	19 f0       	breq	.+6      	; 0x113c <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    1136:	81 e0       	ldi	r24, 0x01	; 1
    1138:	89 83       	std	Y+1, r24	; 0x01
    113a:	19 c0       	rjmp	.+50     	; 0x116e <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    113c:	19 82       	std	Y+1, r1	; 0x01
    113e:	17 c0       	rjmp	.+46     	; 0x116e <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1140:	e0 e3       	ldi	r30, 0x30	; 48
    1142:	f0 e0       	ldi	r31, 0x00	; 0
    1144:	80 81       	ld	r24, Z
    1146:	28 2f       	mov	r18, r24
    1148:	30 e0       	ldi	r19, 0x00	; 0
    114a:	8b 81       	ldd	r24, Y+3	; 0x03
    114c:	88 2f       	mov	r24, r24
    114e:	90 e0       	ldi	r25, 0x00	; 0
    1150:	a9 01       	movw	r20, r18
    1152:	02 c0       	rjmp	.+4      	; 0x1158 <GPIO_readPin+0x10e>
    1154:	55 95       	asr	r21
    1156:	47 95       	ror	r20
    1158:	8a 95       	dec	r24
    115a:	e2 f7       	brpl	.-8      	; 0x1154 <GPIO_readPin+0x10a>
    115c:	ca 01       	movw	r24, r20
    115e:	81 70       	andi	r24, 0x01	; 1
    1160:	90 70       	andi	r25, 0x00	; 0
    1162:	88 23       	and	r24, r24
    1164:	19 f0       	breq	.+6      	; 0x116c <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1166:	81 e0       	ldi	r24, 0x01	; 1
    1168:	89 83       	std	Y+1, r24	; 0x01
    116a:	01 c0       	rjmp	.+2      	; 0x116e <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    116c:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    116e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1170:	0f 90       	pop	r0
    1172:	0f 90       	pop	r0
    1174:	0f 90       	pop	r0
    1176:	0f 90       	pop	r0
    1178:	0f 90       	pop	r0
    117a:	cf 91       	pop	r28
    117c:	df 91       	pop	r29
    117e:	08 95       	ret

00001180 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1180:	df 93       	push	r29
    1182:	cf 93       	push	r28
    1184:	00 d0       	rcall	.+0      	; 0x1186 <GPIO_setupPortDirection+0x6>
    1186:	00 d0       	rcall	.+0      	; 0x1188 <GPIO_setupPortDirection+0x8>
    1188:	cd b7       	in	r28, 0x3d	; 61
    118a:	de b7       	in	r29, 0x3e	; 62
    118c:	89 83       	std	Y+1, r24	; 0x01
    118e:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1190:	89 81       	ldd	r24, Y+1	; 0x01
    1192:	84 30       	cpi	r24, 0x04	; 4
    1194:	90 f5       	brcc	.+100    	; 0x11fa <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1196:	89 81       	ldd	r24, Y+1	; 0x01
    1198:	28 2f       	mov	r18, r24
    119a:	30 e0       	ldi	r19, 0x00	; 0
    119c:	3c 83       	std	Y+4, r19	; 0x04
    119e:	2b 83       	std	Y+3, r18	; 0x03
    11a0:	8b 81       	ldd	r24, Y+3	; 0x03
    11a2:	9c 81       	ldd	r25, Y+4	; 0x04
    11a4:	81 30       	cpi	r24, 0x01	; 1
    11a6:	91 05       	cpc	r25, r1
    11a8:	d1 f0       	breq	.+52     	; 0x11de <GPIO_setupPortDirection+0x5e>
    11aa:	2b 81       	ldd	r18, Y+3	; 0x03
    11ac:	3c 81       	ldd	r19, Y+4	; 0x04
    11ae:	22 30       	cpi	r18, 0x02	; 2
    11b0:	31 05       	cpc	r19, r1
    11b2:	2c f4       	brge	.+10     	; 0x11be <GPIO_setupPortDirection+0x3e>
    11b4:	8b 81       	ldd	r24, Y+3	; 0x03
    11b6:	9c 81       	ldd	r25, Y+4	; 0x04
    11b8:	00 97       	sbiw	r24, 0x00	; 0
    11ba:	61 f0       	breq	.+24     	; 0x11d4 <GPIO_setupPortDirection+0x54>
    11bc:	1e c0       	rjmp	.+60     	; 0x11fa <GPIO_setupPortDirection+0x7a>
    11be:	2b 81       	ldd	r18, Y+3	; 0x03
    11c0:	3c 81       	ldd	r19, Y+4	; 0x04
    11c2:	22 30       	cpi	r18, 0x02	; 2
    11c4:	31 05       	cpc	r19, r1
    11c6:	81 f0       	breq	.+32     	; 0x11e8 <GPIO_setupPortDirection+0x68>
    11c8:	8b 81       	ldd	r24, Y+3	; 0x03
    11ca:	9c 81       	ldd	r25, Y+4	; 0x04
    11cc:	83 30       	cpi	r24, 0x03	; 3
    11ce:	91 05       	cpc	r25, r1
    11d0:	81 f0       	breq	.+32     	; 0x11f2 <GPIO_setupPortDirection+0x72>
    11d2:	13 c0       	rjmp	.+38     	; 0x11fa <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    11d4:	ea e3       	ldi	r30, 0x3A	; 58
    11d6:	f0 e0       	ldi	r31, 0x00	; 0
    11d8:	8a 81       	ldd	r24, Y+2	; 0x02
    11da:	80 83       	st	Z, r24
    11dc:	0e c0       	rjmp	.+28     	; 0x11fa <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    11de:	e7 e3       	ldi	r30, 0x37	; 55
    11e0:	f0 e0       	ldi	r31, 0x00	; 0
    11e2:	8a 81       	ldd	r24, Y+2	; 0x02
    11e4:	80 83       	st	Z, r24
    11e6:	09 c0       	rjmp	.+18     	; 0x11fa <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    11e8:	e4 e3       	ldi	r30, 0x34	; 52
    11ea:	f0 e0       	ldi	r31, 0x00	; 0
    11ec:	8a 81       	ldd	r24, Y+2	; 0x02
    11ee:	80 83       	st	Z, r24
    11f0:	04 c0       	rjmp	.+8      	; 0x11fa <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    11f2:	e1 e3       	ldi	r30, 0x31	; 49
    11f4:	f0 e0       	ldi	r31, 0x00	; 0
    11f6:	8a 81       	ldd	r24, Y+2	; 0x02
    11f8:	80 83       	st	Z, r24
			break;
		}
	}
}
    11fa:	0f 90       	pop	r0
    11fc:	0f 90       	pop	r0
    11fe:	0f 90       	pop	r0
    1200:	0f 90       	pop	r0
    1202:	cf 91       	pop	r28
    1204:	df 91       	pop	r29
    1206:	08 95       	ret

00001208 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1208:	df 93       	push	r29
    120a:	cf 93       	push	r28
    120c:	00 d0       	rcall	.+0      	; 0x120e <GPIO_writePort+0x6>
    120e:	00 d0       	rcall	.+0      	; 0x1210 <GPIO_writePort+0x8>
    1210:	cd b7       	in	r28, 0x3d	; 61
    1212:	de b7       	in	r29, 0x3e	; 62
    1214:	89 83       	std	Y+1, r24	; 0x01
    1216:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1218:	89 81       	ldd	r24, Y+1	; 0x01
    121a:	84 30       	cpi	r24, 0x04	; 4
    121c:	90 f5       	brcc	.+100    	; 0x1282 <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    121e:	89 81       	ldd	r24, Y+1	; 0x01
    1220:	28 2f       	mov	r18, r24
    1222:	30 e0       	ldi	r19, 0x00	; 0
    1224:	3c 83       	std	Y+4, r19	; 0x04
    1226:	2b 83       	std	Y+3, r18	; 0x03
    1228:	8b 81       	ldd	r24, Y+3	; 0x03
    122a:	9c 81       	ldd	r25, Y+4	; 0x04
    122c:	81 30       	cpi	r24, 0x01	; 1
    122e:	91 05       	cpc	r25, r1
    1230:	d1 f0       	breq	.+52     	; 0x1266 <GPIO_writePort+0x5e>
    1232:	2b 81       	ldd	r18, Y+3	; 0x03
    1234:	3c 81       	ldd	r19, Y+4	; 0x04
    1236:	22 30       	cpi	r18, 0x02	; 2
    1238:	31 05       	cpc	r19, r1
    123a:	2c f4       	brge	.+10     	; 0x1246 <GPIO_writePort+0x3e>
    123c:	8b 81       	ldd	r24, Y+3	; 0x03
    123e:	9c 81       	ldd	r25, Y+4	; 0x04
    1240:	00 97       	sbiw	r24, 0x00	; 0
    1242:	61 f0       	breq	.+24     	; 0x125c <GPIO_writePort+0x54>
    1244:	1e c0       	rjmp	.+60     	; 0x1282 <GPIO_writePort+0x7a>
    1246:	2b 81       	ldd	r18, Y+3	; 0x03
    1248:	3c 81       	ldd	r19, Y+4	; 0x04
    124a:	22 30       	cpi	r18, 0x02	; 2
    124c:	31 05       	cpc	r19, r1
    124e:	81 f0       	breq	.+32     	; 0x1270 <GPIO_writePort+0x68>
    1250:	8b 81       	ldd	r24, Y+3	; 0x03
    1252:	9c 81       	ldd	r25, Y+4	; 0x04
    1254:	83 30       	cpi	r24, 0x03	; 3
    1256:	91 05       	cpc	r25, r1
    1258:	81 f0       	breq	.+32     	; 0x127a <GPIO_writePort+0x72>
    125a:	13 c0       	rjmp	.+38     	; 0x1282 <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    125c:	eb e3       	ldi	r30, 0x3B	; 59
    125e:	f0 e0       	ldi	r31, 0x00	; 0
    1260:	8a 81       	ldd	r24, Y+2	; 0x02
    1262:	80 83       	st	Z, r24
    1264:	0e c0       	rjmp	.+28     	; 0x1282 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1266:	e8 e3       	ldi	r30, 0x38	; 56
    1268:	f0 e0       	ldi	r31, 0x00	; 0
    126a:	8a 81       	ldd	r24, Y+2	; 0x02
    126c:	80 83       	st	Z, r24
    126e:	09 c0       	rjmp	.+18     	; 0x1282 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1270:	e5 e3       	ldi	r30, 0x35	; 53
    1272:	f0 e0       	ldi	r31, 0x00	; 0
    1274:	8a 81       	ldd	r24, Y+2	; 0x02
    1276:	80 83       	st	Z, r24
    1278:	04 c0       	rjmp	.+8      	; 0x1282 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    127a:	e2 e3       	ldi	r30, 0x32	; 50
    127c:	f0 e0       	ldi	r31, 0x00	; 0
    127e:	8a 81       	ldd	r24, Y+2	; 0x02
    1280:	80 83       	st	Z, r24
			break;
		}
	}
}
    1282:	0f 90       	pop	r0
    1284:	0f 90       	pop	r0
    1286:	0f 90       	pop	r0
    1288:	0f 90       	pop	r0
    128a:	cf 91       	pop	r28
    128c:	df 91       	pop	r29
    128e:	08 95       	ret

00001290 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1290:	df 93       	push	r29
    1292:	cf 93       	push	r28
    1294:	00 d0       	rcall	.+0      	; 0x1296 <GPIO_readPort+0x6>
    1296:	00 d0       	rcall	.+0      	; 0x1298 <GPIO_readPort+0x8>
    1298:	cd b7       	in	r28, 0x3d	; 61
    129a:	de b7       	in	r29, 0x3e	; 62
    129c:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    129e:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    12a0:	8a 81       	ldd	r24, Y+2	; 0x02
    12a2:	84 30       	cpi	r24, 0x04	; 4
    12a4:	90 f5       	brcc	.+100    	; 0x130a <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    12a6:	8a 81       	ldd	r24, Y+2	; 0x02
    12a8:	28 2f       	mov	r18, r24
    12aa:	30 e0       	ldi	r19, 0x00	; 0
    12ac:	3c 83       	std	Y+4, r19	; 0x04
    12ae:	2b 83       	std	Y+3, r18	; 0x03
    12b0:	8b 81       	ldd	r24, Y+3	; 0x03
    12b2:	9c 81       	ldd	r25, Y+4	; 0x04
    12b4:	81 30       	cpi	r24, 0x01	; 1
    12b6:	91 05       	cpc	r25, r1
    12b8:	d1 f0       	breq	.+52     	; 0x12ee <GPIO_readPort+0x5e>
    12ba:	2b 81       	ldd	r18, Y+3	; 0x03
    12bc:	3c 81       	ldd	r19, Y+4	; 0x04
    12be:	22 30       	cpi	r18, 0x02	; 2
    12c0:	31 05       	cpc	r19, r1
    12c2:	2c f4       	brge	.+10     	; 0x12ce <GPIO_readPort+0x3e>
    12c4:	8b 81       	ldd	r24, Y+3	; 0x03
    12c6:	9c 81       	ldd	r25, Y+4	; 0x04
    12c8:	00 97       	sbiw	r24, 0x00	; 0
    12ca:	61 f0       	breq	.+24     	; 0x12e4 <GPIO_readPort+0x54>
    12cc:	1e c0       	rjmp	.+60     	; 0x130a <GPIO_readPort+0x7a>
    12ce:	2b 81       	ldd	r18, Y+3	; 0x03
    12d0:	3c 81       	ldd	r19, Y+4	; 0x04
    12d2:	22 30       	cpi	r18, 0x02	; 2
    12d4:	31 05       	cpc	r19, r1
    12d6:	81 f0       	breq	.+32     	; 0x12f8 <GPIO_readPort+0x68>
    12d8:	8b 81       	ldd	r24, Y+3	; 0x03
    12da:	9c 81       	ldd	r25, Y+4	; 0x04
    12dc:	83 30       	cpi	r24, 0x03	; 3
    12de:	91 05       	cpc	r25, r1
    12e0:	81 f0       	breq	.+32     	; 0x1302 <GPIO_readPort+0x72>
    12e2:	13 c0       	rjmp	.+38     	; 0x130a <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    12e4:	e9 e3       	ldi	r30, 0x39	; 57
    12e6:	f0 e0       	ldi	r31, 0x00	; 0
    12e8:	80 81       	ld	r24, Z
    12ea:	89 83       	std	Y+1, r24	; 0x01
    12ec:	0e c0       	rjmp	.+28     	; 0x130a <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    12ee:	e6 e3       	ldi	r30, 0x36	; 54
    12f0:	f0 e0       	ldi	r31, 0x00	; 0
    12f2:	80 81       	ld	r24, Z
    12f4:	89 83       	std	Y+1, r24	; 0x01
    12f6:	09 c0       	rjmp	.+18     	; 0x130a <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    12f8:	e3 e3       	ldi	r30, 0x33	; 51
    12fa:	f0 e0       	ldi	r31, 0x00	; 0
    12fc:	80 81       	ld	r24, Z
    12fe:	89 83       	std	Y+1, r24	; 0x01
    1300:	04 c0       	rjmp	.+8      	; 0x130a <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    1302:	e0 e3       	ldi	r30, 0x30	; 48
    1304:	f0 e0       	ldi	r31, 0x00	; 0
    1306:	80 81       	ld	r24, Z
    1308:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    130a:	89 81       	ldd	r24, Y+1	; 0x01
}
    130c:	0f 90       	pop	r0
    130e:	0f 90       	pop	r0
    1310:	0f 90       	pop	r0
    1312:	0f 90       	pop	r0
    1314:	cf 91       	pop	r28
    1316:	df 91       	pop	r29
    1318:	08 95       	ret

0000131a <PWM_Timer0_Start>:
#include "pwm.h"

/* 	this function is responsible for triggering timer0 in PWM mode	*/

void PWM_Timer0_Start(uint8 duty_cycle)
{
    131a:	df 93       	push	r29
    131c:	cf 93       	push	r28
    131e:	0f 92       	push	r0
    1320:	cd b7       	in	r28, 0x3d	; 61
    1322:	de b7       	in	r29, 0x3e	; 62
    1324:	89 83       	std	Y+1, r24	; 0x01
	 * Prescaler F_CPU/8
	 * compare value = input duty_cycle
	 * duty cycle value [ 0 : 100 ] percentage
	 * F= 500Hz */

	TCNT0 = 0;	/* set timer at 0*/
    1326:	e2 e5       	ldi	r30, 0x52	; 82
    1328:	f0 e0       	ldi	r31, 0x00	; 0
    132a:	10 82       	st	Z, r1
	SET_BIT(TCCR0, WGM01);		/*Fast PWM mode*/
    132c:	a3 e5       	ldi	r26, 0x53	; 83
    132e:	b0 e0       	ldi	r27, 0x00	; 0
    1330:	e3 e5       	ldi	r30, 0x53	; 83
    1332:	f0 e0       	ldi	r31, 0x00	; 0
    1334:	80 81       	ld	r24, Z
    1336:	88 60       	ori	r24, 0x08	; 8
    1338:	8c 93       	st	X, r24
	SET_BIT(TCCR0,WGM00);
    133a:	a3 e5       	ldi	r26, 0x53	; 83
    133c:	b0 e0       	ldi	r27, 0x00	; 0
    133e:	e3 e5       	ldi	r30, 0x53	; 83
    1340:	f0 e0       	ldi	r31, 0x00	; 0
    1342:	80 81       	ld	r24, Z
    1344:	80 64       	ori	r24, 0x40	; 64
    1346:	8c 93       	st	X, r24
	SET_BIT(TCCR0,CS01);	/* prescaler N = 8*/
    1348:	a3 e5       	ldi	r26, 0x53	; 83
    134a:	b0 e0       	ldi	r27, 0x00	; 0
    134c:	e3 e5       	ldi	r30, 0x53	; 83
    134e:	f0 e0       	ldi	r31, 0x00	; 0
    1350:	80 81       	ld	r24, Z
    1352:	82 60       	ori	r24, 0x02	; 2
    1354:	8c 93       	st	X, r24
	SET_BIT(TCCR0,COM01);	/* non-inverting mode*/
    1356:	a3 e5       	ldi	r26, 0x53	; 83
    1358:	b0 e0       	ldi	r27, 0x00	; 0
    135a:	e3 e5       	ldi	r30, 0x53	; 83
    135c:	f0 e0       	ldi	r31, 0x00	; 0
    135e:	80 81       	ld	r24, Z
    1360:	80 62       	ori	r24, 0x20	; 32
    1362:	8c 93       	st	X, r24
	OCR0 = (uint8)((255*duty_cycle)/100);	/* set OCR0 (duty_cycle% * 256)*/
    1364:	ec e5       	ldi	r30, 0x5C	; 92
    1366:	f0 e0       	ldi	r31, 0x00	; 0
    1368:	89 81       	ldd	r24, Y+1	; 0x01
    136a:	48 2f       	mov	r20, r24
    136c:	50 e0       	ldi	r21, 0x00	; 0
    136e:	ca 01       	movw	r24, r20
    1370:	9c 01       	movw	r18, r24
    1372:	22 0f       	add	r18, r18
    1374:	33 1f       	adc	r19, r19
    1376:	c9 01       	movw	r24, r18
    1378:	96 95       	lsr	r25
    137a:	98 2f       	mov	r25, r24
    137c:	88 27       	eor	r24, r24
    137e:	97 95       	ror	r25
    1380:	87 95       	ror	r24
    1382:	82 1b       	sub	r24, r18
    1384:	93 0b       	sbc	r25, r19
    1386:	84 0f       	add	r24, r20
    1388:	95 1f       	adc	r25, r21
    138a:	24 e6       	ldi	r18, 0x64	; 100
    138c:	30 e0       	ldi	r19, 0x00	; 0
    138e:	b9 01       	movw	r22, r18
    1390:	0e 94 ba 11 	call	0x2374	; 0x2374 <__divmodhi4>
    1394:	cb 01       	movw	r24, r22
    1396:	80 83       	st	Z, r24
}
    1398:	0f 90       	pop	r0
    139a:	cf 91       	pop	r28
    139c:	df 91       	pop	r29
    139e:	08 95       	ret

000013a0 <__vector_7>:
#include <avr/interrupt.h>

static volatile void(*g_Timer1_Callback_ptr)(void);

ISR(TIMER1_COMPA_vect)	/*timer interrupt every one second */
{
    13a0:	1f 92       	push	r1
    13a2:	0f 92       	push	r0
    13a4:	0f b6       	in	r0, 0x3f	; 63
    13a6:	0f 92       	push	r0
    13a8:	11 24       	eor	r1, r1
    13aa:	2f 93       	push	r18
    13ac:	3f 93       	push	r19
    13ae:	4f 93       	push	r20
    13b0:	5f 93       	push	r21
    13b2:	6f 93       	push	r22
    13b4:	7f 93       	push	r23
    13b6:	8f 93       	push	r24
    13b8:	9f 93       	push	r25
    13ba:	af 93       	push	r26
    13bc:	bf 93       	push	r27
    13be:	ef 93       	push	r30
    13c0:	ff 93       	push	r31
    13c2:	df 93       	push	r29
    13c4:	cf 93       	push	r28
    13c6:	cd b7       	in	r28, 0x3d	; 61
    13c8:	de b7       	in	r29, 0x3e	; 62
	(*g_Timer1_Callback_ptr)();
    13ca:	e0 91 76 00 	lds	r30, 0x0076
    13ce:	f0 91 77 00 	lds	r31, 0x0077
    13d2:	09 95       	icall
}
    13d4:	cf 91       	pop	r28
    13d6:	df 91       	pop	r29
    13d8:	ff 91       	pop	r31
    13da:	ef 91       	pop	r30
    13dc:	bf 91       	pop	r27
    13de:	af 91       	pop	r26
    13e0:	9f 91       	pop	r25
    13e2:	8f 91       	pop	r24
    13e4:	7f 91       	pop	r23
    13e6:	6f 91       	pop	r22
    13e8:	5f 91       	pop	r21
    13ea:	4f 91       	pop	r20
    13ec:	3f 91       	pop	r19
    13ee:	2f 91       	pop	r18
    13f0:	0f 90       	pop	r0
    13f2:	0f be       	out	0x3f, r0	; 63
    13f4:	0f 90       	pop	r0
    13f6:	1f 90       	pop	r1
    13f8:	18 95       	reti

000013fa <__vector_9>:

ISR(TIMER1_OVF_vect)
{
    13fa:	1f 92       	push	r1
    13fc:	0f 92       	push	r0
    13fe:	0f b6       	in	r0, 0x3f	; 63
    1400:	0f 92       	push	r0
    1402:	11 24       	eor	r1, r1
    1404:	2f 93       	push	r18
    1406:	3f 93       	push	r19
    1408:	4f 93       	push	r20
    140a:	5f 93       	push	r21
    140c:	6f 93       	push	r22
    140e:	7f 93       	push	r23
    1410:	8f 93       	push	r24
    1412:	9f 93       	push	r25
    1414:	af 93       	push	r26
    1416:	bf 93       	push	r27
    1418:	ef 93       	push	r30
    141a:	ff 93       	push	r31
    141c:	df 93       	push	r29
    141e:	cf 93       	push	r28
    1420:	cd b7       	in	r28, 0x3d	; 61
    1422:	de b7       	in	r29, 0x3e	; 62
	(*g_Timer1_Callback_ptr)();
    1424:	e0 91 76 00 	lds	r30, 0x0076
    1428:	f0 91 77 00 	lds	r31, 0x0077
    142c:	09 95       	icall
}
    142e:	cf 91       	pop	r28
    1430:	df 91       	pop	r29
    1432:	ff 91       	pop	r31
    1434:	ef 91       	pop	r30
    1436:	bf 91       	pop	r27
    1438:	af 91       	pop	r26
    143a:	9f 91       	pop	r25
    143c:	8f 91       	pop	r24
    143e:	7f 91       	pop	r23
    1440:	6f 91       	pop	r22
    1442:	5f 91       	pop	r21
    1444:	4f 91       	pop	r20
    1446:	3f 91       	pop	r19
    1448:	2f 91       	pop	r18
    144a:	0f 90       	pop	r0
    144c:	0f be       	out	0x3f, r0	; 63
    144e:	0f 90       	pop	r0
    1450:	1f 90       	pop	r1
    1452:	18 95       	reti

00001454 <Timer1_init>:


/* 		*/
void Timer1_init(const Timer1_ConfigType * Config_Ptr)
{
    1454:	df 93       	push	r29
    1456:	cf 93       	push	r28
    1458:	00 d0       	rcall	.+0      	; 0x145a <Timer1_init+0x6>
    145a:	cd b7       	in	r28, 0x3d	; 61
    145c:	de b7       	in	r29, 0x3e	; 62
    145e:	9a 83       	std	Y+2, r25	; 0x02
    1460:	89 83       	std	Y+1, r24	; 0x01
	TCNT1 = Config_Ptr->initial_value;	/* set initial value */
    1462:	ac e4       	ldi	r26, 0x4C	; 76
    1464:	b0 e0       	ldi	r27, 0x00	; 0
    1466:	e9 81       	ldd	r30, Y+1	; 0x01
    1468:	fa 81       	ldd	r31, Y+2	; 0x02
    146a:	80 81       	ld	r24, Z
    146c:	91 81       	ldd	r25, Z+1	; 0x01
    146e:	11 96       	adiw	r26, 0x01	; 1
    1470:	9c 93       	st	X, r25
    1472:	8e 93       	st	-X, r24
	TCCR1A = (1 << FOC1A) | (1 << FOC1B);	/*NOT PWM*/
    1474:	ef e4       	ldi	r30, 0x4F	; 79
    1476:	f0 e0       	ldi	r31, 0x00	; 0
    1478:	8c e0       	ldi	r24, 0x0C	; 12
    147a:	80 83       	st	Z, r24
	TCCR1B = (TCCR1B&(0xF8)) | (Config_Ptr->prescaler&(0x07));	/* set prescaler */
    147c:	ae e4       	ldi	r26, 0x4E	; 78
    147e:	b0 e0       	ldi	r27, 0x00	; 0
    1480:	ee e4       	ldi	r30, 0x4E	; 78
    1482:	f0 e0       	ldi	r31, 0x00	; 0
    1484:	80 81       	ld	r24, Z
    1486:	98 2f       	mov	r25, r24
    1488:	98 7f       	andi	r25, 0xF8	; 248
    148a:	e9 81       	ldd	r30, Y+1	; 0x01
    148c:	fa 81       	ldd	r31, Y+2	; 0x02
    148e:	84 81       	ldd	r24, Z+4	; 0x04
    1490:	87 70       	andi	r24, 0x07	; 7
    1492:	89 2b       	or	r24, r25
    1494:	8c 93       	st	X, r24
	TCCR1B |= ((Config_Ptr->mode)>>2)<<3;	/*set mode */
    1496:	ae e4       	ldi	r26, 0x4E	; 78
    1498:	b0 e0       	ldi	r27, 0x00	; 0
    149a:	ee e4       	ldi	r30, 0x4E	; 78
    149c:	f0 e0       	ldi	r31, 0x00	; 0
    149e:	80 81       	ld	r24, Z
    14a0:	28 2f       	mov	r18, r24
    14a2:	e9 81       	ldd	r30, Y+1	; 0x01
    14a4:	fa 81       	ldd	r31, Y+2	; 0x02
    14a6:	85 81       	ldd	r24, Z+5	; 0x05
    14a8:	86 95       	lsr	r24
    14aa:	86 95       	lsr	r24
    14ac:	88 2f       	mov	r24, r24
    14ae:	90 e0       	ldi	r25, 0x00	; 0
    14b0:	88 0f       	add	r24, r24
    14b2:	99 1f       	adc	r25, r25
    14b4:	88 0f       	add	r24, r24
    14b6:	99 1f       	adc	r25, r25
    14b8:	88 0f       	add	r24, r24
    14ba:	99 1f       	adc	r25, r25
    14bc:	82 2b       	or	r24, r18
    14be:	8c 93       	st	X, r24
	TCCR1A |= ((Config_Ptr->mode)&(0x03));
    14c0:	af e4       	ldi	r26, 0x4F	; 79
    14c2:	b0 e0       	ldi	r27, 0x00	; 0
    14c4:	ef e4       	ldi	r30, 0x4F	; 79
    14c6:	f0 e0       	ldi	r31, 0x00	; 0
    14c8:	80 81       	ld	r24, Z
    14ca:	98 2f       	mov	r25, r24
    14cc:	e9 81       	ldd	r30, Y+1	; 0x01
    14ce:	fa 81       	ldd	r31, Y+2	; 0x02
    14d0:	85 81       	ldd	r24, Z+5	; 0x05
    14d2:	83 70       	andi	r24, 0x03	; 3
    14d4:	89 2b       	or	r24, r25
    14d6:	8c 93       	st	X, r24

	if (Config_Ptr->mode == NORMAL)
    14d8:	e9 81       	ldd	r30, Y+1	; 0x01
    14da:	fa 81       	ldd	r31, Y+2	; 0x02
    14dc:	85 81       	ldd	r24, Z+5	; 0x05
    14de:	88 23       	and	r24, r24
    14e0:	29 f4       	brne	.+10     	; 0x14ec <Timer1_init+0x98>
	{
		TIMSK = (1<<TOIE1);
    14e2:	e9 e5       	ldi	r30, 0x59	; 89
    14e4:	f0 e0       	ldi	r31, 0x00	; 0
    14e6:	84 e0       	ldi	r24, 0x04	; 4
    14e8:	80 83       	st	Z, r24
    14ea:	12 c0       	rjmp	.+36     	; 0x1510 <Timer1_init+0xbc>
	}
	else if (Config_Ptr->mode == CTC)
    14ec:	e9 81       	ldd	r30, Y+1	; 0x01
    14ee:	fa 81       	ldd	r31, Y+2	; 0x02
    14f0:	85 81       	ldd	r24, Z+5	; 0x05
    14f2:	84 30       	cpi	r24, 0x04	; 4
    14f4:	69 f4       	brne	.+26     	; 0x1510 <Timer1_init+0xbc>
	{
		TIMSK = (1<<OCIE1A);
    14f6:	e9 e5       	ldi	r30, 0x59	; 89
    14f8:	f0 e0       	ldi	r31, 0x00	; 0
    14fa:	80 e1       	ldi	r24, 0x10	; 16
    14fc:	80 83       	st	Z, r24
		OCR1A = Config_Ptr->compare_value;
    14fe:	aa e4       	ldi	r26, 0x4A	; 74
    1500:	b0 e0       	ldi	r27, 0x00	; 0
    1502:	e9 81       	ldd	r30, Y+1	; 0x01
    1504:	fa 81       	ldd	r31, Y+2	; 0x02
    1506:	82 81       	ldd	r24, Z+2	; 0x02
    1508:	93 81       	ldd	r25, Z+3	; 0x03
    150a:	11 96       	adiw	r26, 0x01	; 1
    150c:	9c 93       	st	X, r25
    150e:	8e 93       	st	-X, r24
	}

}
    1510:	0f 90       	pop	r0
    1512:	0f 90       	pop	r0
    1514:	cf 91       	pop	r28
    1516:	df 91       	pop	r29
    1518:	08 95       	ret

0000151a <Timer1_setCallBack>:


void Timer1_setCallBack(void(*a_ptr)(void))
{
    151a:	df 93       	push	r29
    151c:	cf 93       	push	r28
    151e:	00 d0       	rcall	.+0      	; 0x1520 <Timer1_setCallBack+0x6>
    1520:	cd b7       	in	r28, 0x3d	; 61
    1522:	de b7       	in	r29, 0x3e	; 62
    1524:	9a 83       	std	Y+2, r25	; 0x02
    1526:	89 83       	std	Y+1, r24	; 0x01
	g_Timer1_Callback_ptr = a_ptr;
    1528:	89 81       	ldd	r24, Y+1	; 0x01
    152a:	9a 81       	ldd	r25, Y+2	; 0x02
    152c:	90 93 77 00 	sts	0x0077, r25
    1530:	80 93 76 00 	sts	0x0076, r24
}
    1534:	0f 90       	pop	r0
    1536:	0f 90       	pop	r0
    1538:	cf 91       	pop	r28
    153a:	df 91       	pop	r29
    153c:	08 95       	ret

0000153e <Timer1_deInit>:

void Timer1_deInit(void)
{
    153e:	df 93       	push	r29
    1540:	cf 93       	push	r28
    1542:	cd b7       	in	r28, 0x3d	; 61
    1544:	de b7       	in	r29, 0x3e	; 62
	TCCR1B &= 0b11111000;
    1546:	ae e4       	ldi	r26, 0x4E	; 78
    1548:	b0 e0       	ldi	r27, 0x00	; 0
    154a:	ee e4       	ldi	r30, 0x4E	; 78
    154c:	f0 e0       	ldi	r31, 0x00	; 0
    154e:	80 81       	ld	r24, Z
    1550:	88 7f       	andi	r24, 0xF8	; 248
    1552:	8c 93       	st	X, r24
}
    1554:	cf 91       	pop	r28
    1556:	df 91       	pop	r29
    1558:	08 95       	ret

0000155a <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType * Config_Ptr)
{
    155a:	df 93       	push	r29
    155c:	cf 93       	push	r28
    155e:	00 d0       	rcall	.+0      	; 0x1560 <UART_init+0x6>
    1560:	00 d0       	rcall	.+0      	; 0x1562 <UART_init+0x8>
    1562:	cd b7       	in	r28, 0x3d	; 61
    1564:	de b7       	in	r29, 0x3e	; 62
    1566:	9c 83       	std	Y+4, r25	; 0x04
    1568:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    156a:	1a 82       	std	Y+2, r1	; 0x02
    156c:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    156e:	eb e2       	ldi	r30, 0x2B	; 43
    1570:	f0 e0       	ldi	r31, 0x00	; 0
    1572:	82 e0       	ldi	r24, 0x02	; 2
    1574:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN);
    1576:	ea e2       	ldi	r30, 0x2A	; 42
    1578:	f0 e0       	ldi	r31, 0x00	; 0
    157a:	88 e1       	ldi	r24, 0x18	; 24
    157c:	80 83       	st	Z, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	UCSRC  = (1<<URSEL)  |((Config_Ptr->bit_data&(3))<<1) | (Config_Ptr->stop_bit<<3) | (Config_Ptr->parity<<5);
    157e:	a0 e4       	ldi	r26, 0x40	; 64
    1580:	b0 e0       	ldi	r27, 0x00	; 0
    1582:	eb 81       	ldd	r30, Y+3	; 0x03
    1584:	fc 81       	ldd	r31, Y+4	; 0x04
    1586:	80 81       	ld	r24, Z
    1588:	88 2f       	mov	r24, r24
    158a:	90 e0       	ldi	r25, 0x00	; 0
    158c:	83 70       	andi	r24, 0x03	; 3
    158e:	90 70       	andi	r25, 0x00	; 0
    1590:	88 0f       	add	r24, r24
    1592:	99 1f       	adc	r25, r25
    1594:	28 2f       	mov	r18, r24
    1596:	20 68       	ori	r18, 0x80	; 128
    1598:	eb 81       	ldd	r30, Y+3	; 0x03
    159a:	fc 81       	ldd	r31, Y+4	; 0x04
    159c:	82 81       	ldd	r24, Z+2	; 0x02
    159e:	88 2f       	mov	r24, r24
    15a0:	90 e0       	ldi	r25, 0x00	; 0
    15a2:	88 0f       	add	r24, r24
    15a4:	99 1f       	adc	r25, r25
    15a6:	88 0f       	add	r24, r24
    15a8:	99 1f       	adc	r25, r25
    15aa:	88 0f       	add	r24, r24
    15ac:	99 1f       	adc	r25, r25
    15ae:	28 2b       	or	r18, r24
    15b0:	eb 81       	ldd	r30, Y+3	; 0x03
    15b2:	fc 81       	ldd	r31, Y+4	; 0x04
    15b4:	81 81       	ldd	r24, Z+1	; 0x01
    15b6:	88 2f       	mov	r24, r24
    15b8:	90 e0       	ldi	r25, 0x00	; 0
    15ba:	88 0f       	add	r24, r24
    15bc:	99 1f       	adc	r25, r25
    15be:	82 95       	swap	r24
    15c0:	92 95       	swap	r25
    15c2:	90 7f       	andi	r25, 0xF0	; 240
    15c4:	98 27       	eor	r25, r24
    15c6:	80 7f       	andi	r24, 0xF0	; 240
    15c8:	98 27       	eor	r25, r24
    15ca:	82 2b       	or	r24, r18
    15cc:	8c 93       	st	X, r24
	/* set data size, stop bits, parity */
	if (Config_Ptr->bit_data == NINE)
    15ce:	eb 81       	ldd	r30, Y+3	; 0x03
    15d0:	fc 81       	ldd	r31, Y+4	; 0x04
    15d2:	80 81       	ld	r24, Z
    15d4:	87 30       	cpi	r24, 0x07	; 7
    15d6:	39 f4       	brne	.+14     	; 0x15e6 <UART_init+0x8c>
	{
		UCSRB |= (1<<UCSZ2);
    15d8:	aa e2       	ldi	r26, 0x2A	; 42
    15da:	b0 e0       	ldi	r27, 0x00	; 0
    15dc:	ea e2       	ldi	r30, 0x2A	; 42
    15de:	f0 e0       	ldi	r31, 0x00	; 0
    15e0:	80 81       	ld	r24, Z
    15e2:	84 60       	ori	r24, 0x04	; 4
    15e4:	8c 93       	st	X, r24
	}
	
	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / (Config_Ptr->baud_rate * 8UL))) - 1);
    15e6:	eb 81       	ldd	r30, Y+3	; 0x03
    15e8:	fc 81       	ldd	r31, Y+4	; 0x04
    15ea:	83 81       	ldd	r24, Z+3	; 0x03
    15ec:	94 81       	ldd	r25, Z+4	; 0x04
    15ee:	a5 81       	ldd	r26, Z+5	; 0x05
    15f0:	b6 81       	ldd	r27, Z+6	; 0x06
    15f2:	88 0f       	add	r24, r24
    15f4:	99 1f       	adc	r25, r25
    15f6:	aa 1f       	adc	r26, r26
    15f8:	bb 1f       	adc	r27, r27
    15fa:	88 0f       	add	r24, r24
    15fc:	99 1f       	adc	r25, r25
    15fe:	aa 1f       	adc	r26, r26
    1600:	bb 1f       	adc	r27, r27
    1602:	88 0f       	add	r24, r24
    1604:	99 1f       	adc	r25, r25
    1606:	aa 1f       	adc	r26, r26
    1608:	bb 1f       	adc	r27, r27
    160a:	9c 01       	movw	r18, r24
    160c:	ad 01       	movw	r20, r26
    160e:	80 e0       	ldi	r24, 0x00	; 0
    1610:	92 e1       	ldi	r25, 0x12	; 18
    1612:	aa e7       	ldi	r26, 0x7A	; 122
    1614:	b0 e0       	ldi	r27, 0x00	; 0
    1616:	bc 01       	movw	r22, r24
    1618:	cd 01       	movw	r24, r26
    161a:	0e 94 cd 11 	call	0x239a	; 0x239a <__udivmodsi4>
    161e:	da 01       	movw	r26, r20
    1620:	c9 01       	movw	r24, r18
    1622:	01 97       	sbiw	r24, 0x01	; 1
    1624:	9a 83       	std	Y+2, r25	; 0x02
    1626:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    1628:	e0 e4       	ldi	r30, 0x40	; 64
    162a:	f0 e0       	ldi	r31, 0x00	; 0
    162c:	89 81       	ldd	r24, Y+1	; 0x01
    162e:	9a 81       	ldd	r25, Y+2	; 0x02
    1630:	89 2f       	mov	r24, r25
    1632:	99 27       	eor	r25, r25
    1634:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    1636:	e9 e2       	ldi	r30, 0x29	; 41
    1638:	f0 e0       	ldi	r31, 0x00	; 0
    163a:	89 81       	ldd	r24, Y+1	; 0x01
    163c:	80 83       	st	Z, r24
}
    163e:	0f 90       	pop	r0
    1640:	0f 90       	pop	r0
    1642:	0f 90       	pop	r0
    1644:	0f 90       	pop	r0
    1646:	cf 91       	pop	r28
    1648:	df 91       	pop	r29
    164a:	08 95       	ret

0000164c <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    164c:	df 93       	push	r29
    164e:	cf 93       	push	r28
    1650:	0f 92       	push	r0
    1652:	cd b7       	in	r28, 0x3d	; 61
    1654:	de b7       	in	r29, 0x3e	; 62
    1656:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    1658:	eb e2       	ldi	r30, 0x2B	; 43
    165a:	f0 e0       	ldi	r31, 0x00	; 0
    165c:	80 81       	ld	r24, Z
    165e:	88 2f       	mov	r24, r24
    1660:	90 e0       	ldi	r25, 0x00	; 0
    1662:	80 72       	andi	r24, 0x20	; 32
    1664:	90 70       	andi	r25, 0x00	; 0
    1666:	00 97       	sbiw	r24, 0x00	; 0
    1668:	b9 f3       	breq	.-18     	; 0x1658 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    166a:	ec e2       	ldi	r30, 0x2C	; 44
    166c:	f0 e0       	ldi	r31, 0x00	; 0
    166e:	89 81       	ldd	r24, Y+1	; 0x01
    1670:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    1672:	0f 90       	pop	r0
    1674:	cf 91       	pop	r28
    1676:	df 91       	pop	r29
    1678:	08 95       	ret

0000167a <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    167a:	df 93       	push	r29
    167c:	cf 93       	push	r28
    167e:	cd b7       	in	r28, 0x3d	; 61
    1680:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    1682:	eb e2       	ldi	r30, 0x2B	; 43
    1684:	f0 e0       	ldi	r31, 0x00	; 0
    1686:	80 81       	ld	r24, Z
    1688:	88 23       	and	r24, r24
    168a:	dc f7       	brge	.-10     	; 0x1682 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    168c:	ec e2       	ldi	r30, 0x2C	; 44
    168e:	f0 e0       	ldi	r31, 0x00	; 0
    1690:	80 81       	ld	r24, Z
}
    1692:	cf 91       	pop	r28
    1694:	df 91       	pop	r29
    1696:	08 95       	ret

00001698 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    1698:	df 93       	push	r29
    169a:	cf 93       	push	r28
    169c:	00 d0       	rcall	.+0      	; 0x169e <UART_sendString+0x6>
    169e:	0f 92       	push	r0
    16a0:	cd b7       	in	r28, 0x3d	; 61
    16a2:	de b7       	in	r29, 0x3e	; 62
    16a4:	9b 83       	std	Y+3, r25	; 0x03
    16a6:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    16a8:	19 82       	std	Y+1, r1	; 0x01
    16aa:	0e c0       	rjmp	.+28     	; 0x16c8 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    16ac:	89 81       	ldd	r24, Y+1	; 0x01
    16ae:	28 2f       	mov	r18, r24
    16b0:	30 e0       	ldi	r19, 0x00	; 0
    16b2:	8a 81       	ldd	r24, Y+2	; 0x02
    16b4:	9b 81       	ldd	r25, Y+3	; 0x03
    16b6:	fc 01       	movw	r30, r24
    16b8:	e2 0f       	add	r30, r18
    16ba:	f3 1f       	adc	r31, r19
    16bc:	80 81       	ld	r24, Z
    16be:	0e 94 26 0b 	call	0x164c	; 0x164c <UART_sendByte>
		i++;
    16c2:	89 81       	ldd	r24, Y+1	; 0x01
    16c4:	8f 5f       	subi	r24, 0xFF	; 255
    16c6:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    16c8:	89 81       	ldd	r24, Y+1	; 0x01
    16ca:	28 2f       	mov	r18, r24
    16cc:	30 e0       	ldi	r19, 0x00	; 0
    16ce:	8a 81       	ldd	r24, Y+2	; 0x02
    16d0:	9b 81       	ldd	r25, Y+3	; 0x03
    16d2:	fc 01       	movw	r30, r24
    16d4:	e2 0f       	add	r30, r18
    16d6:	f3 1f       	adc	r31, r19
    16d8:	80 81       	ld	r24, Z
    16da:	88 23       	and	r24, r24
    16dc:	39 f7       	brne	.-50     	; 0x16ac <UART_sendString+0x14>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    16de:	0f 90       	pop	r0
    16e0:	0f 90       	pop	r0
    16e2:	0f 90       	pop	r0
    16e4:	cf 91       	pop	r28
    16e6:	df 91       	pop	r29
    16e8:	08 95       	ret

000016ea <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    16ea:	0f 93       	push	r16
    16ec:	1f 93       	push	r17
    16ee:	df 93       	push	r29
    16f0:	cf 93       	push	r28
    16f2:	00 d0       	rcall	.+0      	; 0x16f4 <UART_receiveString+0xa>
    16f4:	0f 92       	push	r0
    16f6:	cd b7       	in	r28, 0x3d	; 61
    16f8:	de b7       	in	r29, 0x3e	; 62
    16fa:	9b 83       	std	Y+3, r25	; 0x03
    16fc:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    16fe:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    1700:	89 81       	ldd	r24, Y+1	; 0x01
    1702:	28 2f       	mov	r18, r24
    1704:	30 e0       	ldi	r19, 0x00	; 0
    1706:	8a 81       	ldd	r24, Y+2	; 0x02
    1708:	9b 81       	ldd	r25, Y+3	; 0x03
    170a:	8c 01       	movw	r16, r24
    170c:	02 0f       	add	r16, r18
    170e:	13 1f       	adc	r17, r19
    1710:	0e 94 3d 0b 	call	0x167a	; 0x167a <UART_recieveByte>
    1714:	f8 01       	movw	r30, r16
    1716:	80 83       	st	Z, r24
    1718:	0f c0       	rjmp	.+30     	; 0x1738 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    171a:	89 81       	ldd	r24, Y+1	; 0x01
    171c:	8f 5f       	subi	r24, 0xFF	; 255
    171e:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    1720:	89 81       	ldd	r24, Y+1	; 0x01
    1722:	28 2f       	mov	r18, r24
    1724:	30 e0       	ldi	r19, 0x00	; 0
    1726:	8a 81       	ldd	r24, Y+2	; 0x02
    1728:	9b 81       	ldd	r25, Y+3	; 0x03
    172a:	8c 01       	movw	r16, r24
    172c:	02 0f       	add	r16, r18
    172e:	13 1f       	adc	r17, r19
    1730:	0e 94 3d 0b 	call	0x167a	; 0x167a <UART_recieveByte>
    1734:	f8 01       	movw	r30, r16
    1736:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    1738:	89 81       	ldd	r24, Y+1	; 0x01
    173a:	28 2f       	mov	r18, r24
    173c:	30 e0       	ldi	r19, 0x00	; 0
    173e:	8a 81       	ldd	r24, Y+2	; 0x02
    1740:	9b 81       	ldd	r25, Y+3	; 0x03
    1742:	fc 01       	movw	r30, r24
    1744:	e2 0f       	add	r30, r18
    1746:	f3 1f       	adc	r31, r19
    1748:	80 81       	ld	r24, Z
    174a:	83 32       	cpi	r24, 0x23	; 35
    174c:	31 f7       	brne	.-52     	; 0x171a <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    174e:	89 81       	ldd	r24, Y+1	; 0x01
    1750:	28 2f       	mov	r18, r24
    1752:	30 e0       	ldi	r19, 0x00	; 0
    1754:	8a 81       	ldd	r24, Y+2	; 0x02
    1756:	9b 81       	ldd	r25, Y+3	; 0x03
    1758:	fc 01       	movw	r30, r24
    175a:	e2 0f       	add	r30, r18
    175c:	f3 1f       	adc	r31, r19
    175e:	10 82       	st	Z, r1
}
    1760:	0f 90       	pop	r0
    1762:	0f 90       	pop	r0
    1764:	0f 90       	pop	r0
    1766:	cf 91       	pop	r28
    1768:	df 91       	pop	r29
    176a:	1f 91       	pop	r17
    176c:	0f 91       	pop	r16
    176e:	08 95       	ret

00001770 <Buzzer_init>:
/********** Inclusions ************/
#include "buzzer.h"


void Buzzer_init(void)
{
    1770:	df 93       	push	r29
    1772:	cf 93       	push	r28
    1774:	cd b7       	in	r28, 0x3d	; 61
    1776:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(BUZZER_PORT, BUZZER_PIN, PIN_OUTPUT);
    1778:	82 e0       	ldi	r24, 0x02	; 2
    177a:	65 e0       	ldi	r22, 0x05	; 5
    177c:	41 e0       	ldi	r20, 0x01	; 1
    177e:	0e 94 4f 06 	call	0xc9e	; 0xc9e <GPIO_setupPinDirection>
	GPIO_writePin(BUZZER_PORT, BUZZER_PIN, LOGIC_HIGH);	/* turn off initially */
    1782:	82 e0       	ldi	r24, 0x02	; 2
    1784:	65 e0       	ldi	r22, 0x05	; 5
    1786:	41 e0       	ldi	r20, 0x01	; 1
    1788:	0e 94 3a 07 	call	0xe74	; 0xe74 <GPIO_writePin>
}
    178c:	cf 91       	pop	r28
    178e:	df 91       	pop	r29
    1790:	08 95       	ret

00001792 <Buzzer_on>:
void Buzzer_on(void)
{
    1792:	df 93       	push	r29
    1794:	cf 93       	push	r28
    1796:	cd b7       	in	r28, 0x3d	; 61
    1798:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT, BUZZER_PIN, LOGIC_LOW);
    179a:	82 e0       	ldi	r24, 0x02	; 2
    179c:	65 e0       	ldi	r22, 0x05	; 5
    179e:	40 e0       	ldi	r20, 0x00	; 0
    17a0:	0e 94 3a 07 	call	0xe74	; 0xe74 <GPIO_writePin>
}
    17a4:	cf 91       	pop	r28
    17a6:	df 91       	pop	r29
    17a8:	08 95       	ret

000017aa <Buzzer_off>:
void Buzzer_off(void)
{
    17aa:	df 93       	push	r29
    17ac:	cf 93       	push	r28
    17ae:	cd b7       	in	r28, 0x3d	; 61
    17b0:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT, BUZZER_PIN, LOGIC_HIGH);
    17b2:	82 e0       	ldi	r24, 0x02	; 2
    17b4:	65 e0       	ldi	r22, 0x05	; 5
    17b6:	41 e0       	ldi	r20, 0x01	; 1
    17b8:	0e 94 3a 07 	call	0xe74	; 0xe74 <GPIO_writePin>
}
    17bc:	cf 91       	pop	r28
    17be:	df 91       	pop	r29
    17c0:	08 95       	ret

000017c2 <DcMotor_init>:
 * ➢ The Function responsible for setup the direction for the two
 * motor pins through the GPIO driver.
 * ➢ Stop at the DC-Motor at the beginning through the GPIO driver.
 */
void DcMotor_init(void)
{
    17c2:	df 93       	push	r29
    17c4:	cf 93       	push	r28
    17c6:	cd b7       	in	r28, 0x3d	; 61
    17c8:	de b7       	in	r29, 0x3e	; 62
	/* EN  -> PB3
	 * IN1 -> PD6
	 * IN2 -> PD7 */

	/* setup pin directions */
	GPIO_setupPinDirection(DC_MOTOR_EN_PORT,DC_MOTOR_EN_PIN, PIN_OUTPUT);
    17ca:	81 e0       	ldi	r24, 0x01	; 1
    17cc:	63 e0       	ldi	r22, 0x03	; 3
    17ce:	41 e0       	ldi	r20, 0x01	; 1
    17d0:	0e 94 4f 06 	call	0xc9e	; 0xc9e <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_MOTOR_IN1_PORT,DC_MOTOR_IN1_PIN , PIN_OUTPUT);
    17d4:	83 e0       	ldi	r24, 0x03	; 3
    17d6:	66 e0       	ldi	r22, 0x06	; 6
    17d8:	41 e0       	ldi	r20, 0x01	; 1
    17da:	0e 94 4f 06 	call	0xc9e	; 0xc9e <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DC_MOTOR_IN2_PORT,DC_MOTOR_IN2_PIN , PIN_OUTPUT);
    17de:	83 e0       	ldi	r24, 0x03	; 3
    17e0:	67 e0       	ldi	r22, 0x07	; 7
    17e2:	41 e0       	ldi	r20, 0x01	; 1
    17e4:	0e 94 4f 06 	call	0xc9e	; 0xc9e <GPIO_setupPinDirection>
	/* stop DC Motor at the beginning */
	GPIO_writePin(DC_MOTOR_IN1_PORT, DC_MOTOR_IN1_PIN, LOGIC_LOW);
    17e8:	83 e0       	ldi	r24, 0x03	; 3
    17ea:	66 e0       	ldi	r22, 0x06	; 6
    17ec:	40 e0       	ldi	r20, 0x00	; 0
    17ee:	0e 94 3a 07 	call	0xe74	; 0xe74 <GPIO_writePin>
	GPIO_writePin(DC_MOTOR_IN2_PORT, DC_MOTOR_IN2_PIN, LOGIC_LOW);
    17f2:	83 e0       	ldi	r24, 0x03	; 3
    17f4:	67 e0       	ldi	r22, 0x07	; 7
    17f6:	40 e0       	ldi	r20, 0x00	; 0
    17f8:	0e 94 3a 07 	call	0xe74	; 0xe74 <GPIO_writePin>
}
    17fc:	cf 91       	pop	r28
    17fe:	df 91       	pop	r29
    1800:	08 95       	ret

00001802 <DcMotor_rotate>:
 * stop the motor based on the state input state value.
 * ➢ Send the required duty cycle to the PWM driver based on the required
 * speed value.
 */
void DcMotor_rotate(DcMotor_State state, uint8 speed)
{
    1802:	df 93       	push	r29
    1804:	cf 93       	push	r28
    1806:	00 d0       	rcall	.+0      	; 0x1808 <DcMotor_rotate+0x6>
    1808:	00 d0       	rcall	.+0      	; 0x180a <DcMotor_rotate+0x8>
    180a:	cd b7       	in	r28, 0x3d	; 61
    180c:	de b7       	in	r29, 0x3e	; 62
    180e:	89 83       	std	Y+1, r24	; 0x01
    1810:	6a 83       	std	Y+2, r22	; 0x02
	switch (state) {
    1812:	89 81       	ldd	r24, Y+1	; 0x01
    1814:	28 2f       	mov	r18, r24
    1816:	30 e0       	ldi	r19, 0x00	; 0
    1818:	3c 83       	std	Y+4, r19	; 0x04
    181a:	2b 83       	std	Y+3, r18	; 0x03
    181c:	8b 81       	ldd	r24, Y+3	; 0x03
    181e:	9c 81       	ldd	r25, Y+4	; 0x04
    1820:	81 30       	cpi	r24, 0x01	; 1
    1822:	91 05       	cpc	r25, r1
    1824:	a1 f0       	breq	.+40     	; 0x184e <DcMotor_rotate+0x4c>
    1826:	2b 81       	ldd	r18, Y+3	; 0x03
    1828:	3c 81       	ldd	r19, Y+4	; 0x04
    182a:	22 30       	cpi	r18, 0x02	; 2
    182c:	31 05       	cpc	r19, r1
    182e:	d1 f0       	breq	.+52     	; 0x1864 <DcMotor_rotate+0x62>
    1830:	8b 81       	ldd	r24, Y+3	; 0x03
    1832:	9c 81       	ldd	r25, Y+4	; 0x04
    1834:	00 97       	sbiw	r24, 0x00	; 0
    1836:	01 f5       	brne	.+64     	; 0x1878 <DcMotor_rotate+0x76>
		case STOP:	/* Stop the motor */
			GPIO_writePin(DC_MOTOR_IN1_PORT, DC_MOTOR_IN1_PIN, LOGIC_LOW);
    1838:	83 e0       	ldi	r24, 0x03	; 3
    183a:	66 e0       	ldi	r22, 0x06	; 6
    183c:	40 e0       	ldi	r20, 0x00	; 0
    183e:	0e 94 3a 07 	call	0xe74	; 0xe74 <GPIO_writePin>
			GPIO_writePin(DC_MOTOR_IN2_PORT, DC_MOTOR_IN2_PIN, LOGIC_LOW);
    1842:	83 e0       	ldi	r24, 0x03	; 3
    1844:	67 e0       	ldi	r22, 0x07	; 7
    1846:	40 e0       	ldi	r20, 0x00	; 0
    1848:	0e 94 3a 07 	call	0xe74	; 0xe74 <GPIO_writePin>
    184c:	15 c0       	rjmp	.+42     	; 0x1878 <DcMotor_rotate+0x76>
			break;
		case CW:	/* Rotate Clockwise */
			GPIO_writePin(DC_MOTOR_IN1_PORT, DC_MOTOR_IN1_PIN, LOGIC_LOW);
    184e:	83 e0       	ldi	r24, 0x03	; 3
    1850:	66 e0       	ldi	r22, 0x06	; 6
    1852:	40 e0       	ldi	r20, 0x00	; 0
    1854:	0e 94 3a 07 	call	0xe74	; 0xe74 <GPIO_writePin>
			GPIO_writePin(DC_MOTOR_IN2_PORT, DC_MOTOR_IN2_PIN, LOGIC_HIGH);
    1858:	83 e0       	ldi	r24, 0x03	; 3
    185a:	67 e0       	ldi	r22, 0x07	; 7
    185c:	41 e0       	ldi	r20, 0x01	; 1
    185e:	0e 94 3a 07 	call	0xe74	; 0xe74 <GPIO_writePin>
    1862:	0a c0       	rjmp	.+20     	; 0x1878 <DcMotor_rotate+0x76>
			break;
		case ACW:	/* Rotate Anti-clockwise */
			GPIO_writePin(DC_MOTOR_IN1_PORT, DC_MOTOR_IN1_PIN, LOGIC_HIGH);
    1864:	83 e0       	ldi	r24, 0x03	; 3
    1866:	66 e0       	ldi	r22, 0x06	; 6
    1868:	41 e0       	ldi	r20, 0x01	; 1
    186a:	0e 94 3a 07 	call	0xe74	; 0xe74 <GPIO_writePin>
			GPIO_writePin(DC_MOTOR_IN2_PORT, DC_MOTOR_IN2_PIN, LOGIC_LOW);
    186e:	83 e0       	ldi	r24, 0x03	; 3
    1870:	67 e0       	ldi	r22, 0x07	; 7
    1872:	40 e0       	ldi	r20, 0x00	; 0
    1874:	0e 94 3a 07 	call	0xe74	; 0xe74 <GPIO_writePin>
			break;
	}
	PWM_Timer0_Start(speed);	/* start PWM*/
    1878:	8a 81       	ldd	r24, Y+2	; 0x02
    187a:	0e 94 8d 09 	call	0x131a	; 0x131a <PWM_Timer0_Start>
}
    187e:	0f 90       	pop	r0
    1880:	0f 90       	pop	r0
    1882:	0f 90       	pop	r0
    1884:	0f 90       	pop	r0
    1886:	cf 91       	pop	r28
    1888:	df 91       	pop	r29
    188a:	08 95       	ret

0000188c <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    188c:	df 93       	push	r29
    188e:	cf 93       	push	r28
    1890:	00 d0       	rcall	.+0      	; 0x1892 <EEPROM_writeByte+0x6>
    1892:	00 d0       	rcall	.+0      	; 0x1894 <EEPROM_writeByte+0x8>
    1894:	cd b7       	in	r28, 0x3d	; 61
    1896:	de b7       	in	r29, 0x3e	; 62
    1898:	9a 83       	std	Y+2, r25	; 0x02
    189a:	89 83       	std	Y+1, r24	; 0x01
    189c:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    189e:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    18a2:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <TWI_getStatus>
    18a6:	88 30       	cpi	r24, 0x08	; 8
    18a8:	11 f0       	breq	.+4      	; 0x18ae <EEPROM_writeByte+0x22>
        return ERROR;
    18aa:	1c 82       	std	Y+4, r1	; 0x04
    18ac:	28 c0       	rjmp	.+80     	; 0x18fe <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    18ae:	89 81       	ldd	r24, Y+1	; 0x01
    18b0:	9a 81       	ldd	r25, Y+2	; 0x02
    18b2:	80 70       	andi	r24, 0x00	; 0
    18b4:	97 70       	andi	r25, 0x07	; 7
    18b6:	88 0f       	add	r24, r24
    18b8:	89 2f       	mov	r24, r25
    18ba:	88 1f       	adc	r24, r24
    18bc:	99 0b       	sbc	r25, r25
    18be:	91 95       	neg	r25
    18c0:	80 6a       	ori	r24, 0xA0	; 160
    18c2:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    18c6:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <TWI_getStatus>
    18ca:	88 31       	cpi	r24, 0x18	; 24
    18cc:	11 f0       	breq	.+4      	; 0x18d2 <EEPROM_writeByte+0x46>
        return ERROR; 
    18ce:	1c 82       	std	Y+4, r1	; 0x04
    18d0:	16 c0       	rjmp	.+44     	; 0x18fe <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    18d2:	89 81       	ldd	r24, Y+1	; 0x01
    18d4:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    18d8:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <TWI_getStatus>
    18dc:	88 32       	cpi	r24, 0x28	; 40
    18de:	11 f0       	breq	.+4      	; 0x18e4 <EEPROM_writeByte+0x58>
        return ERROR;
    18e0:	1c 82       	std	Y+4, r1	; 0x04
    18e2:	0d c0       	rjmp	.+26     	; 0x18fe <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    18e4:	8b 81       	ldd	r24, Y+3	; 0x03
    18e6:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    18ea:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <TWI_getStatus>
    18ee:	88 32       	cpi	r24, 0x28	; 40
    18f0:	11 f0       	breq	.+4      	; 0x18f6 <EEPROM_writeByte+0x6a>
        return ERROR;
    18f2:	1c 82       	std	Y+4, r1	; 0x04
    18f4:	04 c0       	rjmp	.+8      	; 0x18fe <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    18f6:	0e 94 2b 0d 	call	0x1a56	; 0x1a56 <TWI_stop>
	
    return SUCCESS;
    18fa:	81 e0       	ldi	r24, 0x01	; 1
    18fc:	8c 83       	std	Y+4, r24	; 0x04
    18fe:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1900:	0f 90       	pop	r0
    1902:	0f 90       	pop	r0
    1904:	0f 90       	pop	r0
    1906:	0f 90       	pop	r0
    1908:	cf 91       	pop	r28
    190a:	df 91       	pop	r29
    190c:	08 95       	ret

0000190e <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    190e:	df 93       	push	r29
    1910:	cf 93       	push	r28
    1912:	00 d0       	rcall	.+0      	; 0x1914 <EEPROM_readByte+0x6>
    1914:	00 d0       	rcall	.+0      	; 0x1916 <EEPROM_readByte+0x8>
    1916:	0f 92       	push	r0
    1918:	cd b7       	in	r28, 0x3d	; 61
    191a:	de b7       	in	r29, 0x3e	; 62
    191c:	9a 83       	std	Y+2, r25	; 0x02
    191e:	89 83       	std	Y+1, r24	; 0x01
    1920:	7c 83       	std	Y+4, r23	; 0x04
    1922:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1924:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1928:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <TWI_getStatus>
    192c:	88 30       	cpi	r24, 0x08	; 8
    192e:	11 f0       	breq	.+4      	; 0x1934 <EEPROM_readByte+0x26>
        return ERROR;
    1930:	1d 82       	std	Y+5, r1	; 0x05
    1932:	44 c0       	rjmp	.+136    	; 0x19bc <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    1934:	89 81       	ldd	r24, Y+1	; 0x01
    1936:	9a 81       	ldd	r25, Y+2	; 0x02
    1938:	80 70       	andi	r24, 0x00	; 0
    193a:	97 70       	andi	r25, 0x07	; 7
    193c:	88 0f       	add	r24, r24
    193e:	89 2f       	mov	r24, r25
    1940:	88 1f       	adc	r24, r24
    1942:	99 0b       	sbc	r25, r25
    1944:	91 95       	neg	r25
    1946:	80 6a       	ori	r24, 0xA0	; 160
    1948:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    194c:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <TWI_getStatus>
    1950:	88 31       	cpi	r24, 0x18	; 24
    1952:	11 f0       	breq	.+4      	; 0x1958 <EEPROM_readByte+0x4a>
        return ERROR;
    1954:	1d 82       	std	Y+5, r1	; 0x05
    1956:	32 c0       	rjmp	.+100    	; 0x19bc <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1958:	89 81       	ldd	r24, Y+1	; 0x01
    195a:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    195e:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <TWI_getStatus>
    1962:	88 32       	cpi	r24, 0x28	; 40
    1964:	11 f0       	breq	.+4      	; 0x196a <EEPROM_readByte+0x5c>
        return ERROR;
    1966:	1d 82       	std	Y+5, r1	; 0x05
    1968:	29 c0       	rjmp	.+82     	; 0x19bc <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    196a:	0e 94 1b 0d 	call	0x1a36	; 0x1a36 <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    196e:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <TWI_getStatus>
    1972:	80 31       	cpi	r24, 0x10	; 16
    1974:	11 f0       	breq	.+4      	; 0x197a <EEPROM_readByte+0x6c>
        return ERROR;
    1976:	1d 82       	std	Y+5, r1	; 0x05
    1978:	21 c0       	rjmp	.+66     	; 0x19bc <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    197a:	89 81       	ldd	r24, Y+1	; 0x01
    197c:	9a 81       	ldd	r25, Y+2	; 0x02
    197e:	80 70       	andi	r24, 0x00	; 0
    1980:	97 70       	andi	r25, 0x07	; 7
    1982:	88 0f       	add	r24, r24
    1984:	89 2f       	mov	r24, r25
    1986:	88 1f       	adc	r24, r24
    1988:	99 0b       	sbc	r25, r25
    198a:	91 95       	neg	r25
    198c:	81 6a       	ori	r24, 0xA1	; 161
    198e:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    1992:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <TWI_getStatus>
    1996:	80 34       	cpi	r24, 0x40	; 64
    1998:	11 f0       	breq	.+4      	; 0x199e <EEPROM_readByte+0x90>
        return ERROR;
    199a:	1d 82       	std	Y+5, r1	; 0x05
    199c:	0f c0       	rjmp	.+30     	; 0x19bc <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    199e:	0e 94 60 0d 	call	0x1ac0	; 0x1ac0 <TWI_readByteWithNACK>
    19a2:	eb 81       	ldd	r30, Y+3	; 0x03
    19a4:	fc 81       	ldd	r31, Y+4	; 0x04
    19a6:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    19a8:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <TWI_getStatus>
    19ac:	88 35       	cpi	r24, 0x58	; 88
    19ae:	11 f0       	breq	.+4      	; 0x19b4 <EEPROM_readByte+0xa6>
        return ERROR;
    19b0:	1d 82       	std	Y+5, r1	; 0x05
    19b2:	04 c0       	rjmp	.+8      	; 0x19bc <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    19b4:	0e 94 2b 0d 	call	0x1a56	; 0x1a56 <TWI_stop>

    return SUCCESS;
    19b8:	81 e0       	ldi	r24, 0x01	; 1
    19ba:	8d 83       	std	Y+5, r24	; 0x05
    19bc:	8d 81       	ldd	r24, Y+5	; 0x05
}
    19be:	0f 90       	pop	r0
    19c0:	0f 90       	pop	r0
    19c2:	0f 90       	pop	r0
    19c4:	0f 90       	pop	r0
    19c6:	0f 90       	pop	r0
    19c8:	cf 91       	pop	r28
    19ca:	df 91       	pop	r29
    19cc:	08 95       	ret

000019ce <TWI_init>:
#include "twi.h"
#include "other_Headers/common_macros.h"
#include <avr/io.h>

void TWI_init(const TWI_ConfigType * Config_Ptr)
{
    19ce:	0f 93       	push	r16
    19d0:	1f 93       	push	r17
    19d2:	df 93       	push	r29
    19d4:	cf 93       	push	r28
    19d6:	00 d0       	rcall	.+0      	; 0x19d8 <TWI_init+0xa>
    19d8:	cd b7       	in	r28, 0x3d	; 61
    19da:	de b7       	in	r29, 0x3e	; 62
    19dc:	9a 83       	std	Y+2, r25	; 0x02
    19de:	89 83       	std	Y+1, r24	; 0x01
    /* Bit Rate: given using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
    TWBR = ((F_CPU)/2*(Config_Ptr->bit_rate)*1000)-8;
    19e0:	00 e2       	ldi	r16, 0x20	; 32
    19e2:	10 e0       	ldi	r17, 0x00	; 0
    19e4:	e9 81       	ldd	r30, Y+1	; 0x01
    19e6:	fa 81       	ldd	r31, Y+2	; 0x02
    19e8:	81 81       	ldd	r24, Z+1	; 0x01
    19ea:	92 81       	ldd	r25, Z+2	; 0x02
    19ec:	cc 01       	movw	r24, r24
    19ee:	a0 e0       	ldi	r26, 0x00	; 0
    19f0:	b0 e0       	ldi	r27, 0x00	; 0
    19f2:	20 e0       	ldi	r18, 0x00	; 0
    19f4:	38 e2       	ldi	r19, 0x28	; 40
    19f6:	4b e6       	ldi	r20, 0x6B	; 107
    19f8:	5e ee       	ldi	r21, 0xEE	; 238
    19fa:	bc 01       	movw	r22, r24
    19fc:	cd 01       	movw	r24, r26
    19fe:	0e 94 9b 11 	call	0x2336	; 0x2336 <__mulsi3>
    1a02:	dc 01       	movw	r26, r24
    1a04:	cb 01       	movw	r24, r22
    1a06:	88 50       	subi	r24, 0x08	; 8
    1a08:	f8 01       	movw	r30, r16
    1a0a:	80 83       	st	Z, r24
    /* */


	TWSR = 0x00;
    1a0c:	e1 e2       	ldi	r30, 0x21	; 33
    1a0e:	f0 e0       	ldi	r31, 0x00	; 0
    1a10:	10 82       	st	Z, r1
	
    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR = Config_Ptr->address&(0x7F) << 1 ; /* Save address into the Most significant 7 bits */
    1a12:	a2 e2       	ldi	r26, 0x22	; 34
    1a14:	b0 e0       	ldi	r27, 0x00	; 0
    1a16:	e9 81       	ldd	r30, Y+1	; 0x01
    1a18:	fa 81       	ldd	r31, Y+2	; 0x02
    1a1a:	80 81       	ld	r24, Z
    1a1c:	8e 7f       	andi	r24, 0xFE	; 254
    1a1e:	8c 93       	st	X, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    1a20:	e6 e5       	ldi	r30, 0x56	; 86
    1a22:	f0 e0       	ldi	r31, 0x00	; 0
    1a24:	84 e0       	ldi	r24, 0x04	; 4
    1a26:	80 83       	st	Z, r24
}
    1a28:	0f 90       	pop	r0
    1a2a:	0f 90       	pop	r0
    1a2c:	cf 91       	pop	r28
    1a2e:	df 91       	pop	r29
    1a30:	1f 91       	pop	r17
    1a32:	0f 91       	pop	r16
    1a34:	08 95       	ret

00001a36 <TWI_start>:

void TWI_start(void)
{
    1a36:	df 93       	push	r29
    1a38:	cf 93       	push	r28
    1a3a:	cd b7       	in	r28, 0x3d	; 61
    1a3c:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    1a3e:	e6 e5       	ldi	r30, 0x56	; 86
    1a40:	f0 e0       	ldi	r31, 0x00	; 0
    1a42:	84 ea       	ldi	r24, 0xA4	; 164
    1a44:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1a46:	e6 e5       	ldi	r30, 0x56	; 86
    1a48:	f0 e0       	ldi	r31, 0x00	; 0
    1a4a:	80 81       	ld	r24, Z
    1a4c:	88 23       	and	r24, r24
    1a4e:	dc f7       	brge	.-10     	; 0x1a46 <TWI_start+0x10>
}
    1a50:	cf 91       	pop	r28
    1a52:	df 91       	pop	r29
    1a54:	08 95       	ret

00001a56 <TWI_stop>:

void TWI_stop(void)
{
    1a56:	df 93       	push	r29
    1a58:	cf 93       	push	r28
    1a5a:	cd b7       	in	r28, 0x3d	; 61
    1a5c:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    1a5e:	e6 e5       	ldi	r30, 0x56	; 86
    1a60:	f0 e0       	ldi	r31, 0x00	; 0
    1a62:	84 e9       	ldi	r24, 0x94	; 148
    1a64:	80 83       	st	Z, r24
}
    1a66:	cf 91       	pop	r28
    1a68:	df 91       	pop	r29
    1a6a:	08 95       	ret

00001a6c <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    1a6c:	df 93       	push	r29
    1a6e:	cf 93       	push	r28
    1a70:	0f 92       	push	r0
    1a72:	cd b7       	in	r28, 0x3d	; 61
    1a74:	de b7       	in	r29, 0x3e	; 62
    1a76:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    1a78:	e3 e2       	ldi	r30, 0x23	; 35
    1a7a:	f0 e0       	ldi	r31, 0x00	; 0
    1a7c:	89 81       	ldd	r24, Y+1	; 0x01
    1a7e:	80 83       	st	Z, r24
    /* 0
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    1a80:	e6 e5       	ldi	r30, 0x56	; 86
    1a82:	f0 e0       	ldi	r31, 0x00	; 0
    1a84:	84 e8       	ldi	r24, 0x84	; 132
    1a86:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1a88:	e6 e5       	ldi	r30, 0x56	; 86
    1a8a:	f0 e0       	ldi	r31, 0x00	; 0
    1a8c:	80 81       	ld	r24, Z
    1a8e:	88 23       	and	r24, r24
    1a90:	dc f7       	brge	.-10     	; 0x1a88 <TWI_writeByte+0x1c>
}
    1a92:	0f 90       	pop	r0
    1a94:	cf 91       	pop	r28
    1a96:	df 91       	pop	r29
    1a98:	08 95       	ret

00001a9a <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    1a9a:	df 93       	push	r29
    1a9c:	cf 93       	push	r28
    1a9e:	cd b7       	in	r28, 0x3d	; 61
    1aa0:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    1aa2:	e6 e5       	ldi	r30, 0x56	; 86
    1aa4:	f0 e0       	ldi	r31, 0x00	; 0
    1aa6:	84 ec       	ldi	r24, 0xC4	; 196
    1aa8:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1aaa:	e6 e5       	ldi	r30, 0x56	; 86
    1aac:	f0 e0       	ldi	r31, 0x00	; 0
    1aae:	80 81       	ld	r24, Z
    1ab0:	88 23       	and	r24, r24
    1ab2:	dc f7       	brge	.-10     	; 0x1aaa <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    1ab4:	e3 e2       	ldi	r30, 0x23	; 35
    1ab6:	f0 e0       	ldi	r31, 0x00	; 0
    1ab8:	80 81       	ld	r24, Z
}
    1aba:	cf 91       	pop	r28
    1abc:	df 91       	pop	r29
    1abe:	08 95       	ret

00001ac0 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    1ac0:	df 93       	push	r29
    1ac2:	cf 93       	push	r28
    1ac4:	cd b7       	in	r28, 0x3d	; 61
    1ac6:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    1ac8:	e6 e5       	ldi	r30, 0x56	; 86
    1aca:	f0 e0       	ldi	r31, 0x00	; 0
    1acc:	84 e8       	ldi	r24, 0x84	; 132
    1ace:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1ad0:	e6 e5       	ldi	r30, 0x56	; 86
    1ad2:	f0 e0       	ldi	r31, 0x00	; 0
    1ad4:	80 81       	ld	r24, Z
    1ad6:	88 23       	and	r24, r24
    1ad8:	dc f7       	brge	.-10     	; 0x1ad0 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    1ada:	e3 e2       	ldi	r30, 0x23	; 35
    1adc:	f0 e0       	ldi	r31, 0x00	; 0
    1ade:	80 81       	ld	r24, Z
}
    1ae0:	cf 91       	pop	r28
    1ae2:	df 91       	pop	r29
    1ae4:	08 95       	ret

00001ae6 <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    1ae6:	df 93       	push	r29
    1ae8:	cf 93       	push	r28
    1aea:	0f 92       	push	r0
    1aec:	cd b7       	in	r28, 0x3d	; 61
    1aee:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    1af0:	e1 e2       	ldi	r30, 0x21	; 33
    1af2:	f0 e0       	ldi	r31, 0x00	; 0
    1af4:	80 81       	ld	r24, Z
    1af6:	88 7f       	andi	r24, 0xF8	; 248
    1af8:	89 83       	std	Y+1, r24	; 0x01
    return status;
    1afa:	89 81       	ldd	r24, Y+1	; 0x01
}
    1afc:	0f 90       	pop	r0
    1afe:	cf 91       	pop	r28
    1b00:	df 91       	pop	r29
    1b02:	08 95       	ret

00001b04 <Timer1_inc>:

uint8 g_PW_flag = 0;	/* Password flag = 1 if password is set and saved */
volatile uint8 g_sec = 0;

void Timer1_inc(void)
{
    1b04:	df 93       	push	r29
    1b06:	cf 93       	push	r28
    1b08:	cd b7       	in	r28, 0x3d	; 61
    1b0a:	de b7       	in	r29, 0x3e	; 62
	g_sec++;
    1b0c:	80 91 79 00 	lds	r24, 0x0079
    1b10:	8f 5f       	subi	r24, 0xFF	; 255
    1b12:	80 93 79 00 	sts	0x0079, r24
}
    1b16:	cf 91       	pop	r28
    1b18:	df 91       	pop	r29
    1b1a:	08 95       	ret

00001b1c <wait>:

void wait(uint8 time)
{
    1b1c:	df 93       	push	r29
    1b1e:	cf 93       	push	r28
    1b20:	0f 92       	push	r0
    1b22:	cd b7       	in	r28, 0x3d	; 61
    1b24:	de b7       	in	r29, 0x3e	; 62
    1b26:	89 83       	std	Y+1, r24	; 0x01
	g_sec = 0;
    1b28:	10 92 79 00 	sts	0x0079, r1
	while(g_sec<time)
    1b2c:	90 91 79 00 	lds	r25, 0x0079
    1b30:	89 81       	ldd	r24, Y+1	; 0x01
    1b32:	98 17       	cp	r25, r24
    1b34:	d8 f3       	brcs	.-10     	; 0x1b2c <wait+0x10>
	{
		/* wait */
	}
}
    1b36:	0f 90       	pop	r0
    1b38:	cf 91       	pop	r28
    1b3a:	df 91       	pop	r29
    1b3c:	08 95       	ret

00001b3e <main>:


int main(void)
{
    1b3e:	df 93       	push	r29
    1b40:	cf 93       	push	r28
    1b42:	cd b7       	in	r28, 0x3d	; 61
    1b44:	de b7       	in	r29, 0x3e	; 62
    1b46:	a7 97       	sbiw	r28, 0x27	; 39
    1b48:	0f b6       	in	r0, 0x3f	; 63
    1b4a:	f8 94       	cli
    1b4c:	de bf       	out	0x3e, r29	; 62
    1b4e:	0f be       	out	0x3f, r0	; 63
    1b50:	cd bf       	out	0x3d, r28	; 61
	/********** Initialization Code **********/
	uint8 password1[PASSWORD_SIZE +1];
	uint8 password2[PASSWORD_SIZE +1];
	uint8 key=0,PW_flag2=0;
    1b52:	1a 82       	std	Y+2, r1	; 0x02
    1b54:	19 82       	std	Y+1, r1	; 0x01
	SREG |= (1<<7);	/* enable interrupts */
    1b56:	af e5       	ldi	r26, 0x5F	; 95
    1b58:	b0 e0       	ldi	r27, 0x00	; 0
    1b5a:	ef e5       	ldi	r30, 0x5F	; 95
    1b5c:	f0 e0       	ldi	r31, 0x00	; 0
    1b5e:	80 81       	ld	r24, Z
    1b60:	80 68       	ori	r24, 0x80	; 128
    1b62:	8c 93       	st	X, r24
	/********* UART ***********/
	UART_ConfigType UART_Config = {EIGHT, DISABLED, ONE_STOP_BIT,9600};
    1b64:	9e 01       	movw	r18, r28
    1b66:	21 5f       	subi	r18, 0xF1	; 241
    1b68:	3f 4f       	sbci	r19, 0xFF	; 255
    1b6a:	3f 8f       	std	Y+31, r19	; 0x1f
    1b6c:	2e 8f       	std	Y+30, r18	; 0x1e
    1b6e:	8e e6       	ldi	r24, 0x6E	; 110
    1b70:	90 e0       	ldi	r25, 0x00	; 0
    1b72:	99 a3       	std	Y+33, r25	; 0x21
    1b74:	88 a3       	std	Y+32, r24	; 0x20
    1b76:	97 e0       	ldi	r25, 0x07	; 7
    1b78:	9a a3       	std	Y+34, r25	; 0x22
    1b7a:	e8 a1       	ldd	r30, Y+32	; 0x20
    1b7c:	f9 a1       	ldd	r31, Y+33	; 0x21
    1b7e:	00 80       	ld	r0, Z
    1b80:	28 a1       	ldd	r18, Y+32	; 0x20
    1b82:	39 a1       	ldd	r19, Y+33	; 0x21
    1b84:	2f 5f       	subi	r18, 0xFF	; 255
    1b86:	3f 4f       	sbci	r19, 0xFF	; 255
    1b88:	39 a3       	std	Y+33, r19	; 0x21
    1b8a:	28 a3       	std	Y+32, r18	; 0x20
    1b8c:	ee 8d       	ldd	r30, Y+30	; 0x1e
    1b8e:	ff 8d       	ldd	r31, Y+31	; 0x1f
    1b90:	00 82       	st	Z, r0
    1b92:	2e 8d       	ldd	r18, Y+30	; 0x1e
    1b94:	3f 8d       	ldd	r19, Y+31	; 0x1f
    1b96:	2f 5f       	subi	r18, 0xFF	; 255
    1b98:	3f 4f       	sbci	r19, 0xFF	; 255
    1b9a:	3f 8f       	std	Y+31, r19	; 0x1f
    1b9c:	2e 8f       	std	Y+30, r18	; 0x1e
    1b9e:	3a a1       	ldd	r19, Y+34	; 0x22
    1ba0:	31 50       	subi	r19, 0x01	; 1
    1ba2:	3a a3       	std	Y+34, r19	; 0x22
    1ba4:	8a a1       	ldd	r24, Y+34	; 0x22
    1ba6:	88 23       	and	r24, r24
    1ba8:	41 f7       	brne	.-48     	; 0x1b7a <main+0x3c>
	UART_init(&UART_Config);
    1baa:	ce 01       	movw	r24, r28
    1bac:	0f 96       	adiw	r24, 0x0f	; 15
    1bae:	0e 94 ad 0a 	call	0x155a	; 0x155a <UART_init>
	/******** DC_Motor *******/
	DcMotor_init();
    1bb2:	0e 94 e1 0b 	call	0x17c2	; 0x17c2 <DcMotor_init>
	/******** BUZZER *********/
	Buzzer_init();
    1bb6:	0e 94 b8 0b 	call	0x1770	; 0x1770 <Buzzer_init>
	/******** Timer1 ********/
	Timer1_ConfigType Timer1_Config = {0,TIMER_COMPARE_VALUE,N256,CTC};
    1bba:	fe 01       	movw	r30, r28
    1bbc:	76 96       	adiw	r30, 0x16	; 22
    1bbe:	fc a3       	std	Y+36, r31	; 0x24
    1bc0:	eb a3       	std	Y+35, r30	; 0x23
    1bc2:	28 e6       	ldi	r18, 0x68	; 104
    1bc4:	30 e0       	ldi	r19, 0x00	; 0
    1bc6:	3e a3       	std	Y+38, r19	; 0x26
    1bc8:	2d a3       	std	Y+37, r18	; 0x25
    1bca:	36 e0       	ldi	r19, 0x06	; 6
    1bcc:	3f a3       	std	Y+39, r19	; 0x27
    1bce:	ed a1       	ldd	r30, Y+37	; 0x25
    1bd0:	fe a1       	ldd	r31, Y+38	; 0x26
    1bd2:	00 80       	ld	r0, Z
    1bd4:	2d a1       	ldd	r18, Y+37	; 0x25
    1bd6:	3e a1       	ldd	r19, Y+38	; 0x26
    1bd8:	2f 5f       	subi	r18, 0xFF	; 255
    1bda:	3f 4f       	sbci	r19, 0xFF	; 255
    1bdc:	3e a3       	std	Y+38, r19	; 0x26
    1bde:	2d a3       	std	Y+37, r18	; 0x25
    1be0:	eb a1       	ldd	r30, Y+35	; 0x23
    1be2:	fc a1       	ldd	r31, Y+36	; 0x24
    1be4:	00 82       	st	Z, r0
    1be6:	2b a1       	ldd	r18, Y+35	; 0x23
    1be8:	3c a1       	ldd	r19, Y+36	; 0x24
    1bea:	2f 5f       	subi	r18, 0xFF	; 255
    1bec:	3f 4f       	sbci	r19, 0xFF	; 255
    1bee:	3c a3       	std	Y+36, r19	; 0x24
    1bf0:	2b a3       	std	Y+35, r18	; 0x23
    1bf2:	3f a1       	ldd	r19, Y+39	; 0x27
    1bf4:	31 50       	subi	r19, 0x01	; 1
    1bf6:	3f a3       	std	Y+39, r19	; 0x27
    1bf8:	8f a1       	ldd	r24, Y+39	; 0x27
    1bfa:	88 23       	and	r24, r24
    1bfc:	41 f7       	brne	.-48     	; 0x1bce <main+0x90>
	Timer1_init(&Timer1_Config);
    1bfe:	ce 01       	movw	r24, r28
    1c00:	46 96       	adiw	r24, 0x16	; 22
    1c02:	0e 94 2a 0a 	call	0x1454	; 0x1454 <Timer1_init>
	Timer1_setCallBack(Timer1_inc);
    1c06:	82 e8       	ldi	r24, 0x82	; 130
    1c08:	9d e0       	ldi	r25, 0x0D	; 13
    1c0a:	0e 94 8d 0a 	call	0x151a	; 0x151a <Timer1_setCallBack>
	while(1)
	{
		/********** Application Code **********/
		if (g_PW_flag == 0)	/* if password is not set */
    1c0e:	80 91 78 00 	lds	r24, 0x0078
    1c12:	88 23       	and	r24, r24
    1c14:	d9 f4       	brne	.+54     	; 0x1c4c <main+0x10e>
		{
			input_password(password1);	/* input password form user */
    1c16:	ce 01       	movw	r24, r28
    1c18:	03 96       	adiw	r24, 0x03	; 3
    1c1a:	0e 94 80 10 	call	0x2100	; 0x2100 <input_password>
			input_password(password2);	/* input password again */
    1c1e:	ce 01       	movw	r24, r28
    1c20:	09 96       	adiw	r24, 0x09	; 9
    1c22:	0e 94 80 10 	call	0x2100	; 0x2100 <input_password>
			g_PW_flag = check_pw(password1, password2);	/* compares passwords */
    1c26:	ce 01       	movw	r24, r28
    1c28:	03 96       	adiw	r24, 0x03	; 3
    1c2a:	9e 01       	movw	r18, r28
    1c2c:	27 5f       	subi	r18, 0xF7	; 247
    1c2e:	3f 4f       	sbci	r19, 0xFF	; 255
    1c30:	b9 01       	movw	r22, r18
    1c32:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <check_pw>
    1c36:	80 93 78 00 	sts	0x0078, r24
			if (g_PW_flag)	/* if matched */
    1c3a:	80 91 78 00 	lds	r24, 0x0078
    1c3e:	88 23       	and	r24, r24
    1c40:	31 f3       	breq	.-52     	; 0x1c0e <main+0xd0>
			{
				Save_Password(password1);	/* save password into EEPROM*/
    1c42:	ce 01       	movw	r24, r28
    1c44:	03 96       	adiw	r24, 0x03	; 3
    1c46:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <Save_Password>
    1c4a:	e1 cf       	rjmp	.-62     	; 0x1c0e <main+0xd0>
			}
		}
		else if (g_PW_flag)	/* Password is set */
    1c4c:	80 91 78 00 	lds	r24, 0x0078
    1c50:	88 23       	and	r24, r24
    1c52:	e9 f2       	breq	.-70     	; 0x1c0e <main+0xd0>
		{
			key = UART_recieveByte();
    1c54:	0e 94 3d 0b 	call	0x167a	; 0x167a <UART_recieveByte>
    1c58:	8a 83       	std	Y+2, r24	; 0x02
			switch (key)
    1c5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c5c:	e8 2f       	mov	r30, r24
    1c5e:	f0 e0       	ldi	r31, 0x00	; 0
    1c60:	fd 8f       	std	Y+29, r31	; 0x1d
    1c62:	ec 8f       	std	Y+28, r30	; 0x1c
    1c64:	2c 8d       	ldd	r18, Y+28	; 0x1c
    1c66:	3d 8d       	ldd	r19, Y+29	; 0x1d
    1c68:	2b 32       	cpi	r18, 0x2B	; 43
    1c6a:	31 05       	cpc	r19, r1
    1c6c:	31 f0       	breq	.+12     	; 0x1c7a <main+0x13c>
    1c6e:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1c70:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1c72:	8d 32       	cpi	r24, 0x2D	; 45
    1c74:	91 05       	cpc	r25, r1
    1c76:	49 f1       	breq	.+82     	; 0x1cca <main+0x18c>
    1c78:	ca cf       	rjmp	.-108    	; 0x1c0e <main+0xd0>
			{
				case '+':	/* +: open the door */
					PW_flag2 = 0;
    1c7a:	19 82       	std	Y+1, r1	; 0x01
					input_password(password1);	/* input pass from user	*/
    1c7c:	ce 01       	movw	r24, r28
    1c7e:	03 96       	adiw	r24, 0x03	; 3
    1c80:	0e 94 80 10 	call	0x2100	; 0x2100 <input_password>
					Read_Password(password2);	/* read pass from eeprom */
    1c84:	ce 01       	movw	r24, r28
    1c86:	09 96       	adiw	r24, 0x09	; 9
    1c88:	0e 94 93 0f 	call	0x1f26	; 0x1f26 <Read_Password>
					PW_flag2 = check_pw(password1, password2);	/* compare */
    1c8c:	ce 01       	movw	r24, r28
    1c8e:	03 96       	adiw	r24, 0x03	; 3
    1c90:	9e 01       	movw	r18, r28
    1c92:	27 5f       	subi	r18, 0xF7	; 247
    1c94:	3f 4f       	sbci	r19, 0xFF	; 255
    1c96:	b9 01       	movw	r22, r18
    1c98:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <check_pw>
    1c9c:	89 83       	std	Y+1, r24	; 0x01
					UART_sendByte(PW_flag2);	/* return result to HMI */
    1c9e:	89 81       	ldd	r24, Y+1	; 0x01
    1ca0:	0e 94 26 0b 	call	0x164c	; 0x164c <UART_sendByte>
					if (PW_flag2)	/* if matched */
    1ca4:	89 81       	ldd	r24, Y+1	; 0x01
    1ca6:	88 23       	and	r24, r24
    1ca8:	19 f0       	breq	.+6      	; 0x1cb0 <main+0x172>
					{
						open_Door();
    1caa:	0e 94 78 11 	call	0x22f0	; 0x22f0 <open_Door>
    1cae:	af cf       	rjmp	.-162    	; 0x1c0e <main+0xd0>
					}
					else if(UART_recieveByte()==MAX_WRONG_ENTRIES)	/* if wrong 3 times */
    1cb0:	0e 94 3d 0b 	call	0x167a	; 0x167a <UART_recieveByte>
    1cb4:	83 30       	cpi	r24, 0x03	; 3
    1cb6:	09 f0       	breq	.+2      	; 0x1cba <main+0x17c>
    1cb8:	aa cf       	rjmp	.-172    	; 0x1c0e <main+0xd0>
					{
						/* ALERT */
						Buzzer_on();
    1cba:	0e 94 c9 0b 	call	0x1792	; 0x1792 <Buzzer_on>
						wait(60);
    1cbe:	8c e3       	ldi	r24, 0x3C	; 60
    1cc0:	0e 94 8e 0d 	call	0x1b1c	; 0x1b1c <wait>
						Buzzer_off();
    1cc4:	0e 94 d5 0b 	call	0x17aa	; 0x17aa <Buzzer_off>
    1cc8:	a2 cf       	rjmp	.-188    	; 0x1c0e <main+0xd0>
					}
					break;

				case '-':	/* -: change password */
					g_PW_flag = 0;	/* password is no longer set */
    1cca:	10 92 78 00 	sts	0x0078, r1
    1cce:	9f cf       	rjmp	.-194    	; 0x1c0e <main+0xd0>

00001cd0 <check_pw>:
    return 0;
}


uint8 check_pw(uint8* p1, uint8* p2)
{
    1cd0:	df 93       	push	r29
    1cd2:	cf 93       	push	r28
    1cd4:	00 d0       	rcall	.+0      	; 0x1cd6 <check_pw+0x6>
    1cd6:	00 d0       	rcall	.+0      	; 0x1cd8 <check_pw+0x8>
    1cd8:	00 d0       	rcall	.+0      	; 0x1cda <check_pw+0xa>
    1cda:	cd b7       	in	r28, 0x3d	; 61
    1cdc:	de b7       	in	r29, 0x3e	; 62
    1cde:	9b 83       	std	Y+3, r25	; 0x03
    1ce0:	8a 83       	std	Y+2, r24	; 0x02
    1ce2:	7d 83       	std	Y+5, r23	; 0x05
    1ce4:	6c 83       	std	Y+4, r22	; 0x04
	uint8 i = 0;
    1ce6:	19 82       	std	Y+1, r1	; 0x01
	for (i = 0; i < PASSWORD_SIZE; i++)
    1ce8:	19 82       	std	Y+1, r1	; 0x01
    1cea:	1c c0       	rjmp	.+56     	; 0x1d24 <check_pw+0x54>
	{
		if (p1[i] != p2[i])
    1cec:	89 81       	ldd	r24, Y+1	; 0x01
    1cee:	28 2f       	mov	r18, r24
    1cf0:	30 e0       	ldi	r19, 0x00	; 0
    1cf2:	8a 81       	ldd	r24, Y+2	; 0x02
    1cf4:	9b 81       	ldd	r25, Y+3	; 0x03
    1cf6:	fc 01       	movw	r30, r24
    1cf8:	e2 0f       	add	r30, r18
    1cfa:	f3 1f       	adc	r31, r19
    1cfc:	40 81       	ld	r20, Z
    1cfe:	89 81       	ldd	r24, Y+1	; 0x01
    1d00:	28 2f       	mov	r18, r24
    1d02:	30 e0       	ldi	r19, 0x00	; 0
    1d04:	8c 81       	ldd	r24, Y+4	; 0x04
    1d06:	9d 81       	ldd	r25, Y+5	; 0x05
    1d08:	fc 01       	movw	r30, r24
    1d0a:	e2 0f       	add	r30, r18
    1d0c:	f3 1f       	adc	r31, r19
    1d0e:	80 81       	ld	r24, Z
    1d10:	48 17       	cp	r20, r24
    1d12:	29 f0       	breq	.+10     	; 0x1d1e <check_pw+0x4e>
		{
			UART_sendByte(FALSE);
    1d14:	80 e0       	ldi	r24, 0x00	; 0
    1d16:	0e 94 26 0b 	call	0x164c	; 0x164c <UART_sendByte>
			return 0;
    1d1a:	1e 82       	std	Y+6, r1	; 0x06
    1d1c:	0b c0       	rjmp	.+22     	; 0x1d34 <check_pw+0x64>


uint8 check_pw(uint8* p1, uint8* p2)
{
	uint8 i = 0;
	for (i = 0; i < PASSWORD_SIZE; i++)
    1d1e:	89 81       	ldd	r24, Y+1	; 0x01
    1d20:	8f 5f       	subi	r24, 0xFF	; 255
    1d22:	89 83       	std	Y+1, r24	; 0x01
    1d24:	89 81       	ldd	r24, Y+1	; 0x01
    1d26:	85 30       	cpi	r24, 0x05	; 5
    1d28:	08 f3       	brcs	.-62     	; 0x1cec <check_pw+0x1c>
		{
			UART_sendByte(FALSE);
			return 0;
		}
	}
	UART_sendByte(TRUE);
    1d2a:	81 e0       	ldi	r24, 0x01	; 1
    1d2c:	0e 94 26 0b 	call	0x164c	; 0x164c <UART_sendByte>
	return 1;
    1d30:	81 e0       	ldi	r24, 0x01	; 1
    1d32:	8e 83       	std	Y+6, r24	; 0x06
    1d34:	8e 81       	ldd	r24, Y+6	; 0x06
}
    1d36:	26 96       	adiw	r28, 0x06	; 6
    1d38:	0f b6       	in	r0, 0x3f	; 63
    1d3a:	f8 94       	cli
    1d3c:	de bf       	out	0x3e, r29	; 62
    1d3e:	0f be       	out	0x3f, r0	; 63
    1d40:	cd bf       	out	0x3d, r28	; 61
    1d42:	cf 91       	pop	r28
    1d44:	df 91       	pop	r29
    1d46:	08 95       	ret

00001d48 <Save_Password>:

void Save_Password(const uint8* password)
{
    1d48:	df 93       	push	r29
    1d4a:	cf 93       	push	r28
    1d4c:	cd b7       	in	r28, 0x3d	; 61
    1d4e:	de b7       	in	r29, 0x3e	; 62
    1d50:	6b 97       	sbiw	r28, 0x1b	; 27
    1d52:	0f b6       	in	r0, 0x3f	; 63
    1d54:	f8 94       	cli
    1d56:	de bf       	out	0x3e, r29	; 62
    1d58:	0f be       	out	0x3f, r0	; 63
    1d5a:	cd bf       	out	0x3d, r28	; 61
    1d5c:	9b 8f       	std	Y+27, r25	; 0x1b
    1d5e:	8a 8f       	std	Y+26, r24	; 0x1a
	uint8 i;
	for (i = 0; i < PASSWORD_SIZE; i++)
    1d60:	19 8e       	std	Y+25, r1	; 0x19
    1d62:	d4 c0       	rjmp	.+424    	; 0x1f0c <Save_Password+0x1c4>
	{
		EEPROM_writeByte(START_ADDRESS+i, password[i]); /* Write the value in the external EEPROM */
    1d64:	89 8d       	ldd	r24, Y+25	; 0x19
    1d66:	88 2f       	mov	r24, r24
    1d68:	90 e0       	ldi	r25, 0x00	; 0
    1d6a:	8f 5e       	subi	r24, 0xEF	; 239
    1d6c:	9c 4f       	sbci	r25, 0xFC	; 252
    1d6e:	ac 01       	movw	r20, r24
    1d70:	89 8d       	ldd	r24, Y+25	; 0x19
    1d72:	28 2f       	mov	r18, r24
    1d74:	30 e0       	ldi	r19, 0x00	; 0
    1d76:	8a 8d       	ldd	r24, Y+26	; 0x1a
    1d78:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1d7a:	fc 01       	movw	r30, r24
    1d7c:	e2 0f       	add	r30, r18
    1d7e:	f3 1f       	adc	r31, r19
    1d80:	20 81       	ld	r18, Z
    1d82:	ca 01       	movw	r24, r20
    1d84:	62 2f       	mov	r22, r18
    1d86:	0e 94 46 0c 	call	0x188c	; 0x188c <EEPROM_writeByte>
    1d8a:	80 e0       	ldi	r24, 0x00	; 0
    1d8c:	90 e0       	ldi	r25, 0x00	; 0
    1d8e:	a0 e2       	ldi	r26, 0x20	; 32
    1d90:	b1 e4       	ldi	r27, 0x41	; 65
    1d92:	8d 8b       	std	Y+21, r24	; 0x15
    1d94:	9e 8b       	std	Y+22, r25	; 0x16
    1d96:	af 8b       	std	Y+23, r26	; 0x17
    1d98:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1d9a:	6d 89       	ldd	r22, Y+21	; 0x15
    1d9c:	7e 89       	ldd	r23, Y+22	; 0x16
    1d9e:	8f 89       	ldd	r24, Y+23	; 0x17
    1da0:	98 8d       	ldd	r25, Y+24	; 0x18
    1da2:	2b ea       	ldi	r18, 0xAB	; 171
    1da4:	3a ea       	ldi	r19, 0xAA	; 170
    1da6:	4a e2       	ldi	r20, 0x2A	; 42
    1da8:	50 e4       	ldi	r21, 0x40	; 64
    1daa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dae:	dc 01       	movw	r26, r24
    1db0:	cb 01       	movw	r24, r22
    1db2:	89 8b       	std	Y+17, r24	; 0x11
    1db4:	9a 8b       	std	Y+18, r25	; 0x12
    1db6:	ab 8b       	std	Y+19, r26	; 0x13
    1db8:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1dba:	69 89       	ldd	r22, Y+17	; 0x11
    1dbc:	7a 89       	ldd	r23, Y+18	; 0x12
    1dbe:	8b 89       	ldd	r24, Y+19	; 0x13
    1dc0:	9c 89       	ldd	r25, Y+20	; 0x14
    1dc2:	20 e0       	ldi	r18, 0x00	; 0
    1dc4:	30 e0       	ldi	r19, 0x00	; 0
    1dc6:	40 e8       	ldi	r20, 0x80	; 128
    1dc8:	5f e3       	ldi	r21, 0x3F	; 63
    1dca:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1dce:	88 23       	and	r24, r24
    1dd0:	1c f4       	brge	.+6      	; 0x1dd8 <Save_Password+0x90>
		__ticks = 1;
    1dd2:	81 e0       	ldi	r24, 0x01	; 1
    1dd4:	88 8b       	std	Y+16, r24	; 0x10
    1dd6:	91 c0       	rjmp	.+290    	; 0x1efa <Save_Password+0x1b2>
	else if (__tmp > 255)
    1dd8:	69 89       	ldd	r22, Y+17	; 0x11
    1dda:	7a 89       	ldd	r23, Y+18	; 0x12
    1ddc:	8b 89       	ldd	r24, Y+19	; 0x13
    1dde:	9c 89       	ldd	r25, Y+20	; 0x14
    1de0:	20 e0       	ldi	r18, 0x00	; 0
    1de2:	30 e0       	ldi	r19, 0x00	; 0
    1de4:	4f e7       	ldi	r20, 0x7F	; 127
    1de6:	53 e4       	ldi	r21, 0x43	; 67
    1de8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1dec:	18 16       	cp	r1, r24
    1dee:	0c f0       	brlt	.+2      	; 0x1df2 <Save_Password+0xaa>
    1df0:	7b c0       	rjmp	.+246    	; 0x1ee8 <Save_Password+0x1a0>
	{
		_delay_ms(__us / 1000.0);
    1df2:	6d 89       	ldd	r22, Y+21	; 0x15
    1df4:	7e 89       	ldd	r23, Y+22	; 0x16
    1df6:	8f 89       	ldd	r24, Y+23	; 0x17
    1df8:	98 8d       	ldd	r25, Y+24	; 0x18
    1dfa:	20 e0       	ldi	r18, 0x00	; 0
    1dfc:	30 e0       	ldi	r19, 0x00	; 0
    1dfe:	4a e7       	ldi	r20, 0x7A	; 122
    1e00:	54 e4       	ldi	r21, 0x44	; 68
    1e02:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1e06:	dc 01       	movw	r26, r24
    1e08:	cb 01       	movw	r24, r22
    1e0a:	8c 87       	std	Y+12, r24	; 0x0c
    1e0c:	9d 87       	std	Y+13, r25	; 0x0d
    1e0e:	ae 87       	std	Y+14, r26	; 0x0e
    1e10:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e12:	6c 85       	ldd	r22, Y+12	; 0x0c
    1e14:	7d 85       	ldd	r23, Y+13	; 0x0d
    1e16:	8e 85       	ldd	r24, Y+14	; 0x0e
    1e18:	9f 85       	ldd	r25, Y+15	; 0x0f
    1e1a:	20 e0       	ldi	r18, 0x00	; 0
    1e1c:	30 e0       	ldi	r19, 0x00	; 0
    1e1e:	4a ef       	ldi	r20, 0xFA	; 250
    1e20:	54 e4       	ldi	r21, 0x44	; 68
    1e22:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e26:	dc 01       	movw	r26, r24
    1e28:	cb 01       	movw	r24, r22
    1e2a:	88 87       	std	Y+8, r24	; 0x08
    1e2c:	99 87       	std	Y+9, r25	; 0x09
    1e2e:	aa 87       	std	Y+10, r26	; 0x0a
    1e30:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    1e32:	68 85       	ldd	r22, Y+8	; 0x08
    1e34:	79 85       	ldd	r23, Y+9	; 0x09
    1e36:	8a 85       	ldd	r24, Y+10	; 0x0a
    1e38:	9b 85       	ldd	r25, Y+11	; 0x0b
    1e3a:	20 e0       	ldi	r18, 0x00	; 0
    1e3c:	30 e0       	ldi	r19, 0x00	; 0
    1e3e:	40 e8       	ldi	r20, 0x80	; 128
    1e40:	5f e3       	ldi	r21, 0x3F	; 63
    1e42:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1e46:	88 23       	and	r24, r24
    1e48:	2c f4       	brge	.+10     	; 0x1e54 <Save_Password+0x10c>
		__ticks = 1;
    1e4a:	81 e0       	ldi	r24, 0x01	; 1
    1e4c:	90 e0       	ldi	r25, 0x00	; 0
    1e4e:	9f 83       	std	Y+7, r25	; 0x07
    1e50:	8e 83       	std	Y+6, r24	; 0x06
    1e52:	3f c0       	rjmp	.+126    	; 0x1ed2 <Save_Password+0x18a>
	else if (__tmp > 65535)
    1e54:	68 85       	ldd	r22, Y+8	; 0x08
    1e56:	79 85       	ldd	r23, Y+9	; 0x09
    1e58:	8a 85       	ldd	r24, Y+10	; 0x0a
    1e5a:	9b 85       	ldd	r25, Y+11	; 0x0b
    1e5c:	20 e0       	ldi	r18, 0x00	; 0
    1e5e:	3f ef       	ldi	r19, 0xFF	; 255
    1e60:	4f e7       	ldi	r20, 0x7F	; 127
    1e62:	57 e4       	ldi	r21, 0x47	; 71
    1e64:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1e68:	18 16       	cp	r1, r24
    1e6a:	4c f5       	brge	.+82     	; 0x1ebe <Save_Password+0x176>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e6c:	6c 85       	ldd	r22, Y+12	; 0x0c
    1e6e:	7d 85       	ldd	r23, Y+13	; 0x0d
    1e70:	8e 85       	ldd	r24, Y+14	; 0x0e
    1e72:	9f 85       	ldd	r25, Y+15	; 0x0f
    1e74:	20 e0       	ldi	r18, 0x00	; 0
    1e76:	30 e0       	ldi	r19, 0x00	; 0
    1e78:	40 e2       	ldi	r20, 0x20	; 32
    1e7a:	51 e4       	ldi	r21, 0x41	; 65
    1e7c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e80:	dc 01       	movw	r26, r24
    1e82:	cb 01       	movw	r24, r22
    1e84:	bc 01       	movw	r22, r24
    1e86:	cd 01       	movw	r24, r26
    1e88:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e8c:	dc 01       	movw	r26, r24
    1e8e:	cb 01       	movw	r24, r22
    1e90:	9f 83       	std	Y+7, r25	; 0x07
    1e92:	8e 83       	std	Y+6, r24	; 0x06
    1e94:	0f c0       	rjmp	.+30     	; 0x1eb4 <Save_Password+0x16c>
    1e96:	88 ec       	ldi	r24, 0xC8	; 200
    1e98:	90 e0       	ldi	r25, 0x00	; 0
    1e9a:	9d 83       	std	Y+5, r25	; 0x05
    1e9c:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1e9e:	8c 81       	ldd	r24, Y+4	; 0x04
    1ea0:	9d 81       	ldd	r25, Y+5	; 0x05
    1ea2:	01 97       	sbiw	r24, 0x01	; 1
    1ea4:	f1 f7       	brne	.-4      	; 0x1ea2 <Save_Password+0x15a>
    1ea6:	9d 83       	std	Y+5, r25	; 0x05
    1ea8:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1eaa:	8e 81       	ldd	r24, Y+6	; 0x06
    1eac:	9f 81       	ldd	r25, Y+7	; 0x07
    1eae:	01 97       	sbiw	r24, 0x01	; 1
    1eb0:	9f 83       	std	Y+7, r25	; 0x07
    1eb2:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1eb4:	8e 81       	ldd	r24, Y+6	; 0x06
    1eb6:	9f 81       	ldd	r25, Y+7	; 0x07
    1eb8:	00 97       	sbiw	r24, 0x00	; 0
    1eba:	69 f7       	brne	.-38     	; 0x1e96 <Save_Password+0x14e>
    1ebc:	24 c0       	rjmp	.+72     	; 0x1f06 <Save_Password+0x1be>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ebe:	68 85       	ldd	r22, Y+8	; 0x08
    1ec0:	79 85       	ldd	r23, Y+9	; 0x09
    1ec2:	8a 85       	ldd	r24, Y+10	; 0x0a
    1ec4:	9b 85       	ldd	r25, Y+11	; 0x0b
    1ec6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1eca:	dc 01       	movw	r26, r24
    1ecc:	cb 01       	movw	r24, r22
    1ece:	9f 83       	std	Y+7, r25	; 0x07
    1ed0:	8e 83       	std	Y+6, r24	; 0x06
    1ed2:	8e 81       	ldd	r24, Y+6	; 0x06
    1ed4:	9f 81       	ldd	r25, Y+7	; 0x07
    1ed6:	9b 83       	std	Y+3, r25	; 0x03
    1ed8:	8a 83       	std	Y+2, r24	; 0x02
    1eda:	8a 81       	ldd	r24, Y+2	; 0x02
    1edc:	9b 81       	ldd	r25, Y+3	; 0x03
    1ede:	01 97       	sbiw	r24, 0x01	; 1
    1ee0:	f1 f7       	brne	.-4      	; 0x1ede <Save_Password+0x196>
    1ee2:	9b 83       	std	Y+3, r25	; 0x03
    1ee4:	8a 83       	std	Y+2, r24	; 0x02
    1ee6:	0f c0       	rjmp	.+30     	; 0x1f06 <Save_Password+0x1be>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1ee8:	69 89       	ldd	r22, Y+17	; 0x11
    1eea:	7a 89       	ldd	r23, Y+18	; 0x12
    1eec:	8b 89       	ldd	r24, Y+19	; 0x13
    1eee:	9c 89       	ldd	r25, Y+20	; 0x14
    1ef0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ef4:	dc 01       	movw	r26, r24
    1ef6:	cb 01       	movw	r24, r22
    1ef8:	88 8b       	std	Y+16, r24	; 0x10
    1efa:	88 89       	ldd	r24, Y+16	; 0x10
    1efc:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1efe:	89 81       	ldd	r24, Y+1	; 0x01
    1f00:	8a 95       	dec	r24
    1f02:	f1 f7       	brne	.-4      	; 0x1f00 <Save_Password+0x1b8>
    1f04:	89 83       	std	Y+1, r24	; 0x01
}

void Save_Password(const uint8* password)
{
	uint8 i;
	for (i = 0; i < PASSWORD_SIZE; i++)
    1f06:	89 8d       	ldd	r24, Y+25	; 0x19
    1f08:	8f 5f       	subi	r24, 0xFF	; 255
    1f0a:	89 8f       	std	Y+25, r24	; 0x19
    1f0c:	89 8d       	ldd	r24, Y+25	; 0x19
    1f0e:	85 30       	cpi	r24, 0x05	; 5
    1f10:	08 f4       	brcc	.+2      	; 0x1f14 <Save_Password+0x1cc>
    1f12:	28 cf       	rjmp	.-432    	; 0x1d64 <Save_Password+0x1c>
	{
		EEPROM_writeByte(START_ADDRESS+i, password[i]); /* Write the value in the external EEPROM */
		_delay_us(10);
	}
}
    1f14:	6b 96       	adiw	r28, 0x1b	; 27
    1f16:	0f b6       	in	r0, 0x3f	; 63
    1f18:	f8 94       	cli
    1f1a:	de bf       	out	0x3e, r29	; 62
    1f1c:	0f be       	out	0x3f, r0	; 63
    1f1e:	cd bf       	out	0x3d, r28	; 61
    1f20:	cf 91       	pop	r28
    1f22:	df 91       	pop	r29
    1f24:	08 95       	ret

00001f26 <Read_Password>:

void Read_Password(uint8* password)
{
    1f26:	df 93       	push	r29
    1f28:	cf 93       	push	r28
    1f2a:	cd b7       	in	r28, 0x3d	; 61
    1f2c:	de b7       	in	r29, 0x3e	; 62
    1f2e:	6b 97       	sbiw	r28, 0x1b	; 27
    1f30:	0f b6       	in	r0, 0x3f	; 63
    1f32:	f8 94       	cli
    1f34:	de bf       	out	0x3e, r29	; 62
    1f36:	0f be       	out	0x3f, r0	; 63
    1f38:	cd bf       	out	0x3d, r28	; 61
    1f3a:	9b 8f       	std	Y+27, r25	; 0x1b
    1f3c:	8a 8f       	std	Y+26, r24	; 0x1a
	uint8 i;
	for (i = 0; i < PASSWORD_SIZE; i++)
    1f3e:	19 8e       	std	Y+25, r1	; 0x19
    1f40:	d2 c0       	rjmp	.+420    	; 0x20e6 <Read_Password+0x1c0>
	{
		EEPROM_readByte(START_ADDRESS+i, &password[i]); /* Write the value in the external EEPROM */
    1f42:	89 8d       	ldd	r24, Y+25	; 0x19
    1f44:	88 2f       	mov	r24, r24
    1f46:	90 e0       	ldi	r25, 0x00	; 0
    1f48:	8f 5e       	subi	r24, 0xEF	; 239
    1f4a:	9c 4f       	sbci	r25, 0xFC	; 252
    1f4c:	ac 01       	movw	r20, r24
    1f4e:	89 8d       	ldd	r24, Y+25	; 0x19
    1f50:	28 2f       	mov	r18, r24
    1f52:	30 e0       	ldi	r19, 0x00	; 0
    1f54:	8a 8d       	ldd	r24, Y+26	; 0x1a
    1f56:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1f58:	28 0f       	add	r18, r24
    1f5a:	39 1f       	adc	r19, r25
    1f5c:	ca 01       	movw	r24, r20
    1f5e:	b9 01       	movw	r22, r18
    1f60:	0e 94 87 0c 	call	0x190e	; 0x190e <EEPROM_readByte>
    1f64:	80 e0       	ldi	r24, 0x00	; 0
    1f66:	90 e0       	ldi	r25, 0x00	; 0
    1f68:	a0 e2       	ldi	r26, 0x20	; 32
    1f6a:	b1 e4       	ldi	r27, 0x41	; 65
    1f6c:	8d 8b       	std	Y+21, r24	; 0x15
    1f6e:	9e 8b       	std	Y+22, r25	; 0x16
    1f70:	af 8b       	std	Y+23, r26	; 0x17
    1f72:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1f74:	6d 89       	ldd	r22, Y+21	; 0x15
    1f76:	7e 89       	ldd	r23, Y+22	; 0x16
    1f78:	8f 89       	ldd	r24, Y+23	; 0x17
    1f7a:	98 8d       	ldd	r25, Y+24	; 0x18
    1f7c:	2b ea       	ldi	r18, 0xAB	; 171
    1f7e:	3a ea       	ldi	r19, 0xAA	; 170
    1f80:	4a e2       	ldi	r20, 0x2A	; 42
    1f82:	50 e4       	ldi	r21, 0x40	; 64
    1f84:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f88:	dc 01       	movw	r26, r24
    1f8a:	cb 01       	movw	r24, r22
    1f8c:	89 8b       	std	Y+17, r24	; 0x11
    1f8e:	9a 8b       	std	Y+18, r25	; 0x12
    1f90:	ab 8b       	std	Y+19, r26	; 0x13
    1f92:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1f94:	69 89       	ldd	r22, Y+17	; 0x11
    1f96:	7a 89       	ldd	r23, Y+18	; 0x12
    1f98:	8b 89       	ldd	r24, Y+19	; 0x13
    1f9a:	9c 89       	ldd	r25, Y+20	; 0x14
    1f9c:	20 e0       	ldi	r18, 0x00	; 0
    1f9e:	30 e0       	ldi	r19, 0x00	; 0
    1fa0:	40 e8       	ldi	r20, 0x80	; 128
    1fa2:	5f e3       	ldi	r21, 0x3F	; 63
    1fa4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1fa8:	88 23       	and	r24, r24
    1faa:	1c f4       	brge	.+6      	; 0x1fb2 <Read_Password+0x8c>
		__ticks = 1;
    1fac:	81 e0       	ldi	r24, 0x01	; 1
    1fae:	88 8b       	std	Y+16, r24	; 0x10
    1fb0:	91 c0       	rjmp	.+290    	; 0x20d4 <Read_Password+0x1ae>
	else if (__tmp > 255)
    1fb2:	69 89       	ldd	r22, Y+17	; 0x11
    1fb4:	7a 89       	ldd	r23, Y+18	; 0x12
    1fb6:	8b 89       	ldd	r24, Y+19	; 0x13
    1fb8:	9c 89       	ldd	r25, Y+20	; 0x14
    1fba:	20 e0       	ldi	r18, 0x00	; 0
    1fbc:	30 e0       	ldi	r19, 0x00	; 0
    1fbe:	4f e7       	ldi	r20, 0x7F	; 127
    1fc0:	53 e4       	ldi	r21, 0x43	; 67
    1fc2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1fc6:	18 16       	cp	r1, r24
    1fc8:	0c f0       	brlt	.+2      	; 0x1fcc <Read_Password+0xa6>
    1fca:	7b c0       	rjmp	.+246    	; 0x20c2 <Read_Password+0x19c>
	{
		_delay_ms(__us / 1000.0);
    1fcc:	6d 89       	ldd	r22, Y+21	; 0x15
    1fce:	7e 89       	ldd	r23, Y+22	; 0x16
    1fd0:	8f 89       	ldd	r24, Y+23	; 0x17
    1fd2:	98 8d       	ldd	r25, Y+24	; 0x18
    1fd4:	20 e0       	ldi	r18, 0x00	; 0
    1fd6:	30 e0       	ldi	r19, 0x00	; 0
    1fd8:	4a e7       	ldi	r20, 0x7A	; 122
    1fda:	54 e4       	ldi	r21, 0x44	; 68
    1fdc:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1fe0:	dc 01       	movw	r26, r24
    1fe2:	cb 01       	movw	r24, r22
    1fe4:	8c 87       	std	Y+12, r24	; 0x0c
    1fe6:	9d 87       	std	Y+13, r25	; 0x0d
    1fe8:	ae 87       	std	Y+14, r26	; 0x0e
    1fea:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1fec:	6c 85       	ldd	r22, Y+12	; 0x0c
    1fee:	7d 85       	ldd	r23, Y+13	; 0x0d
    1ff0:	8e 85       	ldd	r24, Y+14	; 0x0e
    1ff2:	9f 85       	ldd	r25, Y+15	; 0x0f
    1ff4:	20 e0       	ldi	r18, 0x00	; 0
    1ff6:	30 e0       	ldi	r19, 0x00	; 0
    1ff8:	4a ef       	ldi	r20, 0xFA	; 250
    1ffa:	54 e4       	ldi	r21, 0x44	; 68
    1ffc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2000:	dc 01       	movw	r26, r24
    2002:	cb 01       	movw	r24, r22
    2004:	88 87       	std	Y+8, r24	; 0x08
    2006:	99 87       	std	Y+9, r25	; 0x09
    2008:	aa 87       	std	Y+10, r26	; 0x0a
    200a:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    200c:	68 85       	ldd	r22, Y+8	; 0x08
    200e:	79 85       	ldd	r23, Y+9	; 0x09
    2010:	8a 85       	ldd	r24, Y+10	; 0x0a
    2012:	9b 85       	ldd	r25, Y+11	; 0x0b
    2014:	20 e0       	ldi	r18, 0x00	; 0
    2016:	30 e0       	ldi	r19, 0x00	; 0
    2018:	40 e8       	ldi	r20, 0x80	; 128
    201a:	5f e3       	ldi	r21, 0x3F	; 63
    201c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2020:	88 23       	and	r24, r24
    2022:	2c f4       	brge	.+10     	; 0x202e <Read_Password+0x108>
		__ticks = 1;
    2024:	81 e0       	ldi	r24, 0x01	; 1
    2026:	90 e0       	ldi	r25, 0x00	; 0
    2028:	9f 83       	std	Y+7, r25	; 0x07
    202a:	8e 83       	std	Y+6, r24	; 0x06
    202c:	3f c0       	rjmp	.+126    	; 0x20ac <Read_Password+0x186>
	else if (__tmp > 65535)
    202e:	68 85       	ldd	r22, Y+8	; 0x08
    2030:	79 85       	ldd	r23, Y+9	; 0x09
    2032:	8a 85       	ldd	r24, Y+10	; 0x0a
    2034:	9b 85       	ldd	r25, Y+11	; 0x0b
    2036:	20 e0       	ldi	r18, 0x00	; 0
    2038:	3f ef       	ldi	r19, 0xFF	; 255
    203a:	4f e7       	ldi	r20, 0x7F	; 127
    203c:	57 e4       	ldi	r21, 0x47	; 71
    203e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2042:	18 16       	cp	r1, r24
    2044:	4c f5       	brge	.+82     	; 0x2098 <Read_Password+0x172>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2046:	6c 85       	ldd	r22, Y+12	; 0x0c
    2048:	7d 85       	ldd	r23, Y+13	; 0x0d
    204a:	8e 85       	ldd	r24, Y+14	; 0x0e
    204c:	9f 85       	ldd	r25, Y+15	; 0x0f
    204e:	20 e0       	ldi	r18, 0x00	; 0
    2050:	30 e0       	ldi	r19, 0x00	; 0
    2052:	40 e2       	ldi	r20, 0x20	; 32
    2054:	51 e4       	ldi	r21, 0x41	; 65
    2056:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    205a:	dc 01       	movw	r26, r24
    205c:	cb 01       	movw	r24, r22
    205e:	bc 01       	movw	r22, r24
    2060:	cd 01       	movw	r24, r26
    2062:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2066:	dc 01       	movw	r26, r24
    2068:	cb 01       	movw	r24, r22
    206a:	9f 83       	std	Y+7, r25	; 0x07
    206c:	8e 83       	std	Y+6, r24	; 0x06
    206e:	0f c0       	rjmp	.+30     	; 0x208e <Read_Password+0x168>
    2070:	88 ec       	ldi	r24, 0xC8	; 200
    2072:	90 e0       	ldi	r25, 0x00	; 0
    2074:	9d 83       	std	Y+5, r25	; 0x05
    2076:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2078:	8c 81       	ldd	r24, Y+4	; 0x04
    207a:	9d 81       	ldd	r25, Y+5	; 0x05
    207c:	01 97       	sbiw	r24, 0x01	; 1
    207e:	f1 f7       	brne	.-4      	; 0x207c <Read_Password+0x156>
    2080:	9d 83       	std	Y+5, r25	; 0x05
    2082:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2084:	8e 81       	ldd	r24, Y+6	; 0x06
    2086:	9f 81       	ldd	r25, Y+7	; 0x07
    2088:	01 97       	sbiw	r24, 0x01	; 1
    208a:	9f 83       	std	Y+7, r25	; 0x07
    208c:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    208e:	8e 81       	ldd	r24, Y+6	; 0x06
    2090:	9f 81       	ldd	r25, Y+7	; 0x07
    2092:	00 97       	sbiw	r24, 0x00	; 0
    2094:	69 f7       	brne	.-38     	; 0x2070 <Read_Password+0x14a>
    2096:	24 c0       	rjmp	.+72     	; 0x20e0 <Read_Password+0x1ba>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2098:	68 85       	ldd	r22, Y+8	; 0x08
    209a:	79 85       	ldd	r23, Y+9	; 0x09
    209c:	8a 85       	ldd	r24, Y+10	; 0x0a
    209e:	9b 85       	ldd	r25, Y+11	; 0x0b
    20a0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20a4:	dc 01       	movw	r26, r24
    20a6:	cb 01       	movw	r24, r22
    20a8:	9f 83       	std	Y+7, r25	; 0x07
    20aa:	8e 83       	std	Y+6, r24	; 0x06
    20ac:	8e 81       	ldd	r24, Y+6	; 0x06
    20ae:	9f 81       	ldd	r25, Y+7	; 0x07
    20b0:	9b 83       	std	Y+3, r25	; 0x03
    20b2:	8a 83       	std	Y+2, r24	; 0x02
    20b4:	8a 81       	ldd	r24, Y+2	; 0x02
    20b6:	9b 81       	ldd	r25, Y+3	; 0x03
    20b8:	01 97       	sbiw	r24, 0x01	; 1
    20ba:	f1 f7       	brne	.-4      	; 0x20b8 <Read_Password+0x192>
    20bc:	9b 83       	std	Y+3, r25	; 0x03
    20be:	8a 83       	std	Y+2, r24	; 0x02
    20c0:	0f c0       	rjmp	.+30     	; 0x20e0 <Read_Password+0x1ba>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    20c2:	69 89       	ldd	r22, Y+17	; 0x11
    20c4:	7a 89       	ldd	r23, Y+18	; 0x12
    20c6:	8b 89       	ldd	r24, Y+19	; 0x13
    20c8:	9c 89       	ldd	r25, Y+20	; 0x14
    20ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20ce:	dc 01       	movw	r26, r24
    20d0:	cb 01       	movw	r24, r22
    20d2:	88 8b       	std	Y+16, r24	; 0x10
    20d4:	88 89       	ldd	r24, Y+16	; 0x10
    20d6:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    20d8:	89 81       	ldd	r24, Y+1	; 0x01
    20da:	8a 95       	dec	r24
    20dc:	f1 f7       	brne	.-4      	; 0x20da <Read_Password+0x1b4>
    20de:	89 83       	std	Y+1, r24	; 0x01
}

void Read_Password(uint8* password)
{
	uint8 i;
	for (i = 0; i < PASSWORD_SIZE; i++)
    20e0:	89 8d       	ldd	r24, Y+25	; 0x19
    20e2:	8f 5f       	subi	r24, 0xFF	; 255
    20e4:	89 8f       	std	Y+25, r24	; 0x19
    20e6:	89 8d       	ldd	r24, Y+25	; 0x19
    20e8:	85 30       	cpi	r24, 0x05	; 5
    20ea:	08 f4       	brcc	.+2      	; 0x20ee <Read_Password+0x1c8>
    20ec:	2a cf       	rjmp	.-428    	; 0x1f42 <Read_Password+0x1c>
	{
		EEPROM_readByte(START_ADDRESS+i, &password[i]); /* Write the value in the external EEPROM */
		_delay_us(10);
	}
}
    20ee:	6b 96       	adiw	r28, 0x1b	; 27
    20f0:	0f b6       	in	r0, 0x3f	; 63
    20f2:	f8 94       	cli
    20f4:	de bf       	out	0x3e, r29	; 62
    20f6:	0f be       	out	0x3f, r0	; 63
    20f8:	cd bf       	out	0x3d, r28	; 61
    20fa:	cf 91       	pop	r28
    20fc:	df 91       	pop	r29
    20fe:	08 95       	ret

00002100 <input_password>:

void input_password(uint8 * password)
{
    2100:	0f 93       	push	r16
    2102:	1f 93       	push	r17
    2104:	df 93       	push	r29
    2106:	cf 93       	push	r28
    2108:	cd b7       	in	r28, 0x3d	; 61
    210a:	de b7       	in	r29, 0x3e	; 62
    210c:	6b 97       	sbiw	r28, 0x1b	; 27
    210e:	0f b6       	in	r0, 0x3f	; 63
    2110:	f8 94       	cli
    2112:	de bf       	out	0x3e, r29	; 62
    2114:	0f be       	out	0x3f, r0	; 63
    2116:	cd bf       	out	0x3d, r28	; 61
    2118:	9b 8f       	std	Y+27, r25	; 0x1b
    211a:	8a 8f       	std	Y+26, r24	; 0x1a
	uint8 i = 0;
    211c:	19 8e       	std	Y+25, r1	; 0x19
    211e:	d9 c0       	rjmp	.+434    	; 0x22d2 <input_password+0x1d2>
	while(i<=PASSWORD_SIZE +1)
	{
		password[i]= UART_recieveByte();
    2120:	89 8d       	ldd	r24, Y+25	; 0x19
    2122:	28 2f       	mov	r18, r24
    2124:	30 e0       	ldi	r19, 0x00	; 0
    2126:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2128:	9b 8d       	ldd	r25, Y+27	; 0x1b
    212a:	8c 01       	movw	r16, r24
    212c:	02 0f       	add	r16, r18
    212e:	13 1f       	adc	r17, r19
    2130:	0e 94 3d 0b 	call	0x167a	; 0x167a <UART_recieveByte>
    2134:	f8 01       	movw	r30, r16
    2136:	80 83       	st	Z, r24
		if (password[i]=='=')
    2138:	89 8d       	ldd	r24, Y+25	; 0x19
    213a:	28 2f       	mov	r18, r24
    213c:	30 e0       	ldi	r19, 0x00	; 0
    213e:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2140:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2142:	fc 01       	movw	r30, r24
    2144:	e2 0f       	add	r30, r18
    2146:	f3 1f       	adc	r31, r19
    2148:	80 81       	ld	r24, Z
    214a:	8d 33       	cpi	r24, 0x3D	; 61
    214c:	09 f4       	brne	.+2      	; 0x2150 <input_password+0x50>
    214e:	c5 c0       	rjmp	.+394    	; 0x22da <input_password+0x1da>
		{
			break;
    2150:	80 e0       	ldi	r24, 0x00	; 0
    2152:	90 e0       	ldi	r25, 0x00	; 0
    2154:	a0 e8       	ldi	r26, 0x80	; 128
    2156:	bf e3       	ldi	r27, 0x3F	; 63
    2158:	8d 8b       	std	Y+21, r24	; 0x15
    215a:	9e 8b       	std	Y+22, r25	; 0x16
    215c:	af 8b       	std	Y+23, r26	; 0x17
    215e:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2160:	6d 89       	ldd	r22, Y+21	; 0x15
    2162:	7e 89       	ldd	r23, Y+22	; 0x16
    2164:	8f 89       	ldd	r24, Y+23	; 0x17
    2166:	98 8d       	ldd	r25, Y+24	; 0x18
    2168:	2b ea       	ldi	r18, 0xAB	; 171
    216a:	3a ea       	ldi	r19, 0xAA	; 170
    216c:	4a e2       	ldi	r20, 0x2A	; 42
    216e:	50 e4       	ldi	r21, 0x40	; 64
    2170:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2174:	dc 01       	movw	r26, r24
    2176:	cb 01       	movw	r24, r22
    2178:	89 8b       	std	Y+17, r24	; 0x11
    217a:	9a 8b       	std	Y+18, r25	; 0x12
    217c:	ab 8b       	std	Y+19, r26	; 0x13
    217e:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    2180:	69 89       	ldd	r22, Y+17	; 0x11
    2182:	7a 89       	ldd	r23, Y+18	; 0x12
    2184:	8b 89       	ldd	r24, Y+19	; 0x13
    2186:	9c 89       	ldd	r25, Y+20	; 0x14
    2188:	20 e0       	ldi	r18, 0x00	; 0
    218a:	30 e0       	ldi	r19, 0x00	; 0
    218c:	40 e8       	ldi	r20, 0x80	; 128
    218e:	5f e3       	ldi	r21, 0x3F	; 63
    2190:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2194:	88 23       	and	r24, r24
    2196:	1c f4       	brge	.+6      	; 0x219e <input_password+0x9e>
		__ticks = 1;
    2198:	81 e0       	ldi	r24, 0x01	; 1
    219a:	88 8b       	std	Y+16, r24	; 0x10
    219c:	91 c0       	rjmp	.+290    	; 0x22c0 <input_password+0x1c0>
	else if (__tmp > 255)
    219e:	69 89       	ldd	r22, Y+17	; 0x11
    21a0:	7a 89       	ldd	r23, Y+18	; 0x12
    21a2:	8b 89       	ldd	r24, Y+19	; 0x13
    21a4:	9c 89       	ldd	r25, Y+20	; 0x14
    21a6:	20 e0       	ldi	r18, 0x00	; 0
    21a8:	30 e0       	ldi	r19, 0x00	; 0
    21aa:	4f e7       	ldi	r20, 0x7F	; 127
    21ac:	53 e4       	ldi	r21, 0x43	; 67
    21ae:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    21b2:	18 16       	cp	r1, r24
    21b4:	0c f0       	brlt	.+2      	; 0x21b8 <input_password+0xb8>
    21b6:	7b c0       	rjmp	.+246    	; 0x22ae <input_password+0x1ae>
	{
		_delay_ms(__us / 1000.0);
    21b8:	6d 89       	ldd	r22, Y+21	; 0x15
    21ba:	7e 89       	ldd	r23, Y+22	; 0x16
    21bc:	8f 89       	ldd	r24, Y+23	; 0x17
    21be:	98 8d       	ldd	r25, Y+24	; 0x18
    21c0:	20 e0       	ldi	r18, 0x00	; 0
    21c2:	30 e0       	ldi	r19, 0x00	; 0
    21c4:	4a e7       	ldi	r20, 0x7A	; 122
    21c6:	54 e4       	ldi	r21, 0x44	; 68
    21c8:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    21cc:	dc 01       	movw	r26, r24
    21ce:	cb 01       	movw	r24, r22
    21d0:	8c 87       	std	Y+12, r24	; 0x0c
    21d2:	9d 87       	std	Y+13, r25	; 0x0d
    21d4:	ae 87       	std	Y+14, r26	; 0x0e
    21d6:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21d8:	6c 85       	ldd	r22, Y+12	; 0x0c
    21da:	7d 85       	ldd	r23, Y+13	; 0x0d
    21dc:	8e 85       	ldd	r24, Y+14	; 0x0e
    21de:	9f 85       	ldd	r25, Y+15	; 0x0f
    21e0:	20 e0       	ldi	r18, 0x00	; 0
    21e2:	30 e0       	ldi	r19, 0x00	; 0
    21e4:	4a ef       	ldi	r20, 0xFA	; 250
    21e6:	54 e4       	ldi	r21, 0x44	; 68
    21e8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21ec:	dc 01       	movw	r26, r24
    21ee:	cb 01       	movw	r24, r22
    21f0:	88 87       	std	Y+8, r24	; 0x08
    21f2:	99 87       	std	Y+9, r25	; 0x09
    21f4:	aa 87       	std	Y+10, r26	; 0x0a
    21f6:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    21f8:	68 85       	ldd	r22, Y+8	; 0x08
    21fa:	79 85       	ldd	r23, Y+9	; 0x09
    21fc:	8a 85       	ldd	r24, Y+10	; 0x0a
    21fe:	9b 85       	ldd	r25, Y+11	; 0x0b
    2200:	20 e0       	ldi	r18, 0x00	; 0
    2202:	30 e0       	ldi	r19, 0x00	; 0
    2204:	40 e8       	ldi	r20, 0x80	; 128
    2206:	5f e3       	ldi	r21, 0x3F	; 63
    2208:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    220c:	88 23       	and	r24, r24
    220e:	2c f4       	brge	.+10     	; 0x221a <input_password+0x11a>
		__ticks = 1;
    2210:	81 e0       	ldi	r24, 0x01	; 1
    2212:	90 e0       	ldi	r25, 0x00	; 0
    2214:	9f 83       	std	Y+7, r25	; 0x07
    2216:	8e 83       	std	Y+6, r24	; 0x06
    2218:	3f c0       	rjmp	.+126    	; 0x2298 <input_password+0x198>
	else if (__tmp > 65535)
    221a:	68 85       	ldd	r22, Y+8	; 0x08
    221c:	79 85       	ldd	r23, Y+9	; 0x09
    221e:	8a 85       	ldd	r24, Y+10	; 0x0a
    2220:	9b 85       	ldd	r25, Y+11	; 0x0b
    2222:	20 e0       	ldi	r18, 0x00	; 0
    2224:	3f ef       	ldi	r19, 0xFF	; 255
    2226:	4f e7       	ldi	r20, 0x7F	; 127
    2228:	57 e4       	ldi	r21, 0x47	; 71
    222a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    222e:	18 16       	cp	r1, r24
    2230:	4c f5       	brge	.+82     	; 0x2284 <input_password+0x184>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2232:	6c 85       	ldd	r22, Y+12	; 0x0c
    2234:	7d 85       	ldd	r23, Y+13	; 0x0d
    2236:	8e 85       	ldd	r24, Y+14	; 0x0e
    2238:	9f 85       	ldd	r25, Y+15	; 0x0f
    223a:	20 e0       	ldi	r18, 0x00	; 0
    223c:	30 e0       	ldi	r19, 0x00	; 0
    223e:	40 e2       	ldi	r20, 0x20	; 32
    2240:	51 e4       	ldi	r21, 0x41	; 65
    2242:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2246:	dc 01       	movw	r26, r24
    2248:	cb 01       	movw	r24, r22
    224a:	bc 01       	movw	r22, r24
    224c:	cd 01       	movw	r24, r26
    224e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2252:	dc 01       	movw	r26, r24
    2254:	cb 01       	movw	r24, r22
    2256:	9f 83       	std	Y+7, r25	; 0x07
    2258:	8e 83       	std	Y+6, r24	; 0x06
    225a:	0f c0       	rjmp	.+30     	; 0x227a <input_password+0x17a>
    225c:	88 ec       	ldi	r24, 0xC8	; 200
    225e:	90 e0       	ldi	r25, 0x00	; 0
    2260:	9d 83       	std	Y+5, r25	; 0x05
    2262:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2264:	8c 81       	ldd	r24, Y+4	; 0x04
    2266:	9d 81       	ldd	r25, Y+5	; 0x05
    2268:	01 97       	sbiw	r24, 0x01	; 1
    226a:	f1 f7       	brne	.-4      	; 0x2268 <input_password+0x168>
    226c:	9d 83       	std	Y+5, r25	; 0x05
    226e:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2270:	8e 81       	ldd	r24, Y+6	; 0x06
    2272:	9f 81       	ldd	r25, Y+7	; 0x07
    2274:	01 97       	sbiw	r24, 0x01	; 1
    2276:	9f 83       	std	Y+7, r25	; 0x07
    2278:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    227a:	8e 81       	ldd	r24, Y+6	; 0x06
    227c:	9f 81       	ldd	r25, Y+7	; 0x07
    227e:	00 97       	sbiw	r24, 0x00	; 0
    2280:	69 f7       	brne	.-38     	; 0x225c <input_password+0x15c>
    2282:	24 c0       	rjmp	.+72     	; 0x22cc <input_password+0x1cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2284:	68 85       	ldd	r22, Y+8	; 0x08
    2286:	79 85       	ldd	r23, Y+9	; 0x09
    2288:	8a 85       	ldd	r24, Y+10	; 0x0a
    228a:	9b 85       	ldd	r25, Y+11	; 0x0b
    228c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2290:	dc 01       	movw	r26, r24
    2292:	cb 01       	movw	r24, r22
    2294:	9f 83       	std	Y+7, r25	; 0x07
    2296:	8e 83       	std	Y+6, r24	; 0x06
    2298:	8e 81       	ldd	r24, Y+6	; 0x06
    229a:	9f 81       	ldd	r25, Y+7	; 0x07
    229c:	9b 83       	std	Y+3, r25	; 0x03
    229e:	8a 83       	std	Y+2, r24	; 0x02
    22a0:	8a 81       	ldd	r24, Y+2	; 0x02
    22a2:	9b 81       	ldd	r25, Y+3	; 0x03
    22a4:	01 97       	sbiw	r24, 0x01	; 1
    22a6:	f1 f7       	brne	.-4      	; 0x22a4 <input_password+0x1a4>
    22a8:	9b 83       	std	Y+3, r25	; 0x03
    22aa:	8a 83       	std	Y+2, r24	; 0x02
    22ac:	0f c0       	rjmp	.+30     	; 0x22cc <input_password+0x1cc>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    22ae:	69 89       	ldd	r22, Y+17	; 0x11
    22b0:	7a 89       	ldd	r23, Y+18	; 0x12
    22b2:	8b 89       	ldd	r24, Y+19	; 0x13
    22b4:	9c 89       	ldd	r25, Y+20	; 0x14
    22b6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22ba:	dc 01       	movw	r26, r24
    22bc:	cb 01       	movw	r24, r22
    22be:	88 8b       	std	Y+16, r24	; 0x10
    22c0:	88 89       	ldd	r24, Y+16	; 0x10
    22c2:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    22c4:	89 81       	ldd	r24, Y+1	; 0x01
    22c6:	8a 95       	dec	r24
    22c8:	f1 f7       	brne	.-4      	; 0x22c6 <input_password+0x1c6>
    22ca:	89 83       	std	Y+1, r24	; 0x01
		}
		_delay_us(1);
		i++;
    22cc:	89 8d       	ldd	r24, Y+25	; 0x19
    22ce:	8f 5f       	subi	r24, 0xFF	; 255
    22d0:	89 8f       	std	Y+25, r24	; 0x19
}

void input_password(uint8 * password)
{
	uint8 i = 0;
	while(i<=PASSWORD_SIZE +1)
    22d2:	89 8d       	ldd	r24, Y+25	; 0x19
    22d4:	87 30       	cpi	r24, 0x07	; 7
    22d6:	08 f4       	brcc	.+2      	; 0x22da <input_password+0x1da>
    22d8:	23 cf       	rjmp	.-442    	; 0x2120 <input_password+0x20>
			break;
		}
		_delay_us(1);
		i++;
	}
}
    22da:	6b 96       	adiw	r28, 0x1b	; 27
    22dc:	0f b6       	in	r0, 0x3f	; 63
    22de:	f8 94       	cli
    22e0:	de bf       	out	0x3e, r29	; 62
    22e2:	0f be       	out	0x3f, r0	; 63
    22e4:	cd bf       	out	0x3d, r28	; 61
    22e6:	cf 91       	pop	r28
    22e8:	df 91       	pop	r29
    22ea:	1f 91       	pop	r17
    22ec:	0f 91       	pop	r16
    22ee:	08 95       	ret

000022f0 <open_Door>:


void open_Door(void)
{
    22f0:	df 93       	push	r29
    22f2:	cf 93       	push	r28
    22f4:	cd b7       	in	r28, 0x3d	; 61
    22f6:	de b7       	in	r29, 0x3e	; 62
	/* synchronize both ECUs */
	UART_sendByte(0);
    22f8:	80 e0       	ldi	r24, 0x00	; 0
    22fa:	0e 94 26 0b 	call	0x164c	; 0x164c <UART_sendByte>
	DcMotor_rotate(CW, 100);
    22fe:	81 e0       	ldi	r24, 0x01	; 1
    2300:	64 e6       	ldi	r22, 0x64	; 100
    2302:	0e 94 01 0c 	call	0x1802	; 0x1802 <DcMotor_rotate>
	wait(15);
    2306:	8f e0       	ldi	r24, 0x0F	; 15
    2308:	0e 94 8e 0d 	call	0x1b1c	; 0x1b1c <wait>
	DcMotor_rotate(STOP, 0);
    230c:	80 e0       	ldi	r24, 0x00	; 0
    230e:	60 e0       	ldi	r22, 0x00	; 0
    2310:	0e 94 01 0c 	call	0x1802	; 0x1802 <DcMotor_rotate>
	wait(3);
    2314:	83 e0       	ldi	r24, 0x03	; 3
    2316:	0e 94 8e 0d 	call	0x1b1c	; 0x1b1c <wait>
	DcMotor_rotate(ACW, 100);
    231a:	82 e0       	ldi	r24, 0x02	; 2
    231c:	64 e6       	ldi	r22, 0x64	; 100
    231e:	0e 94 01 0c 	call	0x1802	; 0x1802 <DcMotor_rotate>
	wait(15);
    2322:	8f e0       	ldi	r24, 0x0F	; 15
    2324:	0e 94 8e 0d 	call	0x1b1c	; 0x1b1c <wait>
	DcMotor_rotate(STOP, 0);
    2328:	80 e0       	ldi	r24, 0x00	; 0
    232a:	60 e0       	ldi	r22, 0x00	; 0
    232c:	0e 94 01 0c 	call	0x1802	; 0x1802 <DcMotor_rotate>
}
    2330:	cf 91       	pop	r28
    2332:	df 91       	pop	r29
    2334:	08 95       	ret

00002336 <__mulsi3>:
    2336:	62 9f       	mul	r22, r18
    2338:	d0 01       	movw	r26, r0
    233a:	73 9f       	mul	r23, r19
    233c:	f0 01       	movw	r30, r0
    233e:	82 9f       	mul	r24, r18
    2340:	e0 0d       	add	r30, r0
    2342:	f1 1d       	adc	r31, r1
    2344:	64 9f       	mul	r22, r20
    2346:	e0 0d       	add	r30, r0
    2348:	f1 1d       	adc	r31, r1
    234a:	92 9f       	mul	r25, r18
    234c:	f0 0d       	add	r31, r0
    234e:	83 9f       	mul	r24, r19
    2350:	f0 0d       	add	r31, r0
    2352:	74 9f       	mul	r23, r20
    2354:	f0 0d       	add	r31, r0
    2356:	65 9f       	mul	r22, r21
    2358:	f0 0d       	add	r31, r0
    235a:	99 27       	eor	r25, r25
    235c:	72 9f       	mul	r23, r18
    235e:	b0 0d       	add	r27, r0
    2360:	e1 1d       	adc	r30, r1
    2362:	f9 1f       	adc	r31, r25
    2364:	63 9f       	mul	r22, r19
    2366:	b0 0d       	add	r27, r0
    2368:	e1 1d       	adc	r30, r1
    236a:	f9 1f       	adc	r31, r25
    236c:	bd 01       	movw	r22, r26
    236e:	cf 01       	movw	r24, r30
    2370:	11 24       	eor	r1, r1
    2372:	08 95       	ret

00002374 <__divmodhi4>:
    2374:	97 fb       	bst	r25, 7
    2376:	09 2e       	mov	r0, r25
    2378:	07 26       	eor	r0, r23
    237a:	0a d0       	rcall	.+20     	; 0x2390 <__divmodhi4_neg1>
    237c:	77 fd       	sbrc	r23, 7
    237e:	04 d0       	rcall	.+8      	; 0x2388 <__divmodhi4_neg2>
    2380:	2e d0       	rcall	.+92     	; 0x23de <__udivmodhi4>
    2382:	06 d0       	rcall	.+12     	; 0x2390 <__divmodhi4_neg1>
    2384:	00 20       	and	r0, r0
    2386:	1a f4       	brpl	.+6      	; 0x238e <__divmodhi4_exit>

00002388 <__divmodhi4_neg2>:
    2388:	70 95       	com	r23
    238a:	61 95       	neg	r22
    238c:	7f 4f       	sbci	r23, 0xFF	; 255

0000238e <__divmodhi4_exit>:
    238e:	08 95       	ret

00002390 <__divmodhi4_neg1>:
    2390:	f6 f7       	brtc	.-4      	; 0x238e <__divmodhi4_exit>
    2392:	90 95       	com	r25
    2394:	81 95       	neg	r24
    2396:	9f 4f       	sbci	r25, 0xFF	; 255
    2398:	08 95       	ret

0000239a <__udivmodsi4>:
    239a:	a1 e2       	ldi	r26, 0x21	; 33
    239c:	1a 2e       	mov	r1, r26
    239e:	aa 1b       	sub	r26, r26
    23a0:	bb 1b       	sub	r27, r27
    23a2:	fd 01       	movw	r30, r26
    23a4:	0d c0       	rjmp	.+26     	; 0x23c0 <__udivmodsi4_ep>

000023a6 <__udivmodsi4_loop>:
    23a6:	aa 1f       	adc	r26, r26
    23a8:	bb 1f       	adc	r27, r27
    23aa:	ee 1f       	adc	r30, r30
    23ac:	ff 1f       	adc	r31, r31
    23ae:	a2 17       	cp	r26, r18
    23b0:	b3 07       	cpc	r27, r19
    23b2:	e4 07       	cpc	r30, r20
    23b4:	f5 07       	cpc	r31, r21
    23b6:	20 f0       	brcs	.+8      	; 0x23c0 <__udivmodsi4_ep>
    23b8:	a2 1b       	sub	r26, r18
    23ba:	b3 0b       	sbc	r27, r19
    23bc:	e4 0b       	sbc	r30, r20
    23be:	f5 0b       	sbc	r31, r21

000023c0 <__udivmodsi4_ep>:
    23c0:	66 1f       	adc	r22, r22
    23c2:	77 1f       	adc	r23, r23
    23c4:	88 1f       	adc	r24, r24
    23c6:	99 1f       	adc	r25, r25
    23c8:	1a 94       	dec	r1
    23ca:	69 f7       	brne	.-38     	; 0x23a6 <__udivmodsi4_loop>
    23cc:	60 95       	com	r22
    23ce:	70 95       	com	r23
    23d0:	80 95       	com	r24
    23d2:	90 95       	com	r25
    23d4:	9b 01       	movw	r18, r22
    23d6:	ac 01       	movw	r20, r24
    23d8:	bd 01       	movw	r22, r26
    23da:	cf 01       	movw	r24, r30
    23dc:	08 95       	ret

000023de <__udivmodhi4>:
    23de:	aa 1b       	sub	r26, r26
    23e0:	bb 1b       	sub	r27, r27
    23e2:	51 e1       	ldi	r21, 0x11	; 17
    23e4:	07 c0       	rjmp	.+14     	; 0x23f4 <__udivmodhi4_ep>

000023e6 <__udivmodhi4_loop>:
    23e6:	aa 1f       	adc	r26, r26
    23e8:	bb 1f       	adc	r27, r27
    23ea:	a6 17       	cp	r26, r22
    23ec:	b7 07       	cpc	r27, r23
    23ee:	10 f0       	brcs	.+4      	; 0x23f4 <__udivmodhi4_ep>
    23f0:	a6 1b       	sub	r26, r22
    23f2:	b7 0b       	sbc	r27, r23

000023f4 <__udivmodhi4_ep>:
    23f4:	88 1f       	adc	r24, r24
    23f6:	99 1f       	adc	r25, r25
    23f8:	5a 95       	dec	r21
    23fa:	a9 f7       	brne	.-22     	; 0x23e6 <__udivmodhi4_loop>
    23fc:	80 95       	com	r24
    23fe:	90 95       	com	r25
    2400:	bc 01       	movw	r22, r24
    2402:	cd 01       	movw	r24, r26
    2404:	08 95       	ret

00002406 <__prologue_saves__>:
    2406:	2f 92       	push	r2
    2408:	3f 92       	push	r3
    240a:	4f 92       	push	r4
    240c:	5f 92       	push	r5
    240e:	6f 92       	push	r6
    2410:	7f 92       	push	r7
    2412:	8f 92       	push	r8
    2414:	9f 92       	push	r9
    2416:	af 92       	push	r10
    2418:	bf 92       	push	r11
    241a:	cf 92       	push	r12
    241c:	df 92       	push	r13
    241e:	ef 92       	push	r14
    2420:	ff 92       	push	r15
    2422:	0f 93       	push	r16
    2424:	1f 93       	push	r17
    2426:	cf 93       	push	r28
    2428:	df 93       	push	r29
    242a:	cd b7       	in	r28, 0x3d	; 61
    242c:	de b7       	in	r29, 0x3e	; 62
    242e:	ca 1b       	sub	r28, r26
    2430:	db 0b       	sbc	r29, r27
    2432:	0f b6       	in	r0, 0x3f	; 63
    2434:	f8 94       	cli
    2436:	de bf       	out	0x3e, r29	; 62
    2438:	0f be       	out	0x3f, r0	; 63
    243a:	cd bf       	out	0x3d, r28	; 61
    243c:	09 94       	ijmp

0000243e <__epilogue_restores__>:
    243e:	2a 88       	ldd	r2, Y+18	; 0x12
    2440:	39 88       	ldd	r3, Y+17	; 0x11
    2442:	48 88       	ldd	r4, Y+16	; 0x10
    2444:	5f 84       	ldd	r5, Y+15	; 0x0f
    2446:	6e 84       	ldd	r6, Y+14	; 0x0e
    2448:	7d 84       	ldd	r7, Y+13	; 0x0d
    244a:	8c 84       	ldd	r8, Y+12	; 0x0c
    244c:	9b 84       	ldd	r9, Y+11	; 0x0b
    244e:	aa 84       	ldd	r10, Y+10	; 0x0a
    2450:	b9 84       	ldd	r11, Y+9	; 0x09
    2452:	c8 84       	ldd	r12, Y+8	; 0x08
    2454:	df 80       	ldd	r13, Y+7	; 0x07
    2456:	ee 80       	ldd	r14, Y+6	; 0x06
    2458:	fd 80       	ldd	r15, Y+5	; 0x05
    245a:	0c 81       	ldd	r16, Y+4	; 0x04
    245c:	1b 81       	ldd	r17, Y+3	; 0x03
    245e:	aa 81       	ldd	r26, Y+2	; 0x02
    2460:	b9 81       	ldd	r27, Y+1	; 0x01
    2462:	ce 0f       	add	r28, r30
    2464:	d1 1d       	adc	r29, r1
    2466:	0f b6       	in	r0, 0x3f	; 63
    2468:	f8 94       	cli
    246a:	de bf       	out	0x3e, r29	; 62
    246c:	0f be       	out	0x3f, r0	; 63
    246e:	cd bf       	out	0x3d, r28	; 61
    2470:	ed 01       	movw	r28, r26
    2472:	08 95       	ret

00002474 <_exit>:
    2474:	f8 94       	cli

00002476 <__stop_program>:
    2476:	ff cf       	rjmp	.-2      	; 0x2476 <__stop_program>
