<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><device die="IS2X2M1" family="ProASIC3" package="vq100"/><componentInstances/><component name="Counter::work"/><component name="DESIGN_FIRMWARE::work"/><component name="DESIGN_IO::work"/><component name="cnt12::work"/><component name="and1::work"/><component name="nand1::work"/><component name="cnt12a::work"/><component name="cnt200::work"/><component name="cnt256::work"/><component name="cnt12b::work"/><component name="cnt121::work"/><component name="And4in::work"/><SmartGen version="8.0"/></workspace>