

================================================================
== Vitis HLS Report for 'conv2d_1'
================================================================
* Date:           Mon Feb 27 10:43:20 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnnlite_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.495 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    28485|    28485|  0.285 ms|  0.285 ms|  28485|  28485|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                  |                                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                             |                         Module                        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187  |conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3  |     7117|     7117|  71.170 us|  71.170 us|  7117|  7117|       no|
        +------------------------------------------------------------------+-------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2793_1  |    28484|    28484|      7121|          -|          -|     4|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    318|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    1917|   1681|    -|
|Memory           |       10|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     67|    -|
|Register         |        -|    -|     349|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|    0|    2266|   2066|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    0|       2|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |                             Instance                             |                         Module                        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187  |conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3  |        0|   0|  1917|  1681|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                             |                                                       |        0|   0|  1917|  1681|    0|
    +------------------------------------------------------------------+-------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |weight0_0_U  |conv2d_1_weight0_0_ROM_AUTO_1R  |       10|  0|   0|    0|    36|   32|     1|         1152|
    +-------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                |       10|  0|   0|    0|    36|   32|     1|         1152|
    +-------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln2793_fu_229_p2      |         +|   0|  0|  11|           3|           1|
    |add_ln2817_1_fu_396_p2    |         +|   0|  0|  14|           6|           2|
    |add_ln2817_2_fu_352_p2    |         +|   0|  0|  14|           6|           1|
    |add_ln2817_3_fu_386_p2    |         +|   0|  0|  14|           6|           2|
    |add_ln2817_4_fu_376_p2    |         +|   0|  0|  14|           6|           1|
    |add_ln2817_5_fu_366_p2    |         +|   0|  0|  14|           6|           2|
    |add_ln2817_fu_406_p2      |         +|   0|  0|  14|           6|           1|
    |empty_81_fu_283_p2        |         +|   0|  0|  13|           5|           1|
    |empty_84_fu_311_p2        |         +|   0|  0|  13|           5|           2|
    |empty_76_fu_430_p2        |         -|   0|  0|  15|           8|           8|
    |empty_78_fu_255_p2        |         -|   0|  0|  13|           5|           5|
    |empty_80_fu_277_p2        |         -|   0|  0|  14|           6|           6|
    |empty_83_fu_305_p2        |         -|   0|  0|  14|           6|           6|
    |empty_86_fu_333_p2        |         -|   0|  0|  14|           6|           6|
    |icmp_ln2793_fu_223_p2     |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln9_1_fu_450_p2      |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln9_2_fu_455_p2      |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln9_fu_437_p2        |      icmp|   0|  0|   8|           2|           1|
    |empty_77_fu_468_p2        |        or|   0|  0|   2|           1|           1|
    |merge_i_fu_474_p3         |    select|   0|  0|  32|           1|          32|
    |select_ln9_1_i_fu_460_p3  |    select|   0|  0|  30|           1|          30|
    |select_ln9_fu_442_p3      |    select|   0|  0|  30|           1|          30|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 318|          93|         146|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  31|          6|    1|          6|
    |grp_fu_627_ce  |   9|          2|    1|          2|
    |grp_fu_631_ce  |   9|          2|    1|          2|
    |grp_fu_635_ce  |   9|          2|    1|          2|
    |och_fu_74      |   9|          2|    3|          6|
    +---------------+----+-----------+-----+-----------+
    |Total          |  67|         14|    7|         18|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |   5|   0|    5|          0|
    |empty_75_reg_493                                                               |   2|   0|    2|          0|
    |empty_76_reg_572                                                               |   6|   0|    8|          2|
    |empty_80_reg_506                                                               |   6|   0|    6|          0|
    |empty_83_reg_513                                                               |   6|   0|    6|          0|
    |empty_86_reg_520                                                               |   6|   0|    6|          0|
    |grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_187_ap_start_reg  |   1|   0|    1|          0|
    |merge_i_reg_577                                                                |  24|   0|   32|          8|
    |och_fu_74                                                                      |   3|   0|    3|          0|
    |p_shl3_reg_501                                                                 |   2|   0|    4|          2|
    |weight0_0_load_1_reg_617                                                       |  32|   0|   32|          0|
    |weight0_0_load_2_reg_612                                                       |  32|   0|   32|          0|
    |weight0_0_load_3_reg_607                                                       |  32|   0|   32|          0|
    |weight0_0_load_4_reg_582                                                       |  32|   0|   32|          0|
    |weight0_0_load_5_reg_602                                                       |  32|   0|   32|          0|
    |weight0_0_load_6_reg_597                                                       |  32|   0|   32|          0|
    |weight0_0_load_7_reg_592                                                       |  32|   0|   32|          0|
    |weight0_0_load_8_reg_587                                                       |  32|   0|   32|          0|
    |weight0_0_load_reg_622                                                         |  32|   0|   32|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 349|   0|  361|         12|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_853_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_853_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_853_p_opcode  |  out|    2|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_853_p_dout0   |   in|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_853_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_857_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_857_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_857_p_opcode  |  out|    2|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_857_p_dout0   |   in|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_857_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_861_p_din0    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_861_p_din1    |  out|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_861_p_dout0   |   in|   32|  ap_ctrl_hs|      conv2d.1|  return value|
|grp_fu_861_p_ce      |  out|    1|  ap_ctrl_hs|      conv2d.1|  return value|
|x_address0           |  out|   10|   ap_memory|             x|         array|
|x_ce0                |  out|    1|   ap_memory|             x|         array|
|x_q0                 |   in|   32|   ap_memory|             x|         array|
|y_address0           |  out|   12|   ap_memory|             y|         array|
|y_ce0                |  out|    1|   ap_memory|             y|         array|
|y_we0                |  out|    1|   ap_memory|             y|         array|
|y_d0                 |  out|   32|   ap_memory|             y|         array|
+---------------------+-----+-----+------------+--------------+--------------+

