
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001250                       # Number of seconds simulated
sim_ticks                                  1249737500                       # Number of ticks simulated
final_tick                               4791280559000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              137350484                       # Simulator instruction rate (inst/s)
host_op_rate                                320970348                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              115570633                       # Simulator tick rate (ticks/s)
host_mem_usage                                1472124                       # Number of bytes of host memory used
host_seconds                                    10.81                       # Real time elapsed on the host
sim_insts                                  1485253772                       # Number of instructions simulated
sim_ops                                    3470849986                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        18424                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          360                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           28224                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           41280                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              88288                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        28224                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         28224                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        30016                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           30016                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         2303                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           45                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              441                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              645                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3434                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           469                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                469                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     14742296                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       288060                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           22583943                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           33030936                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              70645235                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      22583943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         22583943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        24017844                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             24017844                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        24017844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     14742296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       288060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          22583943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          33030936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             94663079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3434                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        469                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3434                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      469                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 219776                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   29440                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   88288                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                30016                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                78                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                96                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                27                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                38                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               294                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               345                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               893                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               171                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               738                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               148                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              157                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11               97                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               32                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               73                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15               81                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                39                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                40                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 8                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                 9                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                17                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                68                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11                6                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               18                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               78                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               56                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1246449500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  2348                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1086                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  469                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    3249                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     165                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      18                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     25                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     31                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     29                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1054                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    236.265655                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   141.270043                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   280.511522                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          510     48.39%     48.39% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          238     22.58%     70.97% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          106     10.06%     81.02% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           38      3.61%     84.63% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           28      2.66%     87.29% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           29      2.75%     90.04% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           22      2.09%     92.13% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           18      1.71%     93.83% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           65      6.17%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1054                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           28                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     114.142857                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     70.309142                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    128.604969                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::0-31              4     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-63            13     46.43%     60.71% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-95             2      7.14%     67.86% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-127            1      3.57%     71.43% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-159            1      3.57%     75.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-255            3     10.71%     85.71% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::256-287            2      7.14%     92.86% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::320-351            1      3.57%     96.43% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::544-575            1      3.57%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            28                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           28                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.428571                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.408967                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.835711                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               22     78.57%     78.57% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                6     21.43%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            28                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     64265750                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               128653250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   17170000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     18714.55                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                37464.55                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       175.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        23.56                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     70.65                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     24.02                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.56                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.37                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2624                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     217                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 76.41                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                46.27                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     319356.78                       # Average gap between requests
system.mem_cntrl.pageHitRate                    72.79                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4348260                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2299770                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                13901580                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                 798660                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         93425280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             53522430                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              2748960                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       343440960                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy        94237440                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         35862060                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              644668770                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            515.843343                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1123620250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      3186000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      39574000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    128531500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    245415750                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      81872000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    753135250                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3205860                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1700160                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                10667160                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1602540                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         89737440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             39548310                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              3664320                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       282739380                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       113057280                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         67577220                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              613499670                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            490.902826                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1150236500                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      5502000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      38080000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    240158000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    293629750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      52641000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    619961000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  441827                       # Number of BP lookups
system.cpu.branchPred.condPredicted            441827                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             51513                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               339808                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   45656                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10784                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.340912                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          339808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              88913                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           250895                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        36693                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      358082                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      228618                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          9224                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1934                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      280316                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1349                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2508492000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2499475                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             570468                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2016163                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      441827                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             134569                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1642450                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  111628                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      51483                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1469                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         40767                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    274680                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 20266                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     619                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2362485                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.673526                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.054659                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1730395     73.24%     73.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    57394      2.43%     75.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30651      1.30%     76.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    36601      1.55%     78.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    36232      1.53%     80.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    32160      1.36%     81.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    31390      1.33%     82.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30183      1.28%     84.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   377479     15.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2362485                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.176768                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.806635                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   540651                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1244880                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    455150                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 65990                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  55814                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3551342                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  55814                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   583640                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  620891                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         315770                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    474141                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                312229                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3327652                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3125                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  26082                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  29595                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 236958                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3644323                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8329509                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5132652                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             13765                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1993875                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1650506                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              14237                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14266                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    279868                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               432081                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              280072                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             34459                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            30436                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2947939                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               17278                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2558540                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             20501                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1180029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1710239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5519                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2362485                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.082987                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.978028                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1608762     68.10%     68.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              194923      8.25%     76.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              127762      5.41%     81.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              101984      4.32%     86.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               93380      3.95%     90.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               84836      3.59%     93.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               77906      3.30%     96.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               46451      1.97%     98.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               26481      1.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2362485                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   25569     67.89%     67.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    66      0.18%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8626     22.90%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3360      8.92%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                19      0.05%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               24      0.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             34460      1.35%      1.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1898902     74.22%     75.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1482      0.06%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1797      0.07%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3329      0.13%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               376823     14.73%     90.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              240061      9.38%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1588      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             98      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2558540                       # Type of FU issued
system.cpu.iq.rate                           1.023631                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       37664                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014721                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7526969                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4133436                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2393355                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10761                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              12940                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4498                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2556450                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5294                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            32196                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       171501                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          687                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1168                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        87524                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1425                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2055                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  55814                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  345599                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                154127                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2965260                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              5193                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                432081                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               280072                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              15455                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1222                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                152283                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1168                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          14668                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        54797                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                69465                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2442205                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                348802                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            105281                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            43                       # number of nop insts executed
system.cpu.iew.exec_refs                       575477                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   244510                       # Number of branches executed
system.cpu.iew.exec_stores                     226675                       # Number of stores executed
system.cpu.iew.exec_rate                     0.977087                       # Inst execution rate
system.cpu.iew.wb_sent                        2414405                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2397853                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1575945                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2529525                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.959343                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.623020                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1178718                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11759                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             53325                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2167297                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.823713                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.923473                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1635941     75.48%     75.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       188702      8.71%     84.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        75944      3.50%     87.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        77010      3.55%     91.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        43683      2.02%     93.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        27101      1.25%     94.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17825      0.82%     95.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12305      0.57%     95.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        88786      4.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2167297                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               953672                       # Number of instructions committed
system.cpu.commit.committedOps                1785230                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         453143                       # Number of memory references committed
system.cpu.commit.loads                        260594                       # Number of loads committed
system.cpu.commit.membars                        1162                       # Number of memory barriers committed
system.cpu.commit.branches                     191451                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2440                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1767396                       # Number of committed integer instructions.
system.cpu.commit.function_calls                20067                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14787      0.83%      0.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1312525     73.52%     74.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1281      0.07%     74.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1648      0.09%     74.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1846      0.10%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          260134     14.57%     89.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         192549     10.79%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          460      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1785230                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 88786                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5036908                       # The number of ROB reads
system.cpu.rob.rob_writes                     6126904                       # The number of ROB writes
system.cpu.timesIdled                            7230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          136990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      953672                       # Number of Instructions Simulated
system.cpu.committedOps                       1785230                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.620896                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.620896                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.381549                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.381549                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3610702                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1907327                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7200                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3836                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1099346                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   707518                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1110985                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13121                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             21630                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              483866                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21630                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.370134                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          733                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1032124                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1032124                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       286046                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          286046                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       183284                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         183284                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          554                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           554                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        469330                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           469330                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       469884                       # number of overall hits
system.cpu.dcache.overall_hits::total          469884                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        23225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23225                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         9207                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9207                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2931                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2931                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        32432                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32432                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        35363                       # number of overall misses
system.cpu.dcache.overall_misses::total         35363                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    287969500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    287969500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    161683985                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    161683985                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    449653485                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    449653485                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    449653485                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    449653485                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       309271                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       309271                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       192491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       192491                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3485                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3485                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       501762                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       501762                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       505247                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       505247                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.075096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.075096                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047831                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047831                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.841033                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.841033                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064636                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064636                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.069992                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.069992                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12399.117330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12399.117330                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17560.984577                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17560.984577                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13864.500648                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13864.500648                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12715.365919                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12715.365919                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2420                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               308                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17870                       # number of writebacks
system.cpu.dcache.writebacks::total             17870                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        13085                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13085                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           68                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        13153                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13153                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        13153                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13153                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        10140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10140                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         9139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9139                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2931                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2931                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        19279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19279                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        22210                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        22210                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    137100000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    137100000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    151568985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    151568985                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     36389000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     36389000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    288668985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    288668985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    325057985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    325057985                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     84132500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84132500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     84132500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84132500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032787                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047478                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047478                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.841033                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.841033                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038423                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038423                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043959                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043959                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13520.710059                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13520.710059                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16584.854470                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16584.854470                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12415.216650                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12415.216650                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14973.234348                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14973.234348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14635.658937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14635.658937                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data       168265                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       168265                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             20214                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.428350                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              252641                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20214                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.498318                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.428350                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            569602                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           569602                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       251933                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          251933                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        251933                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           251933                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       251933                       # number of overall hits
system.cpu.icache.overall_hits::total          251933                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        22747                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22747                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        22747                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22747                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        22747                       # number of overall misses
system.cpu.icache.overall_misses::total         22747                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    319625497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    319625497                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    319625497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    319625497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    319625497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    319625497                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       274680                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       274680                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       274680                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       274680                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       274680                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       274680                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.082813                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082813                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.082813                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082813                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.082813                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082813                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14051.325318                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14051.325318                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14051.325318                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14051.325318                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14051.325318                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14051.325318                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          226                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.894737                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2506                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2506                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2506                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2506                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2506                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2506                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        20241                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20241                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        20241                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20241                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        20241                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20241                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    276457497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    276457497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    276457497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    276457497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    276457497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    276457497                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.073689                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073689                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.073689                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073689                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.073689                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073689                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13658.292426                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13658.292426                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13658.292426                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13658.292426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13658.292426                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13658.292426                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  365                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 365                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 127                       # Transaction distribution
system.iobus.trans_dist::WriteResp                127                       # Transaction distribution
system.iobus.trans_dist::MessageReq               123                       # Transaction distribution
system.iobus.trans_dist::MessageResp              123                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               123000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              309500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              428500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               61500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          84297                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        42375                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          557                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            12623                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        12297                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          326                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                21598                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               39138                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 135                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                135                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         18641                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24184                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               578                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              578                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8563                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8563                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          33310                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        60653                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        72512                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  133165                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1312000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2572220                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3884220                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             27720                       # Total snoops (count)
system.l2bus.snoopTraffic                       76656                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              65163                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.207111                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.417402                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    51993     79.79%     79.79% # Request fanout histogram
system.l2bus.snoop_fanout::1                    12844     19.71%     99.50% # Request fanout histogram
system.l2bus.snoop_fanout::2                      326      0.50%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                65163                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             60638000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.9                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            5462499                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            30384956                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.4                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            33174490                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.7                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                  979                       # number of replacements
system.l2cache.tags.tagsinuse            32139.396434                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   8901                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  979                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.091931                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           11                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9510.787102                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22617.609333                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000336                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.290246                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.690235                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.980817                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32161                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6811                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24710                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.981476                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               674686                       # Number of tag accesses
system.l2cache.tags.data_accesses              674686                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        18172                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        18172                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           31                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              31                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          7990                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7990                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        19756                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12909                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32665                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            19756                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            20899                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               40655                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           19756                       # number of overall hits
system.l2cache.overall_hits::cpu.data           20899                       # number of overall hits
system.l2cache.overall_hits::total              40655                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          547                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           547                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          573                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            573                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          441                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          158                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          599                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            441                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            731                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1172                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           441                       # number of overall misses
system.l2cache.overall_misses::cpu.data           731                       # number of overall misses
system.l2cache.overall_misses::total             1172                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13421000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13421000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     39957500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     39957500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     38095500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     16630500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     54726000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     38095500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     56588000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     94683500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     38095500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     56588000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     94683500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        18172                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        18172                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          578                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          578                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8563                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8563                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        20197                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        13067                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        33264                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        20197                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        21630                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           41827                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        20197                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        21630                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          41827                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.946367                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.946367                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.066916                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.066916                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.021835                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.012092                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.018007                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.021835                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.033796                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.028020                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.021835                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.033796                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.028020                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24535.648995                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24535.648995                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 69733.856894                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69733.856894                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 86384.353741                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 105256.329114                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 91362.270451                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 86384.353741                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 77411.764706                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 80787.969283                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 86384.353741                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 77411.764706                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 80787.969283                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             469                       # number of writebacks
system.l2cache.writebacks::total                  469                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          547                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          547                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          573                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          573                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          441                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          158                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          599                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          441                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          731                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1172                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          441                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          731                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1172                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          365                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          365                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          135                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          500                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      7950999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      7950999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     34227500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     34227500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     33685500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     15050500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     48736000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     33685500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     49278000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     82963500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     33685500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     49278000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     82963500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     79752500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     79752500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     79752500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     79752500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.946367                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.946367                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.066916                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.066916                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.021835                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.012092                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.018007                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.021835                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.033796                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.028020                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.021835                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.033796                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.028020                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14535.647166                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14535.647166                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 59733.856894                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 59733.856894                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 76384.353741                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 95256.329114                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 81362.270451                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 76384.353741                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 67411.764706                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 70787.969283                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 76384.353741                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 67411.764706                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 70787.969283                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data       159505                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total       159505                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         23931                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        22845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               23910                       # Transaction distribution
system.membus.trans_dist::ReadResp              24509                       # Transaction distribution
system.membus.trans_dist::WriteReq                135                       # Transaction distribution
system.membus.trans_dist::WriteResp               135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          469                       # Transaction distribution
system.membus.trans_dist::CleanEvict              510                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              633                       # Transaction distribution
system.membus.trans_dist::ReadExReq               487                       # Transaction distribution
system.membus.trans_dist::ReadExResp              487                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           599                       # Transaction distribution
system.membus.trans_dist::MessageReq              123                       # Transaction distribution
system.membus.trans_dist::MessageResp             123                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         3784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4784                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         5180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         5180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        20713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        20713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  30923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port        99520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       100044                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        18424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        18424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  119320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            21197                       # Total snoops (count)
system.membus.snoopTraffic                     169576                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             25887                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.820219                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.384013                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4654     17.98%     17.98% # Request fanout histogram
system.membus.snoop_fanout::1                   21233     82.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               25887                       # Request fanout histogram
system.membus.reqLayer0.occupancy              309500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14059999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              123000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              61500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3352250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5208118                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           18925179                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4791280559000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001875                       # Number of seconds simulated
sim_ticks                                  1875416000                       # Number of ticks simulated
final_tick                               4791906237500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               87267580                       # Simulator instruction rate (inst/s)
host_op_rate                                203917191                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              110150443                       # Simulator tick rate (ticks/s)
host_mem_usage                                1492604                       # Number of bytes of host memory used
host_seconds                                    17.03                       # Real time elapsed on the host
sim_insts                                  1485811643                       # Number of instructions simulated
sim_ops                                    3471881930                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        27688                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          544                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           29440                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           54528                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             112200                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        29440                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         29440                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        37312                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           37312                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         3461                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           68                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              460                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              852                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4841                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           583                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                583                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     14763658                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       290069                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           15697851                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           29075149                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              59826726                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      15697851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         15697851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        19895319                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             19895319                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        19895319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     14763658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       290069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          15697851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          29075149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             79722046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4841                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        583                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4841                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      583                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 309824                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   36864                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  112200                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                37312                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                85                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1               102                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                30                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                50                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               430                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               527                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1321                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               272                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8              1077                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               153                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              176                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11              107                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               65                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               81                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              252                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15              113                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                44                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                45                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                23                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                16                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                 9                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                20                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                19                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                69                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               34                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11                9                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               33                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14              122                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               77                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1873486500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3529                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1312                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  583                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4619                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     200                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      19                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     37                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     35                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1429                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    242.832750                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   145.492813                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   282.847215                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          672     47.03%     47.03% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          322     22.53%     69.56% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          144     10.08%     79.64% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           62      4.34%     83.97% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           42      2.94%     86.91% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           41      2.87%     89.78% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           31      2.17%     91.95% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           24      1.68%     93.63% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           91      6.37%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1429                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     133.428571                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     82.619053                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    133.880607                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::0-31              5     14.29%     14.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-63            13     37.14%     51.43% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-95             3      8.57%     60.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-127            2      5.71%     65.71% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-159            1      2.86%     68.57% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-255            4     11.43%     80.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::256-287            2      5.71%     85.71% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::320-351            3      8.57%     94.29% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::352-383            1      2.86%     97.14% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::544-575            1      2.86%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            35                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.457143                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.436600                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.852086                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               27     77.14%     77.14% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18                8     22.86%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            35                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     96800500                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               187569250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   24205000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     19995.97                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                38745.97                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       165.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        19.66                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     59.83                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     19.90                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.44                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.29                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.15                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3714                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     277                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 76.72                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                47.51                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     345406.80                       # Average gap between requests
system.mem_cntrl.pageHitRate                    73.58                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  5940480                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3149850                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                20149080                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                 944820                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         144440400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             79638690                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              4629120                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       507980010                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       153981120                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         52135020                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              973071960                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            518.856595                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1685020250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      5946000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      61214000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    175626250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    400987000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     119660500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1113959250                       # Time in different power states
system.mem_cntrl_1.actEnergy                  4276860                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2273205                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                14465640                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                2061900                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         140752560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             59901300                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              5925600                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       427198470                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       177299520                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         97715520                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              932077935                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            496.997965                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1722871000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      9786000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      59750000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    330754250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    460924750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      77712750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    936722500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  701978                       # Number of BP lookups
system.cpu.branchPred.condPredicted            701978                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             82188                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               540964                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   71256                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              17230                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.291941                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          540964                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             140154                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           400810                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        58620                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      566835                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      361979                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14653                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3240                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      442837                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1993                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3134170500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3750832                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             907088                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3213324                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      701978                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             211410                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2420591                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  178298                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      74522                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2628                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         63775                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           38                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    433853                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 32435                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     930                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3557799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.764909                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.113698                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2557000     71.87%     71.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    89325      2.51%     74.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    48556      1.36%     75.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    56877      1.60%     77.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    56873      1.60%     78.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    50795      1.43%     80.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    49615      1.39%     81.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    47099      1.32%     83.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   601659     16.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3557799                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.187153                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.856696                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   858126                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1783448                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    721919                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                105157                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  89149                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5643420                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  89149                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   926384                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  861896                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         443625                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    752500                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                484245                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5285527                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4713                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  40280                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  50387                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 363219                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5801091                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13272343                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8170848                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             17523                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3159709                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2641391                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              21735                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          21766                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    441359                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               686259                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              444518                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             52484                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            45485                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4676404                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               25357                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4049127                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             32823                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1884592                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2749311                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           8213                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3557799                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.138099                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.012985                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2365709     66.49%     66.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              308262      8.66%     75.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              201672      5.67%     80.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              161058      4.53%     85.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              147862      4.16%     89.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              134258      3.77%     93.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              123408      3.47%     96.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               73399      2.06%     98.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               42171      1.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3557799                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   40311     68.32%     68.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     68.32% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    84      0.14%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.46% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13282     22.51%     90.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5258      8.91%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                25      0.04%     99.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               46      0.08%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             56284      1.39%      1.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3003122     74.17%     75.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2385      0.06%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3269      0.08%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4292      0.11%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               597425     14.75%     90.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              380142      9.39%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2018      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            190      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4049127                       # Type of FU issued
system.cpu.iq.rate                           1.079528                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       59006                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014573                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11733930                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6571389                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3785517                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               13952                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              16621                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5857                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4044971                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6878                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            49869                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       275577                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1013                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1715                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       140583                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2136                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3106                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  89149                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  448216                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                232575                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4701804                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              8254                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                686259                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               444518                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              23248                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1945                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                229843                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1715                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          23548                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        87709                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               111257                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3862716                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                551960                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            168694                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            43                       # number of nop insts executed
system.cpu.iew.exec_refs                       910632                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   387061                       # Number of branches executed
system.cpu.iew.exec_stores                     358672                       # Number of stores executed
system.cpu.iew.exec_rate                     1.029829                       # Inst execution rate
system.cpu.iew.wb_sent                        3818377                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3791374                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2496571                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4016384                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.010809                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621597                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1883095                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17144                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             85372                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3246065                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.867874                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.962040                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2404436     74.07%     74.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       301075      9.28%     83.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       119922      3.69%     87.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       121263      3.74%     90.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        69216      2.13%     92.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        43325      1.33%     94.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        28002      0.86%     95.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19643      0.61%     95.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       139183      4.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3246065                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1511543                       # Number of instructions committed
system.cpu.commit.committedOps                2817174                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         714618                       # Number of memory references committed
system.cpu.commit.loads                        410683                       # Number of loads committed
system.cpu.commit.membars                        1262                       # Number of memory barriers committed
system.cpu.commit.branches                     303026                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3119                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2788789                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30760                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24613      0.87%      0.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2070506     73.50%     74.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2072      0.07%     74.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3007      0.11%     74.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2358      0.08%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          410095     14.56%     89.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         303935     10.79%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          588      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2817174                       # Class of committed instruction
system.cpu.commit.bw_lim_events                139183                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7798563                       # The number of ROB reads
system.cpu.rob.rob_writes                     9718339                       # The number of ROB writes
system.cpu.timesIdled                           11455                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          193033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1511543                       # Number of Instructions Simulated
system.cpu.committedOps                       2817174                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.481459                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.481459                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.402989                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.402989                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5720580                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3018200                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      9348                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4952                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1759842                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1131297                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1756666                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  20052                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             34262                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              812647                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35286                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.030295                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          761                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1635030                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1635030                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       452792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          452792                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       289161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         289161                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          843                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           843                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        741953                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           741953                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       742796                       # number of overall hits
system.cpu.dcache.overall_hits::total          742796                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38360                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14763                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14763                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4465                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4465                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        53123                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          53123                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        57588                       # number of overall misses
system.cpu.dcache.overall_misses::total         57588                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    469017500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    469017500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    249081976                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    249081976                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    718099476                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    718099476                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    718099476                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    718099476                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       491152                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       491152                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       303924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       303924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5308                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5308                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       795076                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       795076                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       800384                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800384                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.078102                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.078102                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.048575                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.048575                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.841183                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.841183                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.066815                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066815                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.071950                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071950                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12226.733577                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12226.733577                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16872.043352                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16872.043352                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13517.675508                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13517.675508                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12469.602626                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12469.602626                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3648                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               466                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.828326                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            6                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        27747                       # number of writebacks
system.cpu.dcache.writebacks::total             27747                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        22283                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22283                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          122                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        22405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22405                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        22405                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22405                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        16077                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16077                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14641                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14641                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4465                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4465                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30718                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30718                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        35183                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        35183                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          365                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    217123000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    217123000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    232360476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    232360476                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     55977000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     55977000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    449483476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    449483476                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    505460476                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    505460476                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     84132500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     84132500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     84132500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     84132500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032733                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.048173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.841183                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.841183                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038635                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038635                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043958                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043958                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13505.193755                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13505.193755                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15870.533160                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15870.533160                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12536.842105                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12536.842105                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14632.576209                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14632.576209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14366.611034                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14366.611034                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data       168265                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       168265                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             32397                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.349008                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              405759                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32907                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.330477                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.349008                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.998729                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998729                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            900164                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           900164                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       397438                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          397438                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        397438                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           397438                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       397438                       # number of overall hits
system.cpu.icache.overall_hits::total          397438                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        36415                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36415                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        36415                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36415                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        36415                       # number of overall misses
system.cpu.icache.overall_misses::total         36415                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    490033997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    490033997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    490033997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    490033997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    490033997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    490033997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       433853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       433853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       433853                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       433853                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       433853                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       433853                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.083934                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.083934                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.083934                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.083934                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.083934                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.083934                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13456.927008                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13456.927008                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13456.927008                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13456.927008                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13456.927008                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13456.927008                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          245                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.136364                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          503                       # number of writebacks
system.cpu.icache.writebacks::total               503                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3957                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3957                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3957                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3957                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3957                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3957                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        32458                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32458                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        32458                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32458                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        32458                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32458                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    424871497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    424871497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    424871497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    424871497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    424871497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    424871497                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074813                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074813                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074813                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074813                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074813                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074813                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13089.885298                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13089.885298                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13089.885298                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13089.885298                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13089.885298                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13089.885298                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  365                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 365                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 127                       # Transaction distribution
system.iobus.trans_dist::WriteResp                127                       # Transaction distribution
system.iobus.trans_dist::MessageReq               123                       # Transaction distribution
system.iobus.trans_dist::MessageResp              123                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          246                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1230                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      984                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               123000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              309500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              428500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               61500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         134302                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        67497                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          876                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            19535                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        19175                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops          360                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                33390                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               62302                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 135                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                135                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         28833                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             39011                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               918                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              918                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13725                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13725                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          52998                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        97224                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       114565                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  211789                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2103808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      4040492                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6144300                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             43241                       # Total snoops (count)
system.l2bus.snoopTraffic                      114784                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             102349                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.202914                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.410824                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    81941     80.06%     80.06% # Request fanout histogram
system.l2bus.snoop_fanout::1                    20048     19.59%     99.65% # Request fanout histogram
system.l2bus.snoop_fanout::2                      360      0.35%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               102349                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             95718500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.1                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            8940998                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            48724924                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            52295484                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1183                       # number of replacements
system.l2cache.tags.tagsinuse            32151.780921                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3340855                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33366                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               100.127525                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           11                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9494.661457                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22646.119464                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000336                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.289754                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.691105                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.981194                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32183                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          337                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         7332                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        24507                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.982147                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1074328                       # Number of tag accesses
system.l2cache.tags.data_accesses             1074328                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        28250                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        28250                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           64                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              64                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         12963                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            12963                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        31909                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        20313                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        52222                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            31909                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            33276                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               65185                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           31909                       # number of overall hits
system.l2cache.overall_hits::cpu.data           33276                       # number of overall hits
system.l2cache.overall_hits::total              65185                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          854                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           854                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          761                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            761                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          460                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          224                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          684                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            460                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            985                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1445                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           460                       # number of overall misses
system.l2cache.overall_misses::cpu.data           985                       # number of overall misses
system.l2cache.overall_misses::total             1445                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     20969500                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     20969500                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     52207500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     52207500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     40273000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     26379000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     66652000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     40273000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     78586500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    118859500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     40273000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     78586500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    118859500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        28250                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        28250                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          918                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          918                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13724                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13724                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        32369                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        20537                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        52906                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        32369                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        34261                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           66630                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        32369                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        34261                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          66630                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.930283                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.930283                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.055450                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.055450                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.014211                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.010907                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.012929                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.014211                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.028750                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.021687                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.014211                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.028750                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.021687                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24554.449649                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24554.449649                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 68603.810775                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68603.810775                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst        87550                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 117763.392857                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 97444.444444                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst        87550                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 79783.248731                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 82255.709343                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst        87550                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 79783.248731                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 82255.709343                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             583                       # number of writebacks
system.l2cache.writebacks::total                  583                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          854                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          854                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          761                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          761                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          460                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          224                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          684                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          460                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          985                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1445                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          460                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          985                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1445                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          365                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          365                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          135                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          135                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          500                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12429497                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12429497                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     44597500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     44597500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     35673000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     24139000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     59812000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     35673000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     68736500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    104409500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     35673000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     68736500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    104409500                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     79752500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     79752500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     79752500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     79752500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.930283                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.930283                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.055450                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.055450                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.014211                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.010907                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012929                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.014211                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.028750                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.021687                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.014211                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.028750                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.021687                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14554.446136                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14554.446136                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58603.810775                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58603.810775                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst        77550                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 107763.392857                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 87444.444444                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst        77550                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 69783.248731                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 72255.709343                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst        77550                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 69783.248731                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 72255.709343                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data       159505                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total       159505                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         36507                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        35195                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               36866                       # Transaction distribution
system.membus.trans_dist::ReadResp              37550                       # Transaction distribution
system.membus.trans_dist::WriteReq                135                       # Transaction distribution
system.membus.trans_dist::WriteResp               135                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          583                       # Transaction distribution
system.membus.trans_dist::CleanEvict              600                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              987                       # Transaction distribution
system.membus.trans_dist::ReadExReq               628                       # Transaction distribution
system.membus.trans_dist::ReadExResp              628                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           684                       # Transaction distribution
system.membus.trans_dist::MessageReq              123                       # Transaction distribution
system.membus.trans_dist::MessageResp             123                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         7645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         7645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        32385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        32385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          492                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       121280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       121804                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        27688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        27688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  150528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            32972                       # Total snoops (count)
system.membus.snoopTraffic                     263776                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39423                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.837709                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.368722                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6398     16.23%     16.23% # Request fanout histogram
system.membus.snoop_fanout::1                   33025     83.77%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               39423                       # Request fanout histogram
system.membus.reqLayer0.occupancy              309500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            21158997                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              123000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              61500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3951750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            7723729                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy           29695399                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4791906237500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
