#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Tue Jun 21 15:21:47 2022
# Process ID: 17505
# Current directory: /afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim
# Command line: vivado -proj test.dir/file.xpr
# Log file: /afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/vivado.log
# Journal file: /afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/test.dir/test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data1/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 6622.578 ; gain = 117.117 ; free physical = 124 ; free virtual = 5951
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/test.dir/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/test.dir/test.sim/sim_1/behav/xsim/input1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/test.dir/test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/test.dir/test.sim/sim_1/behav/xsim'
xelab -wto 9df6893f79994c88aae7a70f073ccae9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /data1/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9df6893f79994c88aae7a70f073ccae9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/test.dir/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /testbench/Fi was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /testbench/Fo was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
add_wave: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6793.246 ; gain = 34.012 ; free physical = 3690 ; free virtual = 5933
# run 1000ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 6793.246 ; gain = 99.059 ; free physical = 3688 ; free virtual = 5932
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 6793.246 ; gain = 108.020 ; free physical = 3688 ; free virtual = 5932
run 1000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 6793.246 ; gain = 0.000 ; free physical = 3613 ; free virtual = 5919
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 6793.246 ; gain = 0.000 ; free physical = 3638 ; free virtual = 5925
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/test.dir/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/test.dir/test.sim/sim_1/behav/xsim/input1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/test.dir/test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/test.dir/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/test.dir/test.sim/sim_1/behav/xsim'
xelab -wto 9df6893f79994c88aae7a70f073ccae9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /data1/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9df6893f79994c88aae7a70f073ccae9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 6793.246 ; gain = 0.000 ; free physical = 3694 ; free virtual = 5911
run 100 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6793.246 ; gain = 0.000 ; free physical = 3685 ; free virtual = 5922
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/test.dir/test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/test.dir/test.sim/sim_1/behav/xsim/input1.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/test.dir/test.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/test.dir/test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/cern.ch/user/m/millerca/vivado_hls/vhdl_sim/test.dir/test.sim/sim_1/behav/xsim'
xelab -wto 9df6893f79994c88aae7a70f073ccae9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /data1/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 9df6893f79994c88aae7a70f073ccae9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 6793.246 ; gain = 0.000 ; free physical = 3708 ; free virtual = 5925
