# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
# Configuration file for running experiments
# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =
# timeout_each_job : FPGA Task script splits fpga flow into multiple jobs
# Each job execute fpga_flow script on combination of architecture & benchmark
# timeout_each_job is timeout for each job
# = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =

[GENERAL]
run_engine=openfpga_shell
power_tech_file = ${PATH:OPENFPGA_PATH}/openfpga_flow/tech/PTM_45nm/45nm.xml
power_analysis =false
spice_output=false
verilog_output=true
timeout_each_job = 20*60
fpga_flow=yosys_vpr

[OpenFPGA_SHELL]
openfpga_shell_template=${PATH:OPENFPGA_PATH}/openfpga-test-runs/FPL_2025/scripts/openfpga_shell_scripts/no_noc_example_script.openfpga
# openfpga_arch_file=${PATH:OPENFPGA_PATH}/openfpga-test-runs/FPL_2025/arch/axis_router_openfpga.xml
openfpga_arch_file=/mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/FPL_2025/arch/openfpga_arch/base_openfpga.xml
openfpga_sim_setting_file=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_simulation_settings/fixed_sim_openfpga.xml

# VPR parameterq
openfpga_vpr_device_layout=xlarge

[ARCHITECTURES]
arch0=${PATH:OPENFPGA_PATH}/openfpga-test-runs/FPL_2025/arch/vpr_arch/base_arch.xml
#arch0=/mnt/vault1/rsunketa/OpenFPGA/openfpga-test-runs/FPL_2025/arch/base_arch.xml

# [BENCHMARKS]
# bench0=${PATH:OPENFPGA_PATH}/openfpga-test-runs/FPL_2025/mlp_controller/mlp_controller_no_noc.v

# [SYNTHESIS_PARAM]
# # Yosys script parameters
# bench_yosys_cell_sim_verilog_common=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm_cell_sim.v
# # bench_yosys_common=${PATH:OPENFPGA_PATH}/openfpga-test-runs/FPL_2025/scripts/yosys_scripts/ys_tmpl_yosys_vpr_noc_benchmarks_flow.ys
# bench_yosys_common=${PATH:OPENFPGA_PATH}/openfpga-test-runs/FPL_2025/scripts/yosys_scripts/ys_tmpl_nonnoc_mvm_mlp_flow.ys
# # bench_yosys_rewrite_common=${PATH:TASK_DIR}/yosys-scripts/ys_tmpl_yosys_vpr_flow_with_rewrite.ys;${PATH:TASK_DIR}/yosys-scripts/ys_tmpl_rewrite_flow.ys
# bench_yosys_dsp_map_verilog_common=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_dsp_map.v
# bench_yosys_dsp_map_parameters_common=-D DSP_A_MAXWIDTH=36 -D DSP_B_MAXWIDTH=36 -D DSP_A_MINWIDTH=2 -D DSP_B_MINWIDTH=2 -D DSP_NAME=mult_36x36
# bench0_top = mvm_no_noc

[BENCHMARKS]
# RTL netlists from IWLS 2005 benchmark release
bench0=/mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/FPL_2025/mlp_controller/mlp_controller_no_noc.v, /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/FPL_2025/mlp_controller/axis_passthrough.sv
# , /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/FPL_2025/mlp_controller/axis_serdes_shims.sv, /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/FPL_2025/mlp_controller/components.v, /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/FPL_2025/mlp_controller/dcfifo_agilex7.sv, /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/FPL_2025/mlp_controller/dcfifo_mixed_width_agilex7.sv, /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/FPL_2025/mlp_controller/dpe.v, /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/FPL_2025/mlp_controller/fifo_agilex7.sv, /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/FPL_2025/mlp_controller/mvm_no_noc.sv, /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/FPL_2025/mlp_controller/reduce.v, /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/FPL_2025/mlp_controller/rtl_mvm.v, /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/FPL_2025/mlp_controller/datapath.v, /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/FPL_2025/mlp_controller/accum.v, /mnt/vault1/mfaroo19/OpenFPGA/openfpga-test-runs/FPL_2025/mlp_controller/memory_block.sv


[SYNTHESIS_PARAM]

bench0_top = router_wrap

bench0_yosys = ${PATH:OPENFPGA_PATH}/openfpga_flow/misc/ys_tmpl_yosys_vpr_bram_dsp_dff_flow.ys
# Yosys script parameters
bench_read_verilog_options_common = -nolatches
bench_yosys_cell_sim_verilog_common=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm_cell_sim.v
bench_yosys_dff_map_verilog_common=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_fracff_40nm_dff_map.v
bench_yosys_bram_map_rules_common=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_bram.txt
bench_yosys_bram_map_verilog_common=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_bram_map.v
bench_yosys_dsp_map_verilog_common=${PATH:OPENFPGA_PATH}/openfpga_flow/openfpga_yosys_techlib/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm_dsp_map.v
bench_yosys_dsp_map_parameters_common=-D DSP_A_MAXWIDTH=36 -D DSP_B_MAXWIDTH=36 -D DSP_A_MINWIDTH=2 -D DSP_B_MINWIDTH=2 -D DSP_NAME=mult_36x36



[SCRIPT_PARAM_MIN_ROUTE_CHAN_WIDTH]
#end_flow_with_test=
#vpr_fpga_verilog_formal_verification_top_netlist=