
Adivinanzas1a5_UartIT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003098  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000db8  080031a4  080031a4  000131a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f5c  08003f5c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003f5c  08003f5c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003f5c  08003f5c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f5c  08003f5c  00013f5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f60  08003f60  00013f60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003f64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  20000070  08003fd4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000178  08003fd4  00020178  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006732  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000179a  00000000  00000000  000267cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f0  00000000  00000000  00027f68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000658  00000000  00000000  00028658  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017278  00000000  00000000  00028cb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007f7b  00000000  00000000  0003ff28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082800  00000000  00000000  00047ea3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ca6a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001f20  00000000  00000000  000ca6f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	0800318c 	.word	0x0800318c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	0800318c 	.word	0x0800318c

0800014c <printLine>:
    //
    uartBufLenght = snprintf(uartBuf, sizeof(uartBuf), "%s", text);
    HAL_UART_Transmit(&huart2, (uint8_t*)uartBuf, uartBufLenght, 100);
}

void printLine(char* text) {
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
    //
    uartBufLenght = snprintf(uartBuf, sizeof(uartBuf), "\n\r%s", text);
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	4a0a      	ldr	r2, [pc, #40]	; (8000180 <printLine+0x34>)
 8000158:	2164      	movs	r1, #100	; 0x64
 800015a:	480a      	ldr	r0, [pc, #40]	; (8000184 <printLine+0x38>)
 800015c:	f002 fb02 	bl	8002764 <sniprintf>
 8000160:	4603      	mov	r3, r0
 8000162:	4a09      	ldr	r2, [pc, #36]	; (8000188 <printLine+0x3c>)
 8000164:	6013      	str	r3, [r2, #0]
    HAL_UART_Transmit(&huart2, (uint8_t*)uartBuf, uartBufLenght, 100);
 8000166:	4b08      	ldr	r3, [pc, #32]	; (8000188 <printLine+0x3c>)
 8000168:	681b      	ldr	r3, [r3, #0]
 800016a:	b29a      	uxth	r2, r3
 800016c:	2364      	movs	r3, #100	; 0x64
 800016e:	4905      	ldr	r1, [pc, #20]	; (8000184 <printLine+0x38>)
 8000170:	4806      	ldr	r0, [pc, #24]	; (800018c <printLine+0x40>)
 8000172:	f001 fdd6 	bl	8001d22 <HAL_UART_Transmit>
}
 8000176:	bf00      	nop
 8000178:	3708      	adds	r7, #8
 800017a:	46bd      	mov	sp, r7
 800017c:	bd80      	pop	{r7, pc}
 800017e:	bf00      	nop
 8000180:	080031a8 	.word	0x080031a8
 8000184:	2000008c 	.word	0x2000008c
 8000188:	200000f0 	.word	0x200000f0
 800018c:	200000f4 	.word	0x200000f4

08000190 <printTextValue>:

void printTextValue(char* text, uint32_t value) {
 8000190:	b580      	push	{r7, lr}
 8000192:	b084      	sub	sp, #16
 8000194:	af02      	add	r7, sp, #8
 8000196:	6078      	str	r0, [r7, #4]
 8000198:	6039      	str	r1, [r7, #0]
    //
    uartBufLenght = snprintf(uartBuf, sizeof(uartBuf), "%s: %u", text, (unsigned int)value);
 800019a:	683b      	ldr	r3, [r7, #0]
 800019c:	9300      	str	r3, [sp, #0]
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	4a09      	ldr	r2, [pc, #36]	; (80001c8 <printTextValue+0x38>)
 80001a2:	2164      	movs	r1, #100	; 0x64
 80001a4:	4809      	ldr	r0, [pc, #36]	; (80001cc <printTextValue+0x3c>)
 80001a6:	f002 fadd 	bl	8002764 <sniprintf>
 80001aa:	4603      	mov	r3, r0
 80001ac:	4a08      	ldr	r2, [pc, #32]	; (80001d0 <printTextValue+0x40>)
 80001ae:	6013      	str	r3, [r2, #0]
    HAL_UART_Transmit(&huart2, (uint8_t*)uartBuf, uartBufLenght, 100);
 80001b0:	4b07      	ldr	r3, [pc, #28]	; (80001d0 <printTextValue+0x40>)
 80001b2:	681b      	ldr	r3, [r3, #0]
 80001b4:	b29a      	uxth	r2, r3
 80001b6:	2364      	movs	r3, #100	; 0x64
 80001b8:	4904      	ldr	r1, [pc, #16]	; (80001cc <printTextValue+0x3c>)
 80001ba:	4806      	ldr	r0, [pc, #24]	; (80001d4 <printTextValue+0x44>)
 80001bc:	f001 fdb1 	bl	8001d22 <HAL_UART_Transmit>
}
 80001c0:	bf00      	nop
 80001c2:	3708      	adds	r7, #8
 80001c4:	46bd      	mov	sp, r7
 80001c6:	bd80      	pop	{r7, pc}
 80001c8:	080031b0 	.word	0x080031b0
 80001cc:	2000008c 	.word	0x2000008c
 80001d0:	200000f0 	.word	0x200000f0
 80001d4:	200000f4 	.word	0x200000f4

080001d8 <ImprimirMensajeGanador>:
    //
    uartBufLenght = snprintf(uartBuf, sizeof(uartBuf), " %u", (unsigned int)value);
    HAL_UART_Transmit(&huart2, (uint8_t*)uartBuf, uartBufLenght, 100);
}

void ImprimirMensajeGanador(char* nombre) {
 80001d8:	b580      	push	{r7, lr}
 80001da:	b09c      	sub	sp, #112	; 0x70
 80001dc:	af00      	add	r7, sp, #0
 80001de:	6078      	str	r0, [r7, #4]

    char buf[100];

    printLine("");
 80001e0:	4831      	ldr	r0, [pc, #196]	; (80002a8 <ImprimirMensajeGanador+0xd0>)
 80001e2:	f7ff ffb3 	bl	800014c <printLine>
    printLine("                          oooo$$$$$$$$$$$$oooo");
 80001e6:	4831      	ldr	r0, [pc, #196]	; (80002ac <ImprimirMensajeGanador+0xd4>)
 80001e8:	f7ff ffb0 	bl	800014c <printLine>
    printLine("                      oo$$$$$$$$$$$$$$$$$$$$$$$$o");
 80001ec:	4830      	ldr	r0, [pc, #192]	; (80002b0 <ImprimirMensajeGanador+0xd8>)
 80001ee:	f7ff ffad 	bl	800014c <printLine>
    printLine("                   oo$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$o         o$   $$ o$");
 80001f2:	4830      	ldr	r0, [pc, #192]	; (80002b4 <ImprimirMensajeGanador+0xdc>)
 80001f4:	f7ff ffaa 	bl	800014c <printLine>
    printLine("   o $ oo        o$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$o       $$ $$ $$o$");
 80001f8:	482f      	ldr	r0, [pc, #188]	; (80002b8 <ImprimirMensajeGanador+0xe0>)
 80001fa:	f7ff ffa7 	bl	800014c <printLine>
    printLine("oo $ $ ~$      o$$$$$$$$$    $$$$$$$$$$$$$    $$$$$$$$$o       $$$o$$o$");
 80001fe:	482f      	ldr	r0, [pc, #188]	; (80002bc <ImprimirMensajeGanador+0xe4>)
 8000200:	f7ff ffa4 	bl	800014c <printLine>
    printLine("~$$$$$$o$     o$$$$$$$$$      $$$$$$$$$$$      $$$$$$$$$$o    $$$$$$$$");
 8000204:	482e      	ldr	r0, [pc, #184]	; (80002c0 <ImprimirMensajeGanador+0xe8>)
 8000206:	f7ff ffa1 	bl	800014c <printLine>
    printLine("  $$$$$$$    $$$$$$$$$$$      $$$$$$$$$$$      $$$$$$$$$$$$$$$$$$$$$$$");
 800020a:	482e      	ldr	r0, [pc, #184]	; (80002c4 <ImprimirMensajeGanador+0xec>)
 800020c:	f7ff ff9e 	bl	800014c <printLine>
    printLine("  $$$$$$$$$$$$$$$$$$$$$$$    $$$$$$$$$$$$$    $$$$$$$$$$$$$$  ~~~$$$");
 8000210:	482d      	ldr	r0, [pc, #180]	; (80002c8 <ImprimirMensajeGanador+0xf0>)
 8000212:	f7ff ff9b 	bl	800014c <printLine>
    printLine("   ~$$$~~~$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$     ~$$$");
 8000216:	482d      	ldr	r0, [pc, #180]	; (80002cc <ImprimirMensajeGanador+0xf4>)
 8000218:	f7ff ff98 	bl	800014c <printLine>
    printLine("    $$$   o$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$     ~$$$o");
 800021c:	482c      	ldr	r0, [pc, #176]	; (80002d0 <ImprimirMensajeGanador+0xf8>)
 800021e:	f7ff ff95 	bl	800014c <printLine>
    printLine("   o$$~   $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$       $$$o");
 8000222:	482c      	ldr	r0, [pc, #176]	; (80002d4 <ImprimirMensajeGanador+0xfc>)
 8000224:	f7ff ff92 	bl	800014c <printLine>
    printLine("   $$$    $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$" "$$$$$$ooooo$$$$o");
 8000228:	482b      	ldr	r0, [pc, #172]	; (80002d8 <ImprimirMensajeGanador+0x100>)
 800022a:	f7ff ff8f 	bl	800014c <printLine>
    printLine("  o$$$oooo$$$$$  $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$   o$$$$$$$$$$$$$$$$$");
 800022e:	482b      	ldr	r0, [pc, #172]	; (80002dc <ImprimirMensajeGanador+0x104>)
 8000230:	f7ff ff8c 	bl	800014c <printLine>
    printLine("  $$$$$$$$~$$$$   $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$     $$$$~~~~~~~~");
 8000234:	482a      	ldr	r0, [pc, #168]	; (80002e0 <ImprimirMensajeGanador+0x108>)
 8000236:	f7ff ff89 	bl	800014c <printLine>
    printLine(" ~~~~       $$$$    ~$$$$$$$$$$$$$$$$$$$$$$$$$$$$~      o$$$");
 800023a:	482a      	ldr	r0, [pc, #168]	; (80002e4 <ImprimirMensajeGanador+0x10c>)
 800023c:	f7ff ff86 	bl	800014c <printLine>
    printLine("            ~$$$o     ~~~$$$$$$$$$$$$$$$$$$~$$~         $$$");
 8000240:	4829      	ldr	r0, [pc, #164]	; (80002e8 <ImprimirMensajeGanador+0x110>)
 8000242:	f7ff ff83 	bl	800014c <printLine>
    printLine("              $$$o          ~$$~~$$$$$$~~~~           o$$$");
 8000246:	4829      	ldr	r0, [pc, #164]	; (80002ec <ImprimirMensajeGanador+0x114>)
 8000248:	f7ff ff80 	bl	800014c <printLine>
    printLine("               $$$$o                                o$$$~");
 800024c:	4828      	ldr	r0, [pc, #160]	; (80002f0 <ImprimirMensajeGanador+0x118>)
 800024e:	f7ff ff7d 	bl	800014c <printLine>
    printLine("                ~$$$$o      o$$$$$$o~$$$$o        o$$$$");
 8000252:	4828      	ldr	r0, [pc, #160]	; (80002f4 <ImprimirMensajeGanador+0x11c>)
 8000254:	f7ff ff7a 	bl	800014c <printLine>
    printLine("                  ~$$$$$oo     ~~$$$$o$$$$$o   o$$$$~~");
 8000258:	4827      	ldr	r0, [pc, #156]	; (80002f8 <ImprimirMensajeGanador+0x120>)
 800025a:	f7ff ff77 	bl	800014c <printLine>
    printLine("                     ~~$$$$$oooo  ~$$$o$$$$$$$$$~~~");
 800025e:	4827      	ldr	r0, [pc, #156]	; (80002fc <ImprimirMensajeGanador+0x124>)
 8000260:	f7ff ff74 	bl	800014c <printLine>
    printLine("                        ~~$$$$$$$oo $$$$$$$$$$");
 8000264:	4826      	ldr	r0, [pc, #152]	; (8000300 <ImprimirMensajeGanador+0x128>)
 8000266:	f7ff ff71 	bl	800014c <printLine>
    printLine("                                ~~~~$$$$$$$$$$$");
 800026a:	4826      	ldr	r0, [pc, #152]	; (8000304 <ImprimirMensajeGanador+0x12c>)
 800026c:	f7ff ff6e 	bl	800014c <printLine>
    printLine("                                    $$$$$$$$$$$$");
 8000270:	4825      	ldr	r0, [pc, #148]	; (8000308 <ImprimirMensajeGanador+0x130>)
 8000272:	f7ff ff6b 	bl	800014c <printLine>
    printLine("                                     $$$$$$$$$$~");
 8000276:	4825      	ldr	r0, [pc, #148]	; (800030c <ImprimirMensajeGanador+0x134>)
 8000278:	f7ff ff68 	bl	800014c <printLine>
    printLine("                                      ~$$$~~  ");
 800027c:	4824      	ldr	r0, [pc, #144]	; (8000310 <ImprimirMensajeGanador+0x138>)
 800027e:	f7ff ff65 	bl	800014c <printLine>
    printLine("");
 8000282:	4809      	ldr	r0, [pc, #36]	; (80002a8 <ImprimirMensajeGanador+0xd0>)
 8000284:	f7ff ff62 	bl	800014c <printLine>
    snprintf(buf, sizeof(buf), "               ¡¡¡ Felicidades %s, adivinaste el numero !!!", nombre);
 8000288:	f107 000c 	add.w	r0, r7, #12
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	4a21      	ldr	r2, [pc, #132]	; (8000314 <ImprimirMensajeGanador+0x13c>)
 8000290:	2164      	movs	r1, #100	; 0x64
 8000292:	f002 fa67 	bl	8002764 <sniprintf>
    printLine(buf);
 8000296:	f107 030c 	add.w	r3, r7, #12
 800029a:	4618      	mov	r0, r3
 800029c:	f7ff ff56 	bl	800014c <printLine>
}
 80002a0:	bf00      	nop
 80002a2:	3770      	adds	r7, #112	; 0x70
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bd80      	pop	{r7, pc}
 80002a8:	080031bc 	.word	0x080031bc
 80002ac:	080031c0 	.word	0x080031c0
 80002b0:	080031f0 	.word	0x080031f0
 80002b4:	08003224 	.word	0x08003224
 80002b8:	0800326c 	.word	0x0800326c
 80002bc:	080032b8 	.word	0x080032b8
 80002c0:	08003300 	.word	0x08003300
 80002c4:	08003348 	.word	0x08003348
 80002c8:	08003390 	.word	0x08003390
 80002cc:	080033d8 	.word	0x080033d8
 80002d0:	08003420 	.word	0x08003420
 80002d4:	08003468 	.word	0x08003468
 80002d8:	080034b4 	.word	0x080034b4
 80002dc:	080034fc 	.word	0x080034fc
 80002e0:	08003548 	.word	0x08003548
 80002e4:	08003590 	.word	0x08003590
 80002e8:	080035d0 	.word	0x080035d0
 80002ec:	0800360c 	.word	0x0800360c
 80002f0:	08003648 	.word	0x08003648
 80002f4:	08003684 	.word	0x08003684
 80002f8:	080036bc 	.word	0x080036bc
 80002fc:	080036f4 	.word	0x080036f4
 8000300:	08003728 	.word	0x08003728
 8000304:	08003758 	.word	0x08003758
 8000308:	08003788 	.word	0x08003788
 800030c:	080037bc 	.word	0x080037bc
 8000310:	080037f0 	.word	0x080037f0
 8000314:	08003820 	.word	0x08003820

08000318 <ImprimirMensajeNoGanador>:

/**
 *
 */
void ImprimirMensajeNoGanador(void){
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0
    printLine("");
 800031c:	4817      	ldr	r0, [pc, #92]	; (800037c <ImprimirMensajeNoGanador+0x64>)
 800031e:	f7ff ff15 	bl	800014c <printLine>
    printLine("       ###########");
 8000322:	4817      	ldr	r0, [pc, #92]	; (8000380 <ImprimirMensajeNoGanador+0x68>)
 8000324:	f7ff ff12 	bl	800014c <printLine>
    printLine("      ##         ##");
 8000328:	4816      	ldr	r0, [pc, #88]	; (8000384 <ImprimirMensajeNoGanador+0x6c>)
 800032a:	f7ff ff0f 	bl	800014c <printLine>
    printLine("      #  ~~   ~~  #");
 800032e:	4816      	ldr	r0, [pc, #88]	; (8000388 <ImprimirMensajeNoGanador+0x70>)
 8000330:	f7ff ff0c 	bl	800014c <printLine>
    printLine("      # (*)   (*) #");
 8000334:	4815      	ldr	r0, [pc, #84]	; (800038c <ImprimirMensajeNoGanador+0x74>)
 8000336:	f7ff ff09 	bl	800014c <printLine>
    printLine("      (     ^  '  )");
 800033a:	4815      	ldr	r0, [pc, #84]	; (8000390 <ImprimirMensajeNoGanador+0x78>)
 800033c:	f7ff ff06 	bl	800014c <printLine>
    printLine("       |         |");
 8000340:	4814      	ldr	r0, [pc, #80]	; (8000394 <ImprimirMensajeNoGanador+0x7c>)
 8000342:	f7ff ff03 	bl	800014c <printLine>
    printLine("       |  <===>  |");
 8000346:	4814      	ldr	r0, [pc, #80]	; (8000398 <ImprimirMensajeNoGanador+0x80>)
 8000348:	f7ff ff00 	bl	800014c <printLine>
    printLine("        \\       /");
 800034c:	4813      	ldr	r0, [pc, #76]	; (800039c <ImprimirMensajeNoGanador+0x84>)
 800034e:	f7ff fefd 	bl	800014c <printLine>
    printLine("       /  -----  \\");
 8000352:	4813      	ldr	r0, [pc, #76]	; (80003a0 <ImprimirMensajeNoGanador+0x88>)
 8000354:	f7ff fefa 	bl	800014c <printLine>
    printLine("    ---    \\X/    ---");
 8000358:	4812      	ldr	r0, [pc, #72]	; (80003a4 <ImprimirMensajeNoGanador+0x8c>)
 800035a:	f7ff fef7 	bl	800014c <printLine>
    printLine("   /       |x|       \\");
 800035e:	4812      	ldr	r0, [pc, #72]	; (80003a8 <ImprimirMensajeNoGanador+0x90>)
 8000360:	f7ff fef4 	bl	800014c <printLine>
    printLine("  |        |x|        |");
 8000364:	4811      	ldr	r0, [pc, #68]	; (80003ac <ImprimirMensajeNoGanador+0x94>)
 8000366:	f7ff fef1 	bl	800014c <printLine>
    printLine("");
 800036a:	4804      	ldr	r0, [pc, #16]	; (800037c <ImprimirMensajeNoGanador+0x64>)
 800036c:	f7ff feee 	bl	800014c <printLine>
    printLine("  Lo siento, esta vez no hubo suerte !!!");
 8000370:	480f      	ldr	r0, [pc, #60]	; (80003b0 <ImprimirMensajeNoGanador+0x98>)
 8000372:	f7ff feeb 	bl	800014c <printLine>
}
 8000376:	bf00      	nop
 8000378:	bd80      	pop	{r7, pc}
 800037a:	bf00      	nop
 800037c:	080031bc 	.word	0x080031bc
 8000380:	08003860 	.word	0x08003860
 8000384:	08003874 	.word	0x08003874
 8000388:	08003888 	.word	0x08003888
 800038c:	0800389c 	.word	0x0800389c
 8000390:	080038b0 	.word	0x080038b0
 8000394:	080038c4 	.word	0x080038c4
 8000398:	080038d8 	.word	0x080038d8
 800039c:	080038ec 	.word	0x080038ec
 80003a0:	08003900 	.word	0x08003900
 80003a4:	08003914 	.word	0x08003914
 80003a8:	0800392c 	.word	0x0800392c
 80003ac:	08003944 	.word	0x08003944
 80003b0:	0800395c 	.word	0x0800395c

080003b4 <ImprimirError>:

void ImprimirError (void) {
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0
    printLine("");
 80003b8:	480b      	ldr	r0, [pc, #44]	; (80003e8 <ImprimirError+0x34>)
 80003ba:	f7ff fec7 	bl	800014c <printLine>
    printLine("  _____    _____    _____    _____    _____ ");
 80003be:	480b      	ldr	r0, [pc, #44]	; (80003ec <ImprimirError+0x38>)
 80003c0:	f7ff fec4 	bl	800014c <printLine>
    printLine(" |  ___|  |  _  \\  |  _  \\  /     \\  |  _  \\");
 80003c4:	480a      	ldr	r0, [pc, #40]	; (80003f0 <ImprimirError+0x3c>)
 80003c6:	f7ff fec1 	bl	800014c <printLine>
    printLine(" |  ___|  |     /  |     /  |  |  |  |     /");
 80003ca:	480a      	ldr	r0, [pc, #40]	; (80003f4 <ImprimirError+0x40>)
 80003cc:	f7ff febe 	bl	800014c <printLine>
    printLine(" |_____|  |__|__\\  |__|__\\  \\_____/  |__|__\\");
 80003d0:	4809      	ldr	r0, [pc, #36]	; (80003f8 <ImprimirError+0x44>)
 80003d2:	f7ff febb 	bl	800014c <printLine>
    printLine("");
 80003d6:	4804      	ldr	r0, [pc, #16]	; (80003e8 <ImprimirError+0x34>)
 80003d8:	f7ff feb8 	bl	800014c <printLine>
    printLine("Dato ingresado invalido !!!");
 80003dc:	4807      	ldr	r0, [pc, #28]	; (80003fc <ImprimirError+0x48>)
 80003de:	f7ff feb5 	bl	800014c <printLine>
}
 80003e2:	bf00      	nop
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	080031bc 	.word	0x080031bc
 80003ec:	08003988 	.word	0x08003988
 80003f0:	080039b8 	.word	0x080039b8
 80003f4:	080039e8 	.word	0x080039e8
 80003f8:	08003a18 	.word	0x08003a18
 80003fc:	08003a48 	.word	0x08003a48

08000400 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b09e      	sub	sp, #120	; 0x78
 8000404:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000406:	f000 fc23 	bl	8000c50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800040a:	f000 f947 	bl	800069c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800040e:	f000 f9b1 	bl	8000774 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000412:	f000 f985 	bl	8000720 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */


  //HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart2, uint8_t *pData, uint16_t Size);

  HAL_UART_Receive_IT (&huart2, (uint8_t*)bufRx, sizeof(bufRx)); //Habilita IRQ por recepción de la UART
 8000416:	2201      	movs	r2, #1
 8000418:	4982      	ldr	r1, [pc, #520]	; (8000624 <main+0x224>)
 800041a:	4883      	ldr	r0, [pc, #524]	; (8000628 <main+0x228>)
 800041c:	f001 fd13 	bl	8001e46 <HAL_UART_Receive_IT>

  enum EStatesMain statesMain;      //Maquina de estados del MAIN

  flagEsc = 1; //Emula un reset (ESC) como condicion inicial (inicializacion)
 8000420:	4b82      	ldr	r3, [pc, #520]	; (800062c <main+0x22c>)
 8000422:	2201      	movs	r2, #1
 8000424:	701a      	strb	r2, [r3, #0]
  {
      char buf[100];
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (flagEsc) { //Reiniciar
 8000426:	4b81      	ldr	r3, [pc, #516]	; (800062c <main+0x22c>)
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	2b00      	cmp	r3, #0
 800042c:	d019      	beq.n	8000462 <main+0x62>
        memset(bufferName, 0x0, sizeof(bufferName));
 800042e:	2214      	movs	r2, #20
 8000430:	2100      	movs	r1, #0
 8000432:	487f      	ldr	r0, [pc, #508]	; (8000630 <main+0x230>)
 8000434:	f002 f98e 	bl	8002754 <memset>
        memset(bufferNumber, 0x0, sizeof(bufferNumber));
 8000438:	220a      	movs	r2, #10
 800043a:	2100      	movs	r1, #0
 800043c:	487d      	ldr	r0, [pc, #500]	; (8000634 <main+0x234>)
 800043e:	f002 f989 	bl	8002754 <memset>
        flagEsc = 0;
 8000442:	4b7a      	ldr	r3, [pc, #488]	; (800062c <main+0x22c>)
 8000444:	2200      	movs	r2, #0
 8000446:	701a      	strb	r2, [r3, #0]
        statesMain = MAIN_INIT_AND_REQUEST_NAME;
 8000448:	2300      	movs	r3, #0
 800044a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
        statesIrq = IRQ_IDLE;
 800044e:	4b7a      	ldr	r3, [pc, #488]	; (8000638 <main+0x238>)
 8000450:	2200      	movs	r2, #0
 8000452:	701a      	strb	r2, [r3, #0]
        bufferFullFlag = 0;
 8000454:	4b79      	ldr	r3, [pc, #484]	; (800063c <main+0x23c>)
 8000456:	2200      	movs	r2, #0
 8000458:	701a      	strb	r2, [r3, #0]
        indexBuf = 0;
 800045a:	4b79      	ldr	r3, [pc, #484]	; (8000640 <main+0x240>)
 800045c:	2200      	movs	r2, #0
 800045e:	701a      	strb	r2, [r3, #0]
 8000460:	e0dc      	b.n	800061c <main+0x21c>

    } else switch (statesMain){
 8000462:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8000466:	2b04      	cmp	r3, #4
 8000468:	f200 80d8 	bhi.w	800061c <main+0x21c>
 800046c:	a201      	add	r2, pc, #4	; (adr r2, 8000474 <main+0x74>)
 800046e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000472:	bf00      	nop
 8000474:	08000489 	.word	0x08000489
 8000478:	080004fd 	.word	0x080004fd
 800047c:	08000515 	.word	0x08000515
 8000480:	08000565 	.word	0x08000565
 8000484:	08000581 	.word	0x08000581

        case MAIN_INIT_AND_REQUEST_NAME:
            printLine("\x1b[2J"); //Clear the screen
 8000488:	486e      	ldr	r0, [pc, #440]	; (8000644 <main+0x244>)
 800048a:	f7ff fe5f 	bl	800014c <printLine>
            printLine("***************************************************************");
 800048e:	486e      	ldr	r0, [pc, #440]	; (8000648 <main+0x248>)
 8000490:	f7ff fe5c 	bl	800014c <printLine>
            printLine("* Universidad Escuela Colombiana de Ingenieria Julio Garavito *");
 8000494:	486d      	ldr	r0, [pc, #436]	; (800064c <main+0x24c>)
 8000496:	f7ff fe59 	bl	800014c <printLine>
            printLine("* DMIC - Javier Soto - 2022                                   *");
 800049a:	486d      	ldr	r0, [pc, #436]	; (8000650 <main+0x250>)
 800049c:	f7ff fe56 	bl	800014c <printLine>
            printLine("* Juego 'JUGUEMOS A LAS ADIVINANZAS - UART IT'                *");
 80004a0:	486c      	ldr	r0, [pc, #432]	; (8000654 <main+0x254>)
 80004a2:	f7ff fe53 	bl	800014c <printLine>
            printLine("* Desarrollado para una tarjeta NUCLE0-F103RB                 *");
 80004a6:	486c      	ldr	r0, [pc, #432]	; (8000658 <main+0x258>)
 80004a8:	f7ff fe50 	bl	800014c <printLine>
            printLine("***************************************************************");
 80004ac:	4866      	ldr	r0, [pc, #408]	; (8000648 <main+0x248>)
 80004ae:	f7ff fe4d 	bl	800014c <printLine>
            printLine("");
 80004b2:	486a      	ldr	r0, [pc, #424]	; (800065c <main+0x25c>)
 80004b4:	f7ff fe4a 	bl	800014c <printLine>
            printLine("- El sistema genera eco local de los caracteres recibidos");
 80004b8:	4869      	ldr	r0, [pc, #420]	; (8000660 <main+0x260>)
 80004ba:	f7ff fe47 	bl	800014c <printLine>
            printLine("  Deshabilite la opcion de eco local en su terminal");
 80004be:	4869      	ldr	r0, [pc, #420]	; (8000664 <main+0x264>)
 80004c0:	f7ff fe44 	bl	800014c <printLine>
            printLine("- Asegurese que su terminal use 'Control-H' (0x08) como 'Backspace'");
 80004c4:	4868      	ldr	r0, [pc, #416]	; (8000668 <main+0x268>)
 80004c6:	f7ff fe41 	bl	800014c <printLine>
            printLine("- Utilice el Backspace para borrar datos ingresados.");
 80004ca:	4868      	ldr	r0, [pc, #416]	; (800066c <main+0x26c>)
 80004cc:	f7ff fe3e 	bl	800014c <printLine>
            printLine("- El nombre se tomara automaticamente cuando el buffer este lleno");
 80004d0:	4867      	ldr	r0, [pc, #412]	; (8000670 <main+0x270>)
 80004d2:	f7ff fe3b 	bl	800014c <printLine>
            printLine("- El numero tiene un limite maximo de caracteres");
 80004d6:	4867      	ldr	r0, [pc, #412]	; (8000674 <main+0x274>)
 80004d8:	f7ff fe38 	bl	800014c <printLine>
            printLine("- Use la tecla 'Esc' para reiniciar la aplicacion");
 80004dc:	4866      	ldr	r0, [pc, #408]	; (8000678 <main+0x278>)
 80004de:	f7ff fe35 	bl	800014c <printLine>
            printLine("");
 80004e2:	485e      	ldr	r0, [pc, #376]	; (800065c <main+0x25c>)
 80004e4:	f7ff fe32 	bl	800014c <printLine>
            printLine("Ingrese su nombre: ");
 80004e8:	4864      	ldr	r0, [pc, #400]	; (800067c <main+0x27c>)
 80004ea:	f7ff fe2f 	bl	800014c <printLine>
            statesIrq = IRQ_RX_NAME;
 80004ee:	4b52      	ldr	r3, [pc, #328]	; (8000638 <main+0x238>)
 80004f0:	2201      	movs	r2, #1
 80004f2:	701a      	strb	r2, [r3, #0]
            statesMain = MAIN_WAIT_NAME;
 80004f4:	2301      	movs	r3, #1
 80004f6:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
            break;
 80004fa:	e08f      	b.n	800061c <main+0x21c>

        case MAIN_WAIT_NAME:
            if (bufferFullFlag) {
 80004fc:	4b4f      	ldr	r3, [pc, #316]	; (800063c <main+0x23c>)
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	2b00      	cmp	r3, #0
 8000502:	f000 8088 	beq.w	8000616 <main+0x216>
                statesMain = MAIN_REQUEST_NUMBER;
 8000506:	2302      	movs	r3, #2
 8000508:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
                bufferFullFlag = 0;
 800050c:	4b4b      	ldr	r3, [pc, #300]	; (800063c <main+0x23c>)
 800050e:	2200      	movs	r2, #0
 8000510:	701a      	strb	r2, [r3, #0]
            }
            break;
 8000512:	e080      	b.n	8000616 <main+0x216>

        case MAIN_REQUEST_NUMBER:
            memset(bufferNumber, 0x0, sizeof(bufferNumber));
 8000514:	220a      	movs	r2, #10
 8000516:	2100      	movs	r1, #0
 8000518:	4846      	ldr	r0, [pc, #280]	; (8000634 <main+0x234>)
 800051a:	f002 f91b 	bl	8002754 <memset>
            indexBuf = 0;
 800051e:	4b48      	ldr	r3, [pc, #288]	; (8000640 <main+0x240>)
 8000520:	2200      	movs	r2, #0
 8000522:	701a      	strb	r2, [r3, #0]
            //
            printLine("");
 8000524:	484d      	ldr	r0, [pc, #308]	; (800065c <main+0x25c>)
 8000526:	f7ff fe11 	bl	800014c <printLine>
            printLine("***************************************************************");
 800052a:	4847      	ldr	r0, [pc, #284]	; (8000648 <main+0x248>)
 800052c:	f7ff fe0e 	bl	800014c <printLine>
            snprintf(buf, sizeof(buf), "* %s, Juguemos a las ADIVINANZAS !!", bufferName);
 8000530:	1d38      	adds	r0, r7, #4
 8000532:	4b3f      	ldr	r3, [pc, #252]	; (8000630 <main+0x230>)
 8000534:	4a52      	ldr	r2, [pc, #328]	; (8000680 <main+0x280>)
 8000536:	2164      	movs	r1, #100	; 0x64
 8000538:	f002 f914 	bl	8002764 <sniprintf>
            printLine(buf);
 800053c:	1d3b      	adds	r3, r7, #4
 800053e:	4618      	mov	r0, r3
 8000540:	f7ff fe04 	bl	800014c <printLine>
            printLine("***************************************************************");
 8000544:	4840      	ldr	r0, [pc, #256]	; (8000648 <main+0x248>)
 8000546:	f7ff fe01 	bl	800014c <printLine>
            printLine("");
 800054a:	4844      	ldr	r0, [pc, #272]	; (800065c <main+0x25c>)
 800054c:	f7ff fdfe 	bl	800014c <printLine>
            printLine("Ingrese un numero entre 1 y 5, presione enter: ");
 8000550:	484c      	ldr	r0, [pc, #304]	; (8000684 <main+0x284>)
 8000552:	f7ff fdfb 	bl	800014c <printLine>
            //
            statesIrq = IRQ_RX_NUMBER;
 8000556:	4b38      	ldr	r3, [pc, #224]	; (8000638 <main+0x238>)
 8000558:	2202      	movs	r2, #2
 800055a:	701a      	strb	r2, [r3, #0]
            statesMain = MAIN_WAIT_NUMBER;
 800055c:	2303      	movs	r3, #3
 800055e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
            break;
 8000562:	e05b      	b.n	800061c <main+0x21c>

        case MAIN_WAIT_NUMBER:
            if (bufferFullFlag) {
 8000564:	4b35      	ldr	r3, [pc, #212]	; (800063c <main+0x23c>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	2b00      	cmp	r3, #0
 800056a:	d056      	beq.n	800061a <main+0x21a>
                statesMain = MAIN_EXECUTE_RIDDLE;
 800056c:	2304      	movs	r3, #4
 800056e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
                statesIrq = IRQ_IDLE;
 8000572:	4b31      	ldr	r3, [pc, #196]	; (8000638 <main+0x238>)
 8000574:	2200      	movs	r2, #0
 8000576:	701a      	strb	r2, [r3, #0]
                bufferFullFlag = 0;
 8000578:	4b30      	ldr	r3, [pc, #192]	; (800063c <main+0x23c>)
 800057a:	2200      	movs	r2, #0
 800057c:	701a      	strb	r2, [r3, #0]
            }
            break;
 800057e:	e04c      	b.n	800061a <main+0x21a>

        case MAIN_EXECUTE_RIDDLE:
        {
            int numUsuario = atoi((char*)bufferNumber);
 8000580:	482c      	ldr	r0, [pc, #176]	; (8000634 <main+0x234>)
 8000582:	f002 f8b9 	bl	80026f8 <atoi>
 8000586:	6738      	str	r0, [r7, #112]	; 0x70
            //
            if (numUsuario < 1 || numUsuario > 5) {
 8000588:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800058a:	2b00      	cmp	r3, #0
 800058c:	dd02      	ble.n	8000594 <main+0x194>
 800058e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000590:	2b05      	cmp	r3, #5
 8000592:	dd07      	ble.n	80005a4 <main+0x1a4>
                ImprimirError();
 8000594:	f7ff ff0e 	bl	80003b4 <ImprimirError>
                HAL_GPIO_WritePin(LedGanador_GPIO_Port, LedGanador_Pin, GPIO_PIN_RESET); //Poner a 0 Led Ganador
 8000598:	2200      	movs	r2, #0
 800059a:	2120      	movs	r1, #32
 800059c:	483a      	ldr	r0, [pc, #232]	; (8000688 <main+0x288>)
 800059e:	f000 ff1f 	bl	80013e0 <HAL_GPIO_WritePin>
 80005a2:	e034      	b.n	800060e <main+0x20e>
            } else {
                //uint32_t numSistema = (g_lfsrValue % 5) + 1;
                uint32_t ticks = HAL_GetTick();
 80005a4:	f000 fbac 	bl	8000d00 <HAL_GetTick>
 80005a8:	66f8      	str	r0, [r7, #108]	; 0x6c
                uint32_t numSistema = (ticks % 5) + 1;
 80005aa:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80005ac:	4b37      	ldr	r3, [pc, #220]	; (800068c <main+0x28c>)
 80005ae:	fba3 2301 	umull	r2, r3, r3, r1
 80005b2:	089a      	lsrs	r2, r3, #2
 80005b4:	4613      	mov	r3, r2
 80005b6:	009b      	lsls	r3, r3, #2
 80005b8:	4413      	add	r3, r2
 80005ba:	1aca      	subs	r2, r1, r3
 80005bc:	1c53      	adds	r3, r2, #1
 80005be:	66bb      	str	r3, [r7, #104]	; 0x68

                printLine("");
 80005c0:	4826      	ldr	r0, [pc, #152]	; (800065c <main+0x25c>)
 80005c2:	f7ff fdc3 	bl	800014c <printLine>
                printTextValue("Numero de ticks: ", ticks);
 80005c6:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 80005c8:	4831      	ldr	r0, [pc, #196]	; (8000690 <main+0x290>)
 80005ca:	f7ff fde1 	bl	8000190 <printTextValue>
                printTextValue("Numero de usuario: ", numUsuario);
 80005ce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80005d0:	4619      	mov	r1, r3
 80005d2:	4830      	ldr	r0, [pc, #192]	; (8000694 <main+0x294>)
 80005d4:	f7ff fddc 	bl	8000190 <printTextValue>
                printTextValue("Numero de sistema: ", numSistema);
 80005d8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80005da:	482f      	ldr	r0, [pc, #188]	; (8000698 <main+0x298>)
 80005dc:	f7ff fdd8 	bl	8000190 <printTextValue>
                printLine("");
 80005e0:	481e      	ldr	r0, [pc, #120]	; (800065c <main+0x25c>)
 80005e2:	f7ff fdb3 	bl	800014c <printLine>
                //
                if (numUsuario == numSistema) {
 80005e6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80005e8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 80005ea:	429a      	cmp	r2, r3
 80005ec:	d108      	bne.n	8000600 <main+0x200>
                    ImprimirMensajeGanador(bufferName);
 80005ee:	4810      	ldr	r0, [pc, #64]	; (8000630 <main+0x230>)
 80005f0:	f7ff fdf2 	bl	80001d8 <ImprimirMensajeGanador>
                    //int sm = 1;
                    //printf("%c ",sm);
                    HAL_GPIO_WritePin(LedGanador_GPIO_Port, LedGanador_Pin, GPIO_PIN_SET); //Poner a 1 Led Ganador
 80005f4:	2201      	movs	r2, #1
 80005f6:	2120      	movs	r1, #32
 80005f8:	4823      	ldr	r0, [pc, #140]	; (8000688 <main+0x288>)
 80005fa:	f000 fef1 	bl	80013e0 <HAL_GPIO_WritePin>
 80005fe:	e006      	b.n	800060e <main+0x20e>
                } else {
                    ImprimirMensajeNoGanador();
 8000600:	f7ff fe8a 	bl	8000318 <ImprimirMensajeNoGanador>
                    HAL_GPIO_WritePin(LedGanador_GPIO_Port, LedGanador_Pin, GPIO_PIN_RESET); //Poner a 0 Led Ganador
 8000604:	2200      	movs	r2, #0
 8000606:	2120      	movs	r1, #32
 8000608:	481f      	ldr	r0, [pc, #124]	; (8000688 <main+0x288>)
 800060a:	f000 fee9 	bl	80013e0 <HAL_GPIO_WritePin>
                }
            }
            statesMain = MAIN_REQUEST_NUMBER;
 800060e:	2302      	movs	r3, #2
 8000610:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
            break;
 8000614:	e002      	b.n	800061c <main+0x21c>
            break;
 8000616:	bf00      	nop
 8000618:	e000      	b.n	800061c <main+0x21c>
            break;
 800061a:	bf00      	nop
        }
    } //switch
    HAL_Delay(10); //Evalua maquina de estados cada 10 m
 800061c:	200a      	movs	r0, #10
 800061e:	f000 fb79 	bl	8000d14 <HAL_Delay>
  {
 8000622:	e700      	b.n	8000426 <main+0x26>
 8000624:	20000138 	.word	0x20000138
 8000628:	200000f4 	.word	0x200000f4
 800062c:	2000015c 	.word	0x2000015c
 8000630:	2000013c 	.word	0x2000013c
 8000634:	20000150 	.word	0x20000150
 8000638:	2000015d 	.word	0x2000015d
 800063c:	2000015b 	.word	0x2000015b
 8000640:	2000015a 	.word	0x2000015a
 8000644:	08003a64 	.word	0x08003a64
 8000648:	08003a6c 	.word	0x08003a6c
 800064c:	08003aac 	.word	0x08003aac
 8000650:	08003aec 	.word	0x08003aec
 8000654:	08003b2c 	.word	0x08003b2c
 8000658:	08003b6c 	.word	0x08003b6c
 800065c:	08003bac 	.word	0x08003bac
 8000660:	08003bb0 	.word	0x08003bb0
 8000664:	08003bec 	.word	0x08003bec
 8000668:	08003c20 	.word	0x08003c20
 800066c:	08003c64 	.word	0x08003c64
 8000670:	08003c9c 	.word	0x08003c9c
 8000674:	08003ce0 	.word	0x08003ce0
 8000678:	08003d14 	.word	0x08003d14
 800067c:	08003d48 	.word	0x08003d48
 8000680:	08003d5c 	.word	0x08003d5c
 8000684:	08003d80 	.word	0x08003d80
 8000688:	40010800 	.word	0x40010800
 800068c:	cccccccd 	.word	0xcccccccd
 8000690:	08003db0 	.word	0x08003db0
 8000694:	08003dc4 	.word	0x08003dc4
 8000698:	08003dd8 	.word	0x08003dd8

0800069c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b090      	sub	sp, #64	; 0x40
 80006a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a2:	f107 0318 	add.w	r3, r7, #24
 80006a6:	2228      	movs	r2, #40	; 0x28
 80006a8:	2100      	movs	r1, #0
 80006aa:	4618      	mov	r0, r3
 80006ac:	f002 f852 	bl	8002754 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b0:	1d3b      	adds	r3, r7, #4
 80006b2:	2200      	movs	r2, #0
 80006b4:	601a      	str	r2, [r3, #0]
 80006b6:	605a      	str	r2, [r3, #4]
 80006b8:	609a      	str	r2, [r3, #8]
 80006ba:	60da      	str	r2, [r3, #12]
 80006bc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006be:	2302      	movs	r3, #2
 80006c0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006c2:	2301      	movs	r3, #1
 80006c4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006c6:	2310      	movs	r3, #16
 80006c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ca:	2302      	movs	r3, #2
 80006cc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80006ce:	2300      	movs	r3, #0
 80006d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80006d2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80006d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d8:	f107 0318 	add.w	r3, r7, #24
 80006dc:	4618      	mov	r0, r3
 80006de:	f000 feb9 	bl	8001454 <HAL_RCC_OscConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0x50>
  {
    Error_Handler();
 80006e8:	f000 f998 	bl	8000a1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ec:	230f      	movs	r3, #15
 80006ee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f0:	2302      	movs	r3, #2
 80006f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f4:	2300      	movs	r3, #0
 80006f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006fe:	2300      	movs	r3, #0
 8000700:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000702:	1d3b      	adds	r3, r7, #4
 8000704:	2102      	movs	r1, #2
 8000706:	4618      	mov	r0, r3
 8000708:	f001 f926 	bl	8001958 <HAL_RCC_ClockConfig>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000712:	f000 f983 	bl	8000a1c <Error_Handler>
  }
}
 8000716:	bf00      	nop
 8000718:	3740      	adds	r7, #64	; 0x40
 800071a:	46bd      	mov	sp, r7
 800071c:	bd80      	pop	{r7, pc}
	...

08000720 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000724:	4b11      	ldr	r3, [pc, #68]	; (800076c <MX_USART2_UART_Init+0x4c>)
 8000726:	4a12      	ldr	r2, [pc, #72]	; (8000770 <MX_USART2_UART_Init+0x50>)
 8000728:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800072a:	4b10      	ldr	r3, [pc, #64]	; (800076c <MX_USART2_UART_Init+0x4c>)
 800072c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000730:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000732:	4b0e      	ldr	r3, [pc, #56]	; (800076c <MX_USART2_UART_Init+0x4c>)
 8000734:	2200      	movs	r2, #0
 8000736:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000738:	4b0c      	ldr	r3, [pc, #48]	; (800076c <MX_USART2_UART_Init+0x4c>)
 800073a:	2200      	movs	r2, #0
 800073c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800073e:	4b0b      	ldr	r3, [pc, #44]	; (800076c <MX_USART2_UART_Init+0x4c>)
 8000740:	2200      	movs	r2, #0
 8000742:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000744:	4b09      	ldr	r3, [pc, #36]	; (800076c <MX_USART2_UART_Init+0x4c>)
 8000746:	220c      	movs	r2, #12
 8000748:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800074a:	4b08      	ldr	r3, [pc, #32]	; (800076c <MX_USART2_UART_Init+0x4c>)
 800074c:	2200      	movs	r2, #0
 800074e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000750:	4b06      	ldr	r3, [pc, #24]	; (800076c <MX_USART2_UART_Init+0x4c>)
 8000752:	2200      	movs	r2, #0
 8000754:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000756:	4805      	ldr	r0, [pc, #20]	; (800076c <MX_USART2_UART_Init+0x4c>)
 8000758:	f001 fa96 	bl	8001c88 <HAL_UART_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000762:	f000 f95b 	bl	8000a1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000766:	bf00      	nop
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	200000f4 	.word	0x200000f4
 8000770:	40004400 	.word	0x40004400

08000774 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b088      	sub	sp, #32
 8000778:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800077a:	f107 0310 	add.w	r3, r7, #16
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	609a      	str	r2, [r3, #8]
 8000786:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000788:	4b2d      	ldr	r3, [pc, #180]	; (8000840 <MX_GPIO_Init+0xcc>)
 800078a:	699b      	ldr	r3, [r3, #24]
 800078c:	4a2c      	ldr	r2, [pc, #176]	; (8000840 <MX_GPIO_Init+0xcc>)
 800078e:	f043 0310 	orr.w	r3, r3, #16
 8000792:	6193      	str	r3, [r2, #24]
 8000794:	4b2a      	ldr	r3, [pc, #168]	; (8000840 <MX_GPIO_Init+0xcc>)
 8000796:	699b      	ldr	r3, [r3, #24]
 8000798:	f003 0310 	and.w	r3, r3, #16
 800079c:	60fb      	str	r3, [r7, #12]
 800079e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007a0:	4b27      	ldr	r3, [pc, #156]	; (8000840 <MX_GPIO_Init+0xcc>)
 80007a2:	699b      	ldr	r3, [r3, #24]
 80007a4:	4a26      	ldr	r2, [pc, #152]	; (8000840 <MX_GPIO_Init+0xcc>)
 80007a6:	f043 0320 	orr.w	r3, r3, #32
 80007aa:	6193      	str	r3, [r2, #24]
 80007ac:	4b24      	ldr	r3, [pc, #144]	; (8000840 <MX_GPIO_Init+0xcc>)
 80007ae:	699b      	ldr	r3, [r3, #24]
 80007b0:	f003 0320 	and.w	r3, r3, #32
 80007b4:	60bb      	str	r3, [r7, #8]
 80007b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b8:	4b21      	ldr	r3, [pc, #132]	; (8000840 <MX_GPIO_Init+0xcc>)
 80007ba:	699b      	ldr	r3, [r3, #24]
 80007bc:	4a20      	ldr	r2, [pc, #128]	; (8000840 <MX_GPIO_Init+0xcc>)
 80007be:	f043 0304 	orr.w	r3, r3, #4
 80007c2:	6193      	str	r3, [r2, #24]
 80007c4:	4b1e      	ldr	r3, [pc, #120]	; (8000840 <MX_GPIO_Init+0xcc>)
 80007c6:	699b      	ldr	r3, [r3, #24]
 80007c8:	f003 0304 	and.w	r3, r3, #4
 80007cc:	607b      	str	r3, [r7, #4]
 80007ce:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d0:	4b1b      	ldr	r3, [pc, #108]	; (8000840 <MX_GPIO_Init+0xcc>)
 80007d2:	699b      	ldr	r3, [r3, #24]
 80007d4:	4a1a      	ldr	r2, [pc, #104]	; (8000840 <MX_GPIO_Init+0xcc>)
 80007d6:	f043 0308 	orr.w	r3, r3, #8
 80007da:	6193      	str	r3, [r2, #24]
 80007dc:	4b18      	ldr	r3, [pc, #96]	; (8000840 <MX_GPIO_Init+0xcc>)
 80007de:	699b      	ldr	r3, [r3, #24]
 80007e0:	f003 0308 	and.w	r3, r3, #8
 80007e4:	603b      	str	r3, [r7, #0]
 80007e6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LedGanador_GPIO_Port, LedGanador_Pin, GPIO_PIN_RESET);
 80007e8:	2200      	movs	r2, #0
 80007ea:	2120      	movs	r1, #32
 80007ec:	4815      	ldr	r0, [pc, #84]	; (8000844 <MX_GPIO_Init+0xd0>)
 80007ee:	f000 fdf7 	bl	80013e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007f8:	4b13      	ldr	r3, [pc, #76]	; (8000848 <MX_GPIO_Init+0xd4>)
 80007fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fc:	2300      	movs	r3, #0
 80007fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000800:	f107 0310 	add.w	r3, r7, #16
 8000804:	4619      	mov	r1, r3
 8000806:	4811      	ldr	r0, [pc, #68]	; (800084c <MX_GPIO_Init+0xd8>)
 8000808:	f000 fc66 	bl	80010d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LedGanador_Pin */
  GPIO_InitStruct.Pin = LedGanador_Pin;
 800080c:	2320      	movs	r3, #32
 800080e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000810:	2301      	movs	r3, #1
 8000812:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000814:	2300      	movs	r3, #0
 8000816:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000818:	2302      	movs	r3, #2
 800081a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LedGanador_GPIO_Port, &GPIO_InitStruct);
 800081c:	f107 0310 	add.w	r3, r7, #16
 8000820:	4619      	mov	r1, r3
 8000822:	4808      	ldr	r0, [pc, #32]	; (8000844 <MX_GPIO_Init+0xd0>)
 8000824:	f000 fc58 	bl	80010d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000828:	2200      	movs	r2, #0
 800082a:	2100      	movs	r1, #0
 800082c:	2028      	movs	r0, #40	; 0x28
 800082e:	f000 fb6c 	bl	8000f0a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000832:	2028      	movs	r0, #40	; 0x28
 8000834:	f000 fb85 	bl	8000f42 <HAL_NVIC_EnableIRQ>

}
 8000838:	bf00      	nop
 800083a:	3720      	adds	r7, #32
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	40021000 	.word	0x40021000
 8000844:	40010800 	.word	0x40010800
 8000848:	10110000 	.word	0x10110000
 800084c:	40011000 	.word	0x40011000

08000850 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
/**
 *
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000850:	b580      	push	{r7, lr}
 8000852:	b084      	sub	sp, #16
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]

    if (huart->Instance == USART2) {
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a64      	ldr	r2, [pc, #400]	; (80009f0 <HAL_UART_RxCpltCallback+0x1a0>)
 800085e:	4293      	cmp	r3, r2
 8000860:	f040 80c1 	bne.w	80009e6 <HAL_UART_RxCpltCallback+0x196>
        //
        uint8_t echoFlag = 0;
 8000864:	2300      	movs	r3, #0
 8000866:	73fb      	strb	r3, [r7, #15]
        uint8_t backspaceFlag = 0;
 8000868:	2300      	movs	r3, #0
 800086a:	73bb      	strb	r3, [r7, #14]
        //
        if (bufRx[0] == 0x1B) {
 800086c:	4b61      	ldr	r3, [pc, #388]	; (80009f4 <HAL_UART_RxCpltCallback+0x1a4>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	2b1b      	cmp	r3, #27
 8000872:	d103      	bne.n	800087c <HAL_UART_RxCpltCallback+0x2c>
            flagEsc = 1;
 8000874:	4b60      	ldr	r3, [pc, #384]	; (80009f8 <HAL_UART_RxCpltCallback+0x1a8>)
 8000876:	2201      	movs	r2, #1
 8000878:	701a      	strb	r2, [r3, #0]
 800087a:	e09b      	b.n	80009b4 <HAL_UART_RxCpltCallback+0x164>
        } else switch (statesIrq) {
 800087c:	4b5f      	ldr	r3, [pc, #380]	; (80009fc <HAL_UART_RxCpltCallback+0x1ac>)
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	2b02      	cmp	r3, #2
 8000882:	d049      	beq.n	8000918 <HAL_UART_RxCpltCallback+0xc8>
 8000884:	2b02      	cmp	r3, #2
 8000886:	f300 8095 	bgt.w	80009b4 <HAL_UART_RxCpltCallback+0x164>
 800088a:	2b00      	cmp	r3, #0
 800088c:	f000 808d 	beq.w	80009aa <HAL_UART_RxCpltCallback+0x15a>
 8000890:	2b01      	cmp	r3, #1
 8000892:	f040 808f 	bne.w	80009b4 <HAL_UART_RxCpltCallback+0x164>
            //No hace nada, descarta caracter recibido
            break;

            case IRQ_RX_NAME:   //recibiendo nombre
                //Almacenar caracter en buffer
                if (bufRx[0] == 0xA || bufRx[0] == 0xD) { //Enter
 8000896:	4b57      	ldr	r3, [pc, #348]	; (80009f4 <HAL_UART_RxCpltCallback+0x1a4>)
 8000898:	781b      	ldrb	r3, [r3, #0]
 800089a:	2b0a      	cmp	r3, #10
 800089c:	d003      	beq.n	80008a6 <HAL_UART_RxCpltCallback+0x56>
 800089e:	4b55      	ldr	r3, [pc, #340]	; (80009f4 <HAL_UART_RxCpltCallback+0x1a4>)
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	2b0d      	cmp	r3, #13
 80008a4:	d105      	bne.n	80008b2 <HAL_UART_RxCpltCallback+0x62>
                    bufferFullFlag = 1;
 80008a6:	4b56      	ldr	r3, [pc, #344]	; (8000a00 <HAL_UART_RxCpltCallback+0x1b0>)
 80008a8:	2201      	movs	r2, #1
 80008aa:	701a      	strb	r2, [r3, #0]
                    echoFlag = 1;
 80008ac:	2301      	movs	r3, #1
 80008ae:	73fb      	strb	r3, [r7, #15]
 80008b0:	e027      	b.n	8000902 <HAL_UART_RxCpltCallback+0xb2>
                } else if (bufRx[0] == 0x8) { //backspace
 80008b2:	4b50      	ldr	r3, [pc, #320]	; (80009f4 <HAL_UART_RxCpltCallback+0x1a4>)
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	2b08      	cmp	r3, #8
 80008b8:	d112      	bne.n	80008e0 <HAL_UART_RxCpltCallback+0x90>
                    if (indexBuf > 0) {
 80008ba:	4b52      	ldr	r3, [pc, #328]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 80008bc:	781b      	ldrb	r3, [r3, #0]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d01f      	beq.n	8000902 <HAL_UART_RxCpltCallback+0xb2>
                        bufferName[--indexBuf] = '\0';
 80008c2:	4b50      	ldr	r3, [pc, #320]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	3b01      	subs	r3, #1
 80008c8:	b2da      	uxtb	r2, r3
 80008ca:	4b4e      	ldr	r3, [pc, #312]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 80008cc:	701a      	strb	r2, [r3, #0]
 80008ce:	4b4d      	ldr	r3, [pc, #308]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 80008d0:	781b      	ldrb	r3, [r3, #0]
 80008d2:	461a      	mov	r2, r3
 80008d4:	4b4c      	ldr	r3, [pc, #304]	; (8000a08 <HAL_UART_RxCpltCallback+0x1b8>)
 80008d6:	2100      	movs	r1, #0
 80008d8:	5499      	strb	r1, [r3, r2]
                        backspaceFlag = 1;
 80008da:	2301      	movs	r3, #1
 80008dc:	73bb      	strb	r3, [r7, #14]
 80008de:	e010      	b.n	8000902 <HAL_UART_RxCpltCallback+0xb2>
                    }
                } else if (indexBuf < BUFFER_NAME_SIZE - 1) {
 80008e0:	4b48      	ldr	r3, [pc, #288]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	2b12      	cmp	r3, #18
 80008e6:	d80c      	bhi.n	8000902 <HAL_UART_RxCpltCallback+0xb2>
                    bufferName[indexBuf++] = bufRx[0];
 80008e8:	4b46      	ldr	r3, [pc, #280]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	1c5a      	adds	r2, r3, #1
 80008ee:	b2d1      	uxtb	r1, r2
 80008f0:	4a44      	ldr	r2, [pc, #272]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 80008f2:	7011      	strb	r1, [r2, #0]
 80008f4:	461a      	mov	r2, r3
 80008f6:	4b3f      	ldr	r3, [pc, #252]	; (80009f4 <HAL_UART_RxCpltCallback+0x1a4>)
 80008f8:	7819      	ldrb	r1, [r3, #0]
 80008fa:	4b43      	ldr	r3, [pc, #268]	; (8000a08 <HAL_UART_RxCpltCallback+0x1b8>)
 80008fc:	5499      	strb	r1, [r3, r2]
                    echoFlag = 1;
 80008fe:	2301      	movs	r3, #1
 8000900:	73fb      	strb	r3, [r7, #15]
                }
                //Ejecutar accion si buffer esta lleno
                if (indexBuf >= BUFFER_NAME_SIZE - 1) {
 8000902:	4b40      	ldr	r3, [pc, #256]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 8000904:	781b      	ldrb	r3, [r3, #0]
 8000906:	2b12      	cmp	r3, #18
 8000908:	d951      	bls.n	80009ae <HAL_UART_RxCpltCallback+0x15e>
                    bufferFullFlag = 1;
 800090a:	4b3d      	ldr	r3, [pc, #244]	; (8000a00 <HAL_UART_RxCpltCallback+0x1b0>)
 800090c:	2201      	movs	r2, #1
 800090e:	701a      	strb	r2, [r3, #0]
                    printLine("Buffer is full");
 8000910:	483e      	ldr	r0, [pc, #248]	; (8000a0c <HAL_UART_RxCpltCallback+0x1bc>)
 8000912:	f7ff fc1b 	bl	800014c <printLine>
                }
                break;
 8000916:	e04a      	b.n	80009ae <HAL_UART_RxCpltCallback+0x15e>


            case IRQ_RX_NUMBER: //recibiendo numero
                //Almacenar caracter en buffer
                if (bufRx[0] == 0xA || bufRx[0] == 0xD) { //Enter
 8000918:	4b36      	ldr	r3, [pc, #216]	; (80009f4 <HAL_UART_RxCpltCallback+0x1a4>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	2b0a      	cmp	r3, #10
 800091e:	d003      	beq.n	8000928 <HAL_UART_RxCpltCallback+0xd8>
 8000920:	4b34      	ldr	r3, [pc, #208]	; (80009f4 <HAL_UART_RxCpltCallback+0x1a4>)
 8000922:	781b      	ldrb	r3, [r3, #0]
 8000924:	2b0d      	cmp	r3, #13
 8000926:	d105      	bne.n	8000934 <HAL_UART_RxCpltCallback+0xe4>
                    bufferFullFlag = 1;
 8000928:	4b35      	ldr	r3, [pc, #212]	; (8000a00 <HAL_UART_RxCpltCallback+0x1b0>)
 800092a:	2201      	movs	r2, #1
 800092c:	701a      	strb	r2, [r3, #0]
                    echoFlag = 1;
 800092e:	2301      	movs	r3, #1
 8000930:	73fb      	strb	r3, [r7, #15]
 8000932:	e027      	b.n	8000984 <HAL_UART_RxCpltCallback+0x134>
                } else if (bufRx[0] == 0x8) { //backspace
 8000934:	4b2f      	ldr	r3, [pc, #188]	; (80009f4 <HAL_UART_RxCpltCallback+0x1a4>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	2b08      	cmp	r3, #8
 800093a:	d112      	bne.n	8000962 <HAL_UART_RxCpltCallback+0x112>
                    if (indexBuf > 0) {
 800093c:	4b31      	ldr	r3, [pc, #196]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	2b00      	cmp	r3, #0
 8000942:	d01f      	beq.n	8000984 <HAL_UART_RxCpltCallback+0x134>
                        bufferNumber[--indexBuf] = '\0';
 8000944:	4b2f      	ldr	r3, [pc, #188]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	3b01      	subs	r3, #1
 800094a:	b2da      	uxtb	r2, r3
 800094c:	4b2d      	ldr	r3, [pc, #180]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 800094e:	701a      	strb	r2, [r3, #0]
 8000950:	4b2c      	ldr	r3, [pc, #176]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	461a      	mov	r2, r3
 8000956:	4b2e      	ldr	r3, [pc, #184]	; (8000a10 <HAL_UART_RxCpltCallback+0x1c0>)
 8000958:	2100      	movs	r1, #0
 800095a:	5499      	strb	r1, [r3, r2]
                        backspaceFlag = 1;
 800095c:	2301      	movs	r3, #1
 800095e:	73bb      	strb	r3, [r7, #14]
 8000960:	e010      	b.n	8000984 <HAL_UART_RxCpltCallback+0x134>
                    }
                }else if (indexBuf < BUFFER_NUMBER_SIZE - 1) {
 8000962:	4b28      	ldr	r3, [pc, #160]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 8000964:	781b      	ldrb	r3, [r3, #0]
 8000966:	2b08      	cmp	r3, #8
 8000968:	d80c      	bhi.n	8000984 <HAL_UART_RxCpltCallback+0x134>
                    bufferNumber[indexBuf++] = bufRx[0];
 800096a:	4b26      	ldr	r3, [pc, #152]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 800096c:	781b      	ldrb	r3, [r3, #0]
 800096e:	1c5a      	adds	r2, r3, #1
 8000970:	b2d1      	uxtb	r1, r2
 8000972:	4a24      	ldr	r2, [pc, #144]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 8000974:	7011      	strb	r1, [r2, #0]
 8000976:	461a      	mov	r2, r3
 8000978:	4b1e      	ldr	r3, [pc, #120]	; (80009f4 <HAL_UART_RxCpltCallback+0x1a4>)
 800097a:	7819      	ldrb	r1, [r3, #0]
 800097c:	4b24      	ldr	r3, [pc, #144]	; (8000a10 <HAL_UART_RxCpltCallback+0x1c0>)
 800097e:	5499      	strb	r1, [r3, r2]
                    echoFlag = 1;
 8000980:	2301      	movs	r3, #1
 8000982:	73fb      	strb	r3, [r7, #15]
                }
                //Borrar caracter si buffer esta lleno
                if (indexBuf >= BUFFER_NAME_SIZE - 1) {
 8000984:	4b1f      	ldr	r3, [pc, #124]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 8000986:	781b      	ldrb	r3, [r3, #0]
 8000988:	2b12      	cmp	r3, #18
 800098a:	d912      	bls.n	80009b2 <HAL_UART_RxCpltCallback+0x162>
                    bufferNumber[--indexBuf] = '\0';
 800098c:	4b1d      	ldr	r3, [pc, #116]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 800098e:	781b      	ldrb	r3, [r3, #0]
 8000990:	3b01      	subs	r3, #1
 8000992:	b2da      	uxtb	r2, r3
 8000994:	4b1b      	ldr	r3, [pc, #108]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 8000996:	701a      	strb	r2, [r3, #0]
 8000998:	4b1a      	ldr	r3, [pc, #104]	; (8000a04 <HAL_UART_RxCpltCallback+0x1b4>)
 800099a:	781b      	ldrb	r3, [r3, #0]
 800099c:	461a      	mov	r2, r3
 800099e:	4b1c      	ldr	r3, [pc, #112]	; (8000a10 <HAL_UART_RxCpltCallback+0x1c0>)
 80009a0:	2100      	movs	r1, #0
 80009a2:	5499      	strb	r1, [r3, r2]
                    backspaceFlag = 1;
 80009a4:	2301      	movs	r3, #1
 80009a6:	73bb      	strb	r3, [r7, #14]
                }
                break;
 80009a8:	e003      	b.n	80009b2 <HAL_UART_RxCpltCallback+0x162>
            break;
 80009aa:	bf00      	nop
 80009ac:	e002      	b.n	80009b4 <HAL_UART_RxCpltCallback+0x164>
                break;
 80009ae:	bf00      	nop
 80009b0:	e000      	b.n	80009b4 <HAL_UART_RxCpltCallback+0x164>
                break;
 80009b2:	bf00      	nop
        }
        if (backspaceFlag) {    //Borrar a caracter recibido
 80009b4:	7bbb      	ldrb	r3, [r7, #14]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d006      	beq.n	80009c8 <HAL_UART_RxCpltCallback+0x178>
            HAL_UART_Transmit(&huart2, (uint8_t*)"\b \b", 3, 0xFFFF);
 80009ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80009be:	2203      	movs	r2, #3
 80009c0:	4914      	ldr	r1, [pc, #80]	; (8000a14 <HAL_UART_RxCpltCallback+0x1c4>)
 80009c2:	4815      	ldr	r0, [pc, #84]	; (8000a18 <HAL_UART_RxCpltCallback+0x1c8>)
 80009c4:	f001 f9ad 	bl	8001d22 <HAL_UART_Transmit>
        }
        if (echoFlag) {         //Eco a caracter recibido
 80009c8:	7bfb      	ldrb	r3, [r7, #15]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d006      	beq.n	80009dc <HAL_UART_RxCpltCallback+0x18c>
            HAL_UART_Transmit(&huart2, (uint8_t*)bufRx, sizeof(bufRx), 0xFFFF);
 80009ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80009d2:	2201      	movs	r2, #1
 80009d4:	4907      	ldr	r1, [pc, #28]	; (80009f4 <HAL_UART_RxCpltCallback+0x1a4>)
 80009d6:	4810      	ldr	r0, [pc, #64]	; (8000a18 <HAL_UART_RxCpltCallback+0x1c8>)
 80009d8:	f001 f9a3 	bl	8001d22 <HAL_UART_Transmit>
        }
        //Habilitar interrupcion por recepcion
        HAL_UART_Receive_IT(&huart2, (uint8_t*)bufRx, sizeof(bufRx));
 80009dc:	2201      	movs	r2, #1
 80009de:	4905      	ldr	r1, [pc, #20]	; (80009f4 <HAL_UART_RxCpltCallback+0x1a4>)
 80009e0:	480d      	ldr	r0, [pc, #52]	; (8000a18 <HAL_UART_RxCpltCallback+0x1c8>)
 80009e2:	f001 fa30 	bl	8001e46 <HAL_UART_Receive_IT>
    }
}
 80009e6:	bf00      	nop
 80009e8:	3710      	adds	r7, #16
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	40004400 	.word	0x40004400
 80009f4:	20000138 	.word	0x20000138
 80009f8:	2000015c 	.word	0x2000015c
 80009fc:	2000015d 	.word	0x2000015d
 8000a00:	2000015b 	.word	0x2000015b
 8000a04:	2000015a 	.word	0x2000015a
 8000a08:	2000013c 	.word	0x2000013c
 8000a0c:	08003dec 	.word	0x08003dec
 8000a10:	20000150 	.word	0x20000150
 8000a14:	08003dfc 	.word	0x08003dfc
 8000a18:	200000f4 	.word	0x200000f4

08000a1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a20:	b672      	cpsid	i
}
 8000a22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a24:	e7fe      	b.n	8000a24 <Error_Handler+0x8>
	...

08000a28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b085      	sub	sp, #20
 8000a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a2e:	4b15      	ldr	r3, [pc, #84]	; (8000a84 <HAL_MspInit+0x5c>)
 8000a30:	699b      	ldr	r3, [r3, #24]
 8000a32:	4a14      	ldr	r2, [pc, #80]	; (8000a84 <HAL_MspInit+0x5c>)
 8000a34:	f043 0301 	orr.w	r3, r3, #1
 8000a38:	6193      	str	r3, [r2, #24]
 8000a3a:	4b12      	ldr	r3, [pc, #72]	; (8000a84 <HAL_MspInit+0x5c>)
 8000a3c:	699b      	ldr	r3, [r3, #24]
 8000a3e:	f003 0301 	and.w	r3, r3, #1
 8000a42:	60bb      	str	r3, [r7, #8]
 8000a44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a46:	4b0f      	ldr	r3, [pc, #60]	; (8000a84 <HAL_MspInit+0x5c>)
 8000a48:	69db      	ldr	r3, [r3, #28]
 8000a4a:	4a0e      	ldr	r2, [pc, #56]	; (8000a84 <HAL_MspInit+0x5c>)
 8000a4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a50:	61d3      	str	r3, [r2, #28]
 8000a52:	4b0c      	ldr	r3, [pc, #48]	; (8000a84 <HAL_MspInit+0x5c>)
 8000a54:	69db      	ldr	r3, [r3, #28]
 8000a56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a5a:	607b      	str	r3, [r7, #4]
 8000a5c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a5e:	4b0a      	ldr	r3, [pc, #40]	; (8000a88 <HAL_MspInit+0x60>)
 8000a60:	685b      	ldr	r3, [r3, #4]
 8000a62:	60fb      	str	r3, [r7, #12]
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	68fb      	ldr	r3, [r7, #12]
 8000a6e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	4a04      	ldr	r2, [pc, #16]	; (8000a88 <HAL_MspInit+0x60>)
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a7a:	bf00      	nop
 8000a7c:	3714      	adds	r7, #20
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bc80      	pop	{r7}
 8000a82:	4770      	bx	lr
 8000a84:	40021000 	.word	0x40021000
 8000a88:	40010000 	.word	0x40010000

08000a8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b088      	sub	sp, #32
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a94:	f107 0310 	add.w	r3, r7, #16
 8000a98:	2200      	movs	r2, #0
 8000a9a:	601a      	str	r2, [r3, #0]
 8000a9c:	605a      	str	r2, [r3, #4]
 8000a9e:	609a      	str	r2, [r3, #8]
 8000aa0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4a19      	ldr	r2, [pc, #100]	; (8000b0c <HAL_UART_MspInit+0x80>)
 8000aa8:	4293      	cmp	r3, r2
 8000aaa:	d12b      	bne.n	8000b04 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000aac:	4b18      	ldr	r3, [pc, #96]	; (8000b10 <HAL_UART_MspInit+0x84>)
 8000aae:	69db      	ldr	r3, [r3, #28]
 8000ab0:	4a17      	ldr	r2, [pc, #92]	; (8000b10 <HAL_UART_MspInit+0x84>)
 8000ab2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ab6:	61d3      	str	r3, [r2, #28]
 8000ab8:	4b15      	ldr	r3, [pc, #84]	; (8000b10 <HAL_UART_MspInit+0x84>)
 8000aba:	69db      	ldr	r3, [r3, #28]
 8000abc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ac0:	60fb      	str	r3, [r7, #12]
 8000ac2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac4:	4b12      	ldr	r3, [pc, #72]	; (8000b10 <HAL_UART_MspInit+0x84>)
 8000ac6:	699b      	ldr	r3, [r3, #24]
 8000ac8:	4a11      	ldr	r2, [pc, #68]	; (8000b10 <HAL_UART_MspInit+0x84>)
 8000aca:	f043 0304 	orr.w	r3, r3, #4
 8000ace:	6193      	str	r3, [r2, #24]
 8000ad0:	4b0f      	ldr	r3, [pc, #60]	; (8000b10 <HAL_UART_MspInit+0x84>)
 8000ad2:	699b      	ldr	r3, [r3, #24]
 8000ad4:	f003 0304 	and.w	r3, r3, #4
 8000ad8:	60bb      	str	r3, [r7, #8]
 8000ada:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000adc:	230c      	movs	r3, #12
 8000ade:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae8:	f107 0310 	add.w	r3, r7, #16
 8000aec:	4619      	mov	r1, r3
 8000aee:	4809      	ldr	r0, [pc, #36]	; (8000b14 <HAL_UART_MspInit+0x88>)
 8000af0:	f000 faf2 	bl	80010d8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000af4:	2200      	movs	r2, #0
 8000af6:	2100      	movs	r1, #0
 8000af8:	2026      	movs	r0, #38	; 0x26
 8000afa:	f000 fa06 	bl	8000f0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000afe:	2026      	movs	r0, #38	; 0x26
 8000b00:	f000 fa1f 	bl	8000f42 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b04:	bf00      	nop
 8000b06:	3720      	adds	r7, #32
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	40004400 	.word	0x40004400
 8000b10:	40021000 	.word	0x40021000
 8000b14:	40010800 	.word	0x40010800

08000b18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b1c:	e7fe      	b.n	8000b1c <NMI_Handler+0x4>

08000b1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b22:	e7fe      	b.n	8000b22 <HardFault_Handler+0x4>

08000b24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b28:	e7fe      	b.n	8000b28 <MemManage_Handler+0x4>

08000b2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b2a:	b480      	push	{r7}
 8000b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b2e:	e7fe      	b.n	8000b2e <BusFault_Handler+0x4>

08000b30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b34:	e7fe      	b.n	8000b34 <UsageFault_Handler+0x4>

08000b36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b36:	b480      	push	{r7}
 8000b38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b3a:	bf00      	nop
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bc80      	pop	{r7}
 8000b40:	4770      	bx	lr

08000b42 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b42:	b480      	push	{r7}
 8000b44:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b46:	bf00      	nop
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bc80      	pop	{r7}
 8000b4c:	4770      	bx	lr

08000b4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b4e:	b480      	push	{r7}
 8000b50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b52:	bf00      	nop
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bc80      	pop	{r7}
 8000b58:	4770      	bx	lr

08000b5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b5a:	b580      	push	{r7, lr}
 8000b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b5e:	f000 f8bd 	bl	8000cdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b62:	bf00      	nop
 8000b64:	bd80      	pop	{r7, pc}
	...

08000b68 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b6c:	4802      	ldr	r0, [pc, #8]	; (8000b78 <USART2_IRQHandler+0x10>)
 8000b6e:	f001 f99b 	bl	8001ea8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b72:	bf00      	nop
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	200000f4 	.word	0x200000f4

08000b7c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000b80:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000b84:	f000 fc44 	bl	8001410 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000b88:	bf00      	nop
 8000b8a:	bd80      	pop	{r7, pc}

08000b8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b94:	4a14      	ldr	r2, [pc, #80]	; (8000be8 <_sbrk+0x5c>)
 8000b96:	4b15      	ldr	r3, [pc, #84]	; (8000bec <_sbrk+0x60>)
 8000b98:	1ad3      	subs	r3, r2, r3
 8000b9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ba0:	4b13      	ldr	r3, [pc, #76]	; (8000bf0 <_sbrk+0x64>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d102      	bne.n	8000bae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ba8:	4b11      	ldr	r3, [pc, #68]	; (8000bf0 <_sbrk+0x64>)
 8000baa:	4a12      	ldr	r2, [pc, #72]	; (8000bf4 <_sbrk+0x68>)
 8000bac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bae:	4b10      	ldr	r3, [pc, #64]	; (8000bf0 <_sbrk+0x64>)
 8000bb0:	681a      	ldr	r2, [r3, #0]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4413      	add	r3, r2
 8000bb6:	693a      	ldr	r2, [r7, #16]
 8000bb8:	429a      	cmp	r2, r3
 8000bba:	d207      	bcs.n	8000bcc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bbc:	f001 fda0 	bl	8002700 <__errno>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	220c      	movs	r2, #12
 8000bc4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bc6:	f04f 33ff 	mov.w	r3, #4294967295
 8000bca:	e009      	b.n	8000be0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bcc:	4b08      	ldr	r3, [pc, #32]	; (8000bf0 <_sbrk+0x64>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bd2:	4b07      	ldr	r3, [pc, #28]	; (8000bf0 <_sbrk+0x64>)
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	4413      	add	r3, r2
 8000bda:	4a05      	ldr	r2, [pc, #20]	; (8000bf0 <_sbrk+0x64>)
 8000bdc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bde:	68fb      	ldr	r3, [r7, #12]
}
 8000be0:	4618      	mov	r0, r3
 8000be2:	3718      	adds	r7, #24
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	20005000 	.word	0x20005000
 8000bec:	00000400 	.word	0x00000400
 8000bf0:	20000160 	.word	0x20000160
 8000bf4:	20000178 	.word	0x20000178

08000bf8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bfc:	bf00      	nop
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bc80      	pop	{r7}
 8000c02:	4770      	bx	lr

08000c04 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c04:	480c      	ldr	r0, [pc, #48]	; (8000c38 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c06:	490d      	ldr	r1, [pc, #52]	; (8000c3c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c08:	4a0d      	ldr	r2, [pc, #52]	; (8000c40 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c0c:	e002      	b.n	8000c14 <LoopCopyDataInit>

08000c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c12:	3304      	adds	r3, #4

08000c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c18:	d3f9      	bcc.n	8000c0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c1a:	4a0a      	ldr	r2, [pc, #40]	; (8000c44 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c1c:	4c0a      	ldr	r4, [pc, #40]	; (8000c48 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c20:	e001      	b.n	8000c26 <LoopFillZerobss>

08000c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c24:	3204      	adds	r2, #4

08000c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c28:	d3fb      	bcc.n	8000c22 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000c2a:	f7ff ffe5 	bl	8000bf8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c2e:	f001 fd6d 	bl	800270c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c32:	f7ff fbe5 	bl	8000400 <main>
  bx lr
 8000c36:	4770      	bx	lr
  ldr r0, =_sdata
 8000c38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c3c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000c40:	08003f64 	.word	0x08003f64
  ldr r2, =_sbss
 8000c44:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000c48:	20000178 	.word	0x20000178

08000c4c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c4c:	e7fe      	b.n	8000c4c <ADC1_2_IRQHandler>
	...

08000c50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c54:	4b08      	ldr	r3, [pc, #32]	; (8000c78 <HAL_Init+0x28>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	4a07      	ldr	r2, [pc, #28]	; (8000c78 <HAL_Init+0x28>)
 8000c5a:	f043 0310 	orr.w	r3, r3, #16
 8000c5e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c60:	2003      	movs	r0, #3
 8000c62:	f000 f947 	bl	8000ef4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c66:	2000      	movs	r0, #0
 8000c68:	f000 f808 	bl	8000c7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c6c:	f7ff fedc 	bl	8000a28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c70:	2300      	movs	r3, #0
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40022000 	.word	0x40022000

08000c7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c84:	4b12      	ldr	r3, [pc, #72]	; (8000cd0 <HAL_InitTick+0x54>)
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	4b12      	ldr	r3, [pc, #72]	; (8000cd4 <HAL_InitTick+0x58>)
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c92:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f000 f95f 	bl	8000f5e <HAL_SYSTICK_Config>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	e00e      	b.n	8000cc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2b0f      	cmp	r3, #15
 8000cae:	d80a      	bhi.n	8000cc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	6879      	ldr	r1, [r7, #4]
 8000cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cb8:	f000 f927 	bl	8000f0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cbc:	4a06      	ldr	r2, [pc, #24]	; (8000cd8 <HAL_InitTick+0x5c>)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e000      	b.n	8000cc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cc6:	2301      	movs	r3, #1
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3708      	adds	r7, #8
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	20000000 	.word	0x20000000
 8000cd4:	20000008 	.word	0x20000008
 8000cd8:	20000004 	.word	0x20000004

08000cdc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ce0:	4b05      	ldr	r3, [pc, #20]	; (8000cf8 <HAL_IncTick+0x1c>)
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	4b05      	ldr	r3, [pc, #20]	; (8000cfc <HAL_IncTick+0x20>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4413      	add	r3, r2
 8000cec:	4a03      	ldr	r2, [pc, #12]	; (8000cfc <HAL_IncTick+0x20>)
 8000cee:	6013      	str	r3, [r2, #0]
}
 8000cf0:	bf00      	nop
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bc80      	pop	{r7}
 8000cf6:	4770      	bx	lr
 8000cf8:	20000008 	.word	0x20000008
 8000cfc:	20000164 	.word	0x20000164

08000d00 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  return uwTick;
 8000d04:	4b02      	ldr	r3, [pc, #8]	; (8000d10 <HAL_GetTick+0x10>)
 8000d06:	681b      	ldr	r3, [r3, #0]
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bc80      	pop	{r7}
 8000d0e:	4770      	bx	lr
 8000d10:	20000164 	.word	0x20000164

08000d14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d1c:	f7ff fff0 	bl	8000d00 <HAL_GetTick>
 8000d20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d2c:	d005      	beq.n	8000d3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d2e:	4b0a      	ldr	r3, [pc, #40]	; (8000d58 <HAL_Delay+0x44>)
 8000d30:	781b      	ldrb	r3, [r3, #0]
 8000d32:	461a      	mov	r2, r3
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	4413      	add	r3, r2
 8000d38:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d3a:	bf00      	nop
 8000d3c:	f7ff ffe0 	bl	8000d00 <HAL_GetTick>
 8000d40:	4602      	mov	r2, r0
 8000d42:	68bb      	ldr	r3, [r7, #8]
 8000d44:	1ad3      	subs	r3, r2, r3
 8000d46:	68fa      	ldr	r2, [r7, #12]
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	d8f7      	bhi.n	8000d3c <HAL_Delay+0x28>
  {
  }
}
 8000d4c:	bf00      	nop
 8000d4e:	bf00      	nop
 8000d50:	3710      	adds	r7, #16
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	20000008 	.word	0x20000008

08000d5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	f003 0307 	and.w	r3, r3, #7
 8000d6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d6c:	4b0c      	ldr	r3, [pc, #48]	; (8000da0 <__NVIC_SetPriorityGrouping+0x44>)
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d72:	68ba      	ldr	r2, [r7, #8]
 8000d74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d78:	4013      	ands	r3, r2
 8000d7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d8e:	4a04      	ldr	r2, [pc, #16]	; (8000da0 <__NVIC_SetPriorityGrouping+0x44>)
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	60d3      	str	r3, [r2, #12]
}
 8000d94:	bf00      	nop
 8000d96:	3714      	adds	r7, #20
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bc80      	pop	{r7}
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	e000ed00 	.word	0xe000ed00

08000da4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000da8:	4b04      	ldr	r3, [pc, #16]	; (8000dbc <__NVIC_GetPriorityGrouping+0x18>)
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	0a1b      	lsrs	r3, r3, #8
 8000dae:	f003 0307 	and.w	r3, r3, #7
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	46bd      	mov	sp, r7
 8000db6:	bc80      	pop	{r7}
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	e000ed00 	.word	0xe000ed00

08000dc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b083      	sub	sp, #12
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	db0b      	blt.n	8000dea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dd2:	79fb      	ldrb	r3, [r7, #7]
 8000dd4:	f003 021f 	and.w	r2, r3, #31
 8000dd8:	4906      	ldr	r1, [pc, #24]	; (8000df4 <__NVIC_EnableIRQ+0x34>)
 8000dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dde:	095b      	lsrs	r3, r3, #5
 8000de0:	2001      	movs	r0, #1
 8000de2:	fa00 f202 	lsl.w	r2, r0, r2
 8000de6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dea:	bf00      	nop
 8000dec:	370c      	adds	r7, #12
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bc80      	pop	{r7}
 8000df2:	4770      	bx	lr
 8000df4:	e000e100 	.word	0xe000e100

08000df8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	b083      	sub	sp, #12
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	4603      	mov	r3, r0
 8000e00:	6039      	str	r1, [r7, #0]
 8000e02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	db0a      	blt.n	8000e22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	b2da      	uxtb	r2, r3
 8000e10:	490c      	ldr	r1, [pc, #48]	; (8000e44 <__NVIC_SetPriority+0x4c>)
 8000e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e16:	0112      	lsls	r2, r2, #4
 8000e18:	b2d2      	uxtb	r2, r2
 8000e1a:	440b      	add	r3, r1
 8000e1c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e20:	e00a      	b.n	8000e38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	b2da      	uxtb	r2, r3
 8000e26:	4908      	ldr	r1, [pc, #32]	; (8000e48 <__NVIC_SetPriority+0x50>)
 8000e28:	79fb      	ldrb	r3, [r7, #7]
 8000e2a:	f003 030f 	and.w	r3, r3, #15
 8000e2e:	3b04      	subs	r3, #4
 8000e30:	0112      	lsls	r2, r2, #4
 8000e32:	b2d2      	uxtb	r2, r2
 8000e34:	440b      	add	r3, r1
 8000e36:	761a      	strb	r2, [r3, #24]
}
 8000e38:	bf00      	nop
 8000e3a:	370c      	adds	r7, #12
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bc80      	pop	{r7}
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	e000e100 	.word	0xe000e100
 8000e48:	e000ed00 	.word	0xe000ed00

08000e4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b089      	sub	sp, #36	; 0x24
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	60f8      	str	r0, [r7, #12]
 8000e54:	60b9      	str	r1, [r7, #8]
 8000e56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	f003 0307 	and.w	r3, r3, #7
 8000e5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e60:	69fb      	ldr	r3, [r7, #28]
 8000e62:	f1c3 0307 	rsb	r3, r3, #7
 8000e66:	2b04      	cmp	r3, #4
 8000e68:	bf28      	it	cs
 8000e6a:	2304      	movcs	r3, #4
 8000e6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e6e:	69fb      	ldr	r3, [r7, #28]
 8000e70:	3304      	adds	r3, #4
 8000e72:	2b06      	cmp	r3, #6
 8000e74:	d902      	bls.n	8000e7c <NVIC_EncodePriority+0x30>
 8000e76:	69fb      	ldr	r3, [r7, #28]
 8000e78:	3b03      	subs	r3, #3
 8000e7a:	e000      	b.n	8000e7e <NVIC_EncodePriority+0x32>
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e80:	f04f 32ff 	mov.w	r2, #4294967295
 8000e84:	69bb      	ldr	r3, [r7, #24]
 8000e86:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8a:	43da      	mvns	r2, r3
 8000e8c:	68bb      	ldr	r3, [r7, #8]
 8000e8e:	401a      	ands	r2, r3
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e94:	f04f 31ff 	mov.w	r1, #4294967295
 8000e98:	697b      	ldr	r3, [r7, #20]
 8000e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e9e:	43d9      	mvns	r1, r3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea4:	4313      	orrs	r3, r2
         );
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3724      	adds	r7, #36	; 0x24
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr

08000eb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	3b01      	subs	r3, #1
 8000ebc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ec0:	d301      	bcc.n	8000ec6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	e00f      	b.n	8000ee6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ec6:	4a0a      	ldr	r2, [pc, #40]	; (8000ef0 <SysTick_Config+0x40>)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	3b01      	subs	r3, #1
 8000ecc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ece:	210f      	movs	r1, #15
 8000ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ed4:	f7ff ff90 	bl	8000df8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ed8:	4b05      	ldr	r3, [pc, #20]	; (8000ef0 <SysTick_Config+0x40>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ede:	4b04      	ldr	r3, [pc, #16]	; (8000ef0 <SysTick_Config+0x40>)
 8000ee0:	2207      	movs	r2, #7
 8000ee2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ee4:	2300      	movs	r3, #0
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	e000e010 	.word	0xe000e010

08000ef4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000efc:	6878      	ldr	r0, [r7, #4]
 8000efe:	f7ff ff2d 	bl	8000d5c <__NVIC_SetPriorityGrouping>
}
 8000f02:	bf00      	nop
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b086      	sub	sp, #24
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	4603      	mov	r3, r0
 8000f12:	60b9      	str	r1, [r7, #8]
 8000f14:	607a      	str	r2, [r7, #4]
 8000f16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f1c:	f7ff ff42 	bl	8000da4 <__NVIC_GetPriorityGrouping>
 8000f20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f22:	687a      	ldr	r2, [r7, #4]
 8000f24:	68b9      	ldr	r1, [r7, #8]
 8000f26:	6978      	ldr	r0, [r7, #20]
 8000f28:	f7ff ff90 	bl	8000e4c <NVIC_EncodePriority>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f32:	4611      	mov	r1, r2
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff ff5f 	bl	8000df8 <__NVIC_SetPriority>
}
 8000f3a:	bf00      	nop
 8000f3c:	3718      	adds	r7, #24
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}

08000f42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f42:	b580      	push	{r7, lr}
 8000f44:	b082      	sub	sp, #8
 8000f46:	af00      	add	r7, sp, #0
 8000f48:	4603      	mov	r3, r0
 8000f4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f7ff ff35 	bl	8000dc0 <__NVIC_EnableIRQ>
}
 8000f56:	bf00      	nop
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}

08000f5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	b082      	sub	sp, #8
 8000f62:	af00      	add	r7, sp, #0
 8000f64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f66:	6878      	ldr	r0, [r7, #4]
 8000f68:	f7ff ffa2 	bl	8000eb0 <SysTick_Config>
 8000f6c:	4603      	mov	r3, r0
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3708      	adds	r7, #8
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f76:	b480      	push	{r7}
 8000f78:	b085      	sub	sp, #20
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000f88:	2b02      	cmp	r3, #2
 8000f8a:	d008      	beq.n	8000f9e <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2204      	movs	r2, #4
 8000f90:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2200      	movs	r2, #0
 8000f96:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e020      	b.n	8000fe0 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	f022 020e 	bic.w	r2, r2, #14
 8000fac:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	681a      	ldr	r2, [r3, #0]
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f022 0201 	bic.w	r2, r2, #1
 8000fbc:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000fc6:	2101      	movs	r1, #1
 8000fc8:	fa01 f202 	lsl.w	r2, r1, r2
 8000fcc:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	2200      	movs	r2, #0
 8000fda:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	3714      	adds	r7, #20
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bc80      	pop	{r7}
 8000fe8:	4770      	bx	lr
	...

08000fec <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b084      	sub	sp, #16
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000ffe:	2b02      	cmp	r3, #2
 8001000:	d005      	beq.n	800100e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	2204      	movs	r2, #4
 8001006:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001008:	2301      	movs	r3, #1
 800100a:	73fb      	strb	r3, [r7, #15]
 800100c:	e051      	b.n	80010b2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f022 020e 	bic.w	r2, r2, #14
 800101c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f022 0201 	bic.w	r2, r2, #1
 800102c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4a22      	ldr	r2, [pc, #136]	; (80010bc <HAL_DMA_Abort_IT+0xd0>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d029      	beq.n	800108c <HAL_DMA_Abort_IT+0xa0>
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a20      	ldr	r2, [pc, #128]	; (80010c0 <HAL_DMA_Abort_IT+0xd4>)
 800103e:	4293      	cmp	r3, r2
 8001040:	d022      	beq.n	8001088 <HAL_DMA_Abort_IT+0x9c>
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a1f      	ldr	r2, [pc, #124]	; (80010c4 <HAL_DMA_Abort_IT+0xd8>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d01a      	beq.n	8001082 <HAL_DMA_Abort_IT+0x96>
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a1d      	ldr	r2, [pc, #116]	; (80010c8 <HAL_DMA_Abort_IT+0xdc>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d012      	beq.n	800107c <HAL_DMA_Abort_IT+0x90>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4a1c      	ldr	r2, [pc, #112]	; (80010cc <HAL_DMA_Abort_IT+0xe0>)
 800105c:	4293      	cmp	r3, r2
 800105e:	d00a      	beq.n	8001076 <HAL_DMA_Abort_IT+0x8a>
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a1a      	ldr	r2, [pc, #104]	; (80010d0 <HAL_DMA_Abort_IT+0xe4>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d102      	bne.n	8001070 <HAL_DMA_Abort_IT+0x84>
 800106a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800106e:	e00e      	b.n	800108e <HAL_DMA_Abort_IT+0xa2>
 8001070:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001074:	e00b      	b.n	800108e <HAL_DMA_Abort_IT+0xa2>
 8001076:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800107a:	e008      	b.n	800108e <HAL_DMA_Abort_IT+0xa2>
 800107c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001080:	e005      	b.n	800108e <HAL_DMA_Abort_IT+0xa2>
 8001082:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001086:	e002      	b.n	800108e <HAL_DMA_Abort_IT+0xa2>
 8001088:	2310      	movs	r3, #16
 800108a:	e000      	b.n	800108e <HAL_DMA_Abort_IT+0xa2>
 800108c:	2301      	movs	r3, #1
 800108e:	4a11      	ldr	r2, [pc, #68]	; (80010d4 <HAL_DMA_Abort_IT+0xe8>)
 8001090:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	2201      	movs	r2, #1
 8001096:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2200      	movs	r2, #0
 800109e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010ae:	6878      	ldr	r0, [r7, #4]
 80010b0:	4798      	blx	r3
    } 
  }
  return status;
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	40020008 	.word	0x40020008
 80010c0:	4002001c 	.word	0x4002001c
 80010c4:	40020030 	.word	0x40020030
 80010c8:	40020044 	.word	0x40020044
 80010cc:	40020058 	.word	0x40020058
 80010d0:	4002006c 	.word	0x4002006c
 80010d4:	40020000 	.word	0x40020000

080010d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010d8:	b480      	push	{r7}
 80010da:	b08b      	sub	sp, #44	; 0x2c
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
 80010e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010e2:	2300      	movs	r3, #0
 80010e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80010e6:	2300      	movs	r3, #0
 80010e8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010ea:	e169      	b.n	80013c0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80010ec:	2201      	movs	r2, #1
 80010ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f0:	fa02 f303 	lsl.w	r3, r2, r3
 80010f4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	69fa      	ldr	r2, [r7, #28]
 80010fc:	4013      	ands	r3, r2
 80010fe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	429a      	cmp	r2, r3
 8001106:	f040 8158 	bne.w	80013ba <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	4a9a      	ldr	r2, [pc, #616]	; (8001378 <HAL_GPIO_Init+0x2a0>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d05e      	beq.n	80011d2 <HAL_GPIO_Init+0xfa>
 8001114:	4a98      	ldr	r2, [pc, #608]	; (8001378 <HAL_GPIO_Init+0x2a0>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d875      	bhi.n	8001206 <HAL_GPIO_Init+0x12e>
 800111a:	4a98      	ldr	r2, [pc, #608]	; (800137c <HAL_GPIO_Init+0x2a4>)
 800111c:	4293      	cmp	r3, r2
 800111e:	d058      	beq.n	80011d2 <HAL_GPIO_Init+0xfa>
 8001120:	4a96      	ldr	r2, [pc, #600]	; (800137c <HAL_GPIO_Init+0x2a4>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d86f      	bhi.n	8001206 <HAL_GPIO_Init+0x12e>
 8001126:	4a96      	ldr	r2, [pc, #600]	; (8001380 <HAL_GPIO_Init+0x2a8>)
 8001128:	4293      	cmp	r3, r2
 800112a:	d052      	beq.n	80011d2 <HAL_GPIO_Init+0xfa>
 800112c:	4a94      	ldr	r2, [pc, #592]	; (8001380 <HAL_GPIO_Init+0x2a8>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d869      	bhi.n	8001206 <HAL_GPIO_Init+0x12e>
 8001132:	4a94      	ldr	r2, [pc, #592]	; (8001384 <HAL_GPIO_Init+0x2ac>)
 8001134:	4293      	cmp	r3, r2
 8001136:	d04c      	beq.n	80011d2 <HAL_GPIO_Init+0xfa>
 8001138:	4a92      	ldr	r2, [pc, #584]	; (8001384 <HAL_GPIO_Init+0x2ac>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d863      	bhi.n	8001206 <HAL_GPIO_Init+0x12e>
 800113e:	4a92      	ldr	r2, [pc, #584]	; (8001388 <HAL_GPIO_Init+0x2b0>)
 8001140:	4293      	cmp	r3, r2
 8001142:	d046      	beq.n	80011d2 <HAL_GPIO_Init+0xfa>
 8001144:	4a90      	ldr	r2, [pc, #576]	; (8001388 <HAL_GPIO_Init+0x2b0>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d85d      	bhi.n	8001206 <HAL_GPIO_Init+0x12e>
 800114a:	2b12      	cmp	r3, #18
 800114c:	d82a      	bhi.n	80011a4 <HAL_GPIO_Init+0xcc>
 800114e:	2b12      	cmp	r3, #18
 8001150:	d859      	bhi.n	8001206 <HAL_GPIO_Init+0x12e>
 8001152:	a201      	add	r2, pc, #4	; (adr r2, 8001158 <HAL_GPIO_Init+0x80>)
 8001154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001158:	080011d3 	.word	0x080011d3
 800115c:	080011ad 	.word	0x080011ad
 8001160:	080011bf 	.word	0x080011bf
 8001164:	08001201 	.word	0x08001201
 8001168:	08001207 	.word	0x08001207
 800116c:	08001207 	.word	0x08001207
 8001170:	08001207 	.word	0x08001207
 8001174:	08001207 	.word	0x08001207
 8001178:	08001207 	.word	0x08001207
 800117c:	08001207 	.word	0x08001207
 8001180:	08001207 	.word	0x08001207
 8001184:	08001207 	.word	0x08001207
 8001188:	08001207 	.word	0x08001207
 800118c:	08001207 	.word	0x08001207
 8001190:	08001207 	.word	0x08001207
 8001194:	08001207 	.word	0x08001207
 8001198:	08001207 	.word	0x08001207
 800119c:	080011b5 	.word	0x080011b5
 80011a0:	080011c9 	.word	0x080011c9
 80011a4:	4a79      	ldr	r2, [pc, #484]	; (800138c <HAL_GPIO_Init+0x2b4>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d013      	beq.n	80011d2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80011aa:	e02c      	b.n	8001206 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	623b      	str	r3, [r7, #32]
          break;
 80011b2:	e029      	b.n	8001208 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	3304      	adds	r3, #4
 80011ba:	623b      	str	r3, [r7, #32]
          break;
 80011bc:	e024      	b.n	8001208 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	68db      	ldr	r3, [r3, #12]
 80011c2:	3308      	adds	r3, #8
 80011c4:	623b      	str	r3, [r7, #32]
          break;
 80011c6:	e01f      	b.n	8001208 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	330c      	adds	r3, #12
 80011ce:	623b      	str	r3, [r7, #32]
          break;
 80011d0:	e01a      	b.n	8001208 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	689b      	ldr	r3, [r3, #8]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d102      	bne.n	80011e0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80011da:	2304      	movs	r3, #4
 80011dc:	623b      	str	r3, [r7, #32]
          break;
 80011de:	e013      	b.n	8001208 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	689b      	ldr	r3, [r3, #8]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d105      	bne.n	80011f4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011e8:	2308      	movs	r3, #8
 80011ea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	69fa      	ldr	r2, [r7, #28]
 80011f0:	611a      	str	r2, [r3, #16]
          break;
 80011f2:	e009      	b.n	8001208 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011f4:	2308      	movs	r3, #8
 80011f6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	69fa      	ldr	r2, [r7, #28]
 80011fc:	615a      	str	r2, [r3, #20]
          break;
 80011fe:	e003      	b.n	8001208 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001200:	2300      	movs	r3, #0
 8001202:	623b      	str	r3, [r7, #32]
          break;
 8001204:	e000      	b.n	8001208 <HAL_GPIO_Init+0x130>
          break;
 8001206:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001208:	69bb      	ldr	r3, [r7, #24]
 800120a:	2bff      	cmp	r3, #255	; 0xff
 800120c:	d801      	bhi.n	8001212 <HAL_GPIO_Init+0x13a>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	e001      	b.n	8001216 <HAL_GPIO_Init+0x13e>
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	3304      	adds	r3, #4
 8001216:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	2bff      	cmp	r3, #255	; 0xff
 800121c:	d802      	bhi.n	8001224 <HAL_GPIO_Init+0x14c>
 800121e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	e002      	b.n	800122a <HAL_GPIO_Init+0x152>
 8001224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001226:	3b08      	subs	r3, #8
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	210f      	movs	r1, #15
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	fa01 f303 	lsl.w	r3, r1, r3
 8001238:	43db      	mvns	r3, r3
 800123a:	401a      	ands	r2, r3
 800123c:	6a39      	ldr	r1, [r7, #32]
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	fa01 f303 	lsl.w	r3, r1, r3
 8001244:	431a      	orrs	r2, r3
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	685b      	ldr	r3, [r3, #4]
 800124e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001252:	2b00      	cmp	r3, #0
 8001254:	f000 80b1 	beq.w	80013ba <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001258:	4b4d      	ldr	r3, [pc, #308]	; (8001390 <HAL_GPIO_Init+0x2b8>)
 800125a:	699b      	ldr	r3, [r3, #24]
 800125c:	4a4c      	ldr	r2, [pc, #304]	; (8001390 <HAL_GPIO_Init+0x2b8>)
 800125e:	f043 0301 	orr.w	r3, r3, #1
 8001262:	6193      	str	r3, [r2, #24]
 8001264:	4b4a      	ldr	r3, [pc, #296]	; (8001390 <HAL_GPIO_Init+0x2b8>)
 8001266:	699b      	ldr	r3, [r3, #24]
 8001268:	f003 0301 	and.w	r3, r3, #1
 800126c:	60bb      	str	r3, [r7, #8]
 800126e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001270:	4a48      	ldr	r2, [pc, #288]	; (8001394 <HAL_GPIO_Init+0x2bc>)
 8001272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001274:	089b      	lsrs	r3, r3, #2
 8001276:	3302      	adds	r3, #2
 8001278:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800127c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800127e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001280:	f003 0303 	and.w	r3, r3, #3
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	220f      	movs	r2, #15
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	43db      	mvns	r3, r3
 800128e:	68fa      	ldr	r2, [r7, #12]
 8001290:	4013      	ands	r3, r2
 8001292:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	4a40      	ldr	r2, [pc, #256]	; (8001398 <HAL_GPIO_Init+0x2c0>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d013      	beq.n	80012c4 <HAL_GPIO_Init+0x1ec>
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	4a3f      	ldr	r2, [pc, #252]	; (800139c <HAL_GPIO_Init+0x2c4>)
 80012a0:	4293      	cmp	r3, r2
 80012a2:	d00d      	beq.n	80012c0 <HAL_GPIO_Init+0x1e8>
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	4a3e      	ldr	r2, [pc, #248]	; (80013a0 <HAL_GPIO_Init+0x2c8>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d007      	beq.n	80012bc <HAL_GPIO_Init+0x1e4>
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	4a3d      	ldr	r2, [pc, #244]	; (80013a4 <HAL_GPIO_Init+0x2cc>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d101      	bne.n	80012b8 <HAL_GPIO_Init+0x1e0>
 80012b4:	2303      	movs	r3, #3
 80012b6:	e006      	b.n	80012c6 <HAL_GPIO_Init+0x1ee>
 80012b8:	2304      	movs	r3, #4
 80012ba:	e004      	b.n	80012c6 <HAL_GPIO_Init+0x1ee>
 80012bc:	2302      	movs	r3, #2
 80012be:	e002      	b.n	80012c6 <HAL_GPIO_Init+0x1ee>
 80012c0:	2301      	movs	r3, #1
 80012c2:	e000      	b.n	80012c6 <HAL_GPIO_Init+0x1ee>
 80012c4:	2300      	movs	r3, #0
 80012c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012c8:	f002 0203 	and.w	r2, r2, #3
 80012cc:	0092      	lsls	r2, r2, #2
 80012ce:	4093      	lsls	r3, r2
 80012d0:	68fa      	ldr	r2, [r7, #12]
 80012d2:	4313      	orrs	r3, r2
 80012d4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80012d6:	492f      	ldr	r1, [pc, #188]	; (8001394 <HAL_GPIO_Init+0x2bc>)
 80012d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012da:	089b      	lsrs	r3, r3, #2
 80012dc:	3302      	adds	r3, #2
 80012de:	68fa      	ldr	r2, [r7, #12]
 80012e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d006      	beq.n	80012fe <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80012f0:	4b2d      	ldr	r3, [pc, #180]	; (80013a8 <HAL_GPIO_Init+0x2d0>)
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	492c      	ldr	r1, [pc, #176]	; (80013a8 <HAL_GPIO_Init+0x2d0>)
 80012f6:	69bb      	ldr	r3, [r7, #24]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	600b      	str	r3, [r1, #0]
 80012fc:	e006      	b.n	800130c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80012fe:	4b2a      	ldr	r3, [pc, #168]	; (80013a8 <HAL_GPIO_Init+0x2d0>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	43db      	mvns	r3, r3
 8001306:	4928      	ldr	r1, [pc, #160]	; (80013a8 <HAL_GPIO_Init+0x2d0>)
 8001308:	4013      	ands	r3, r2
 800130a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001314:	2b00      	cmp	r3, #0
 8001316:	d006      	beq.n	8001326 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001318:	4b23      	ldr	r3, [pc, #140]	; (80013a8 <HAL_GPIO_Init+0x2d0>)
 800131a:	685a      	ldr	r2, [r3, #4]
 800131c:	4922      	ldr	r1, [pc, #136]	; (80013a8 <HAL_GPIO_Init+0x2d0>)
 800131e:	69bb      	ldr	r3, [r7, #24]
 8001320:	4313      	orrs	r3, r2
 8001322:	604b      	str	r3, [r1, #4]
 8001324:	e006      	b.n	8001334 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001326:	4b20      	ldr	r3, [pc, #128]	; (80013a8 <HAL_GPIO_Init+0x2d0>)
 8001328:	685a      	ldr	r2, [r3, #4]
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	43db      	mvns	r3, r3
 800132e:	491e      	ldr	r1, [pc, #120]	; (80013a8 <HAL_GPIO_Init+0x2d0>)
 8001330:	4013      	ands	r3, r2
 8001332:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800133c:	2b00      	cmp	r3, #0
 800133e:	d006      	beq.n	800134e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001340:	4b19      	ldr	r3, [pc, #100]	; (80013a8 <HAL_GPIO_Init+0x2d0>)
 8001342:	689a      	ldr	r2, [r3, #8]
 8001344:	4918      	ldr	r1, [pc, #96]	; (80013a8 <HAL_GPIO_Init+0x2d0>)
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	4313      	orrs	r3, r2
 800134a:	608b      	str	r3, [r1, #8]
 800134c:	e006      	b.n	800135c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800134e:	4b16      	ldr	r3, [pc, #88]	; (80013a8 <HAL_GPIO_Init+0x2d0>)
 8001350:	689a      	ldr	r2, [r3, #8]
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	43db      	mvns	r3, r3
 8001356:	4914      	ldr	r1, [pc, #80]	; (80013a8 <HAL_GPIO_Init+0x2d0>)
 8001358:	4013      	ands	r3, r2
 800135a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001364:	2b00      	cmp	r3, #0
 8001366:	d021      	beq.n	80013ac <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001368:	4b0f      	ldr	r3, [pc, #60]	; (80013a8 <HAL_GPIO_Init+0x2d0>)
 800136a:	68da      	ldr	r2, [r3, #12]
 800136c:	490e      	ldr	r1, [pc, #56]	; (80013a8 <HAL_GPIO_Init+0x2d0>)
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	4313      	orrs	r3, r2
 8001372:	60cb      	str	r3, [r1, #12]
 8001374:	e021      	b.n	80013ba <HAL_GPIO_Init+0x2e2>
 8001376:	bf00      	nop
 8001378:	10320000 	.word	0x10320000
 800137c:	10310000 	.word	0x10310000
 8001380:	10220000 	.word	0x10220000
 8001384:	10210000 	.word	0x10210000
 8001388:	10120000 	.word	0x10120000
 800138c:	10110000 	.word	0x10110000
 8001390:	40021000 	.word	0x40021000
 8001394:	40010000 	.word	0x40010000
 8001398:	40010800 	.word	0x40010800
 800139c:	40010c00 	.word	0x40010c00
 80013a0:	40011000 	.word	0x40011000
 80013a4:	40011400 	.word	0x40011400
 80013a8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80013ac:	4b0b      	ldr	r3, [pc, #44]	; (80013dc <HAL_GPIO_Init+0x304>)
 80013ae:	68da      	ldr	r2, [r3, #12]
 80013b0:	69bb      	ldr	r3, [r7, #24]
 80013b2:	43db      	mvns	r3, r3
 80013b4:	4909      	ldr	r1, [pc, #36]	; (80013dc <HAL_GPIO_Init+0x304>)
 80013b6:	4013      	ands	r3, r2
 80013b8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80013ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013bc:	3301      	adds	r3, #1
 80013be:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c6:	fa22 f303 	lsr.w	r3, r2, r3
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	f47f ae8e 	bne.w	80010ec <HAL_GPIO_Init+0x14>
  }
}
 80013d0:	bf00      	nop
 80013d2:	bf00      	nop
 80013d4:	372c      	adds	r7, #44	; 0x2c
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bc80      	pop	{r7}
 80013da:	4770      	bx	lr
 80013dc:	40010400 	.word	0x40010400

080013e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	460b      	mov	r3, r1
 80013ea:	807b      	strh	r3, [r7, #2]
 80013ec:	4613      	mov	r3, r2
 80013ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013f0:	787b      	ldrb	r3, [r7, #1]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d003      	beq.n	80013fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013f6:	887a      	ldrh	r2, [r7, #2]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80013fc:	e003      	b.n	8001406 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80013fe:	887b      	ldrh	r3, [r7, #2]
 8001400:	041a      	lsls	r2, r3, #16
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	611a      	str	r2, [r3, #16]
}
 8001406:	bf00      	nop
 8001408:	370c      	adds	r7, #12
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr

08001410 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	4603      	mov	r3, r0
 8001418:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800141a:	4b08      	ldr	r3, [pc, #32]	; (800143c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800141c:	695a      	ldr	r2, [r3, #20]
 800141e:	88fb      	ldrh	r3, [r7, #6]
 8001420:	4013      	ands	r3, r2
 8001422:	2b00      	cmp	r3, #0
 8001424:	d006      	beq.n	8001434 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001426:	4a05      	ldr	r2, [pc, #20]	; (800143c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001428:	88fb      	ldrh	r3, [r7, #6]
 800142a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800142c:	88fb      	ldrh	r3, [r7, #6]
 800142e:	4618      	mov	r0, r3
 8001430:	f000 f806 	bl	8001440 <HAL_GPIO_EXTI_Callback>
  }
}
 8001434:	bf00      	nop
 8001436:	3708      	adds	r7, #8
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40010400 	.word	0x40010400

08001440 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001440:	b480      	push	{r7}
 8001442:	b083      	sub	sp, #12
 8001444:	af00      	add	r7, sp, #0
 8001446:	4603      	mov	r3, r0
 8001448:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr

08001454 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d101      	bne.n	8001466 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e272      	b.n	800194c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	2b00      	cmp	r3, #0
 8001470:	f000 8087 	beq.w	8001582 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001474:	4b92      	ldr	r3, [pc, #584]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	f003 030c 	and.w	r3, r3, #12
 800147c:	2b04      	cmp	r3, #4
 800147e:	d00c      	beq.n	800149a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001480:	4b8f      	ldr	r3, [pc, #572]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001482:	685b      	ldr	r3, [r3, #4]
 8001484:	f003 030c 	and.w	r3, r3, #12
 8001488:	2b08      	cmp	r3, #8
 800148a:	d112      	bne.n	80014b2 <HAL_RCC_OscConfig+0x5e>
 800148c:	4b8c      	ldr	r3, [pc, #560]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001494:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001498:	d10b      	bne.n	80014b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800149a:	4b89      	ldr	r3, [pc, #548]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d06c      	beq.n	8001580 <HAL_RCC_OscConfig+0x12c>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d168      	bne.n	8001580 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e24c      	b.n	800194c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014ba:	d106      	bne.n	80014ca <HAL_RCC_OscConfig+0x76>
 80014bc:	4b80      	ldr	r3, [pc, #512]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a7f      	ldr	r2, [pc, #508]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80014c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014c6:	6013      	str	r3, [r2, #0]
 80014c8:	e02e      	b.n	8001528 <HAL_RCC_OscConfig+0xd4>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d10c      	bne.n	80014ec <HAL_RCC_OscConfig+0x98>
 80014d2:	4b7b      	ldr	r3, [pc, #492]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a7a      	ldr	r2, [pc, #488]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80014d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014dc:	6013      	str	r3, [r2, #0]
 80014de:	4b78      	ldr	r3, [pc, #480]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a77      	ldr	r2, [pc, #476]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80014e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80014e8:	6013      	str	r3, [r2, #0]
 80014ea:	e01d      	b.n	8001528 <HAL_RCC_OscConfig+0xd4>
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80014f4:	d10c      	bne.n	8001510 <HAL_RCC_OscConfig+0xbc>
 80014f6:	4b72      	ldr	r3, [pc, #456]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a71      	ldr	r2, [pc, #452]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80014fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001500:	6013      	str	r3, [r2, #0]
 8001502:	4b6f      	ldr	r3, [pc, #444]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a6e      	ldr	r2, [pc, #440]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001508:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800150c:	6013      	str	r3, [r2, #0]
 800150e:	e00b      	b.n	8001528 <HAL_RCC_OscConfig+0xd4>
 8001510:	4b6b      	ldr	r3, [pc, #428]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a6a      	ldr	r2, [pc, #424]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001516:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800151a:	6013      	str	r3, [r2, #0]
 800151c:	4b68      	ldr	r3, [pc, #416]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4a67      	ldr	r2, [pc, #412]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001522:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001526:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d013      	beq.n	8001558 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001530:	f7ff fbe6 	bl	8000d00 <HAL_GetTick>
 8001534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001536:	e008      	b.n	800154a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001538:	f7ff fbe2 	bl	8000d00 <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	2b64      	cmp	r3, #100	; 0x64
 8001544:	d901      	bls.n	800154a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001546:	2303      	movs	r3, #3
 8001548:	e200      	b.n	800194c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800154a:	4b5d      	ldr	r3, [pc, #372]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001552:	2b00      	cmp	r3, #0
 8001554:	d0f0      	beq.n	8001538 <HAL_RCC_OscConfig+0xe4>
 8001556:	e014      	b.n	8001582 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001558:	f7ff fbd2 	bl	8000d00 <HAL_GetTick>
 800155c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800155e:	e008      	b.n	8001572 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001560:	f7ff fbce 	bl	8000d00 <HAL_GetTick>
 8001564:	4602      	mov	r2, r0
 8001566:	693b      	ldr	r3, [r7, #16]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	2b64      	cmp	r3, #100	; 0x64
 800156c:	d901      	bls.n	8001572 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800156e:	2303      	movs	r3, #3
 8001570:	e1ec      	b.n	800194c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001572:	4b53      	ldr	r3, [pc, #332]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800157a:	2b00      	cmp	r3, #0
 800157c:	d1f0      	bne.n	8001560 <HAL_RCC_OscConfig+0x10c>
 800157e:	e000      	b.n	8001582 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001580:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	2b00      	cmp	r3, #0
 800158c:	d063      	beq.n	8001656 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800158e:	4b4c      	ldr	r3, [pc, #304]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	f003 030c 	and.w	r3, r3, #12
 8001596:	2b00      	cmp	r3, #0
 8001598:	d00b      	beq.n	80015b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800159a:	4b49      	ldr	r3, [pc, #292]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f003 030c 	and.w	r3, r3, #12
 80015a2:	2b08      	cmp	r3, #8
 80015a4:	d11c      	bne.n	80015e0 <HAL_RCC_OscConfig+0x18c>
 80015a6:	4b46      	ldr	r3, [pc, #280]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d116      	bne.n	80015e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015b2:	4b43      	ldr	r3, [pc, #268]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f003 0302 	and.w	r3, r3, #2
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d005      	beq.n	80015ca <HAL_RCC_OscConfig+0x176>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	691b      	ldr	r3, [r3, #16]
 80015c2:	2b01      	cmp	r3, #1
 80015c4:	d001      	beq.n	80015ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80015c6:	2301      	movs	r3, #1
 80015c8:	e1c0      	b.n	800194c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015ca:	4b3d      	ldr	r3, [pc, #244]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	695b      	ldr	r3, [r3, #20]
 80015d6:	00db      	lsls	r3, r3, #3
 80015d8:	4939      	ldr	r1, [pc, #228]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 80015da:	4313      	orrs	r3, r2
 80015dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015de:	e03a      	b.n	8001656 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	691b      	ldr	r3, [r3, #16]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d020      	beq.n	800162a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015e8:	4b36      	ldr	r3, [pc, #216]	; (80016c4 <HAL_RCC_OscConfig+0x270>)
 80015ea:	2201      	movs	r2, #1
 80015ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ee:	f7ff fb87 	bl	8000d00 <HAL_GetTick>
 80015f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015f4:	e008      	b.n	8001608 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015f6:	f7ff fb83 	bl	8000d00 <HAL_GetTick>
 80015fa:	4602      	mov	r2, r0
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	2b02      	cmp	r3, #2
 8001602:	d901      	bls.n	8001608 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001604:	2303      	movs	r3, #3
 8001606:	e1a1      	b.n	800194c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001608:	4b2d      	ldr	r3, [pc, #180]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	f003 0302 	and.w	r3, r3, #2
 8001610:	2b00      	cmp	r3, #0
 8001612:	d0f0      	beq.n	80015f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001614:	4b2a      	ldr	r3, [pc, #168]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	695b      	ldr	r3, [r3, #20]
 8001620:	00db      	lsls	r3, r3, #3
 8001622:	4927      	ldr	r1, [pc, #156]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 8001624:	4313      	orrs	r3, r2
 8001626:	600b      	str	r3, [r1, #0]
 8001628:	e015      	b.n	8001656 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800162a:	4b26      	ldr	r3, [pc, #152]	; (80016c4 <HAL_RCC_OscConfig+0x270>)
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001630:	f7ff fb66 	bl	8000d00 <HAL_GetTick>
 8001634:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001636:	e008      	b.n	800164a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001638:	f7ff fb62 	bl	8000d00 <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	2b02      	cmp	r3, #2
 8001644:	d901      	bls.n	800164a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001646:	2303      	movs	r3, #3
 8001648:	e180      	b.n	800194c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800164a:	4b1d      	ldr	r3, [pc, #116]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0302 	and.w	r3, r3, #2
 8001652:	2b00      	cmp	r3, #0
 8001654:	d1f0      	bne.n	8001638 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 0308 	and.w	r3, r3, #8
 800165e:	2b00      	cmp	r3, #0
 8001660:	d03a      	beq.n	80016d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	699b      	ldr	r3, [r3, #24]
 8001666:	2b00      	cmp	r3, #0
 8001668:	d019      	beq.n	800169e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800166a:	4b17      	ldr	r3, [pc, #92]	; (80016c8 <HAL_RCC_OscConfig+0x274>)
 800166c:	2201      	movs	r2, #1
 800166e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001670:	f7ff fb46 	bl	8000d00 <HAL_GetTick>
 8001674:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001676:	e008      	b.n	800168a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001678:	f7ff fb42 	bl	8000d00 <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	2b02      	cmp	r3, #2
 8001684:	d901      	bls.n	800168a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e160      	b.n	800194c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800168a:	4b0d      	ldr	r3, [pc, #52]	; (80016c0 <HAL_RCC_OscConfig+0x26c>)
 800168c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	2b00      	cmp	r3, #0
 8001694:	d0f0      	beq.n	8001678 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001696:	2001      	movs	r0, #1
 8001698:	f000 fad8 	bl	8001c4c <RCC_Delay>
 800169c:	e01c      	b.n	80016d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800169e:	4b0a      	ldr	r3, [pc, #40]	; (80016c8 <HAL_RCC_OscConfig+0x274>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016a4:	f7ff fb2c 	bl	8000d00 <HAL_GetTick>
 80016a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016aa:	e00f      	b.n	80016cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016ac:	f7ff fb28 	bl	8000d00 <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d908      	bls.n	80016cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80016ba:	2303      	movs	r3, #3
 80016bc:	e146      	b.n	800194c <HAL_RCC_OscConfig+0x4f8>
 80016be:	bf00      	nop
 80016c0:	40021000 	.word	0x40021000
 80016c4:	42420000 	.word	0x42420000
 80016c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016cc:	4b92      	ldr	r3, [pc, #584]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 80016ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d0:	f003 0302 	and.w	r3, r3, #2
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d1e9      	bne.n	80016ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f003 0304 	and.w	r3, r3, #4
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	f000 80a6 	beq.w	8001832 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016e6:	2300      	movs	r3, #0
 80016e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016ea:	4b8b      	ldr	r3, [pc, #556]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 80016ec:	69db      	ldr	r3, [r3, #28]
 80016ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d10d      	bne.n	8001712 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016f6:	4b88      	ldr	r3, [pc, #544]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 80016f8:	69db      	ldr	r3, [r3, #28]
 80016fa:	4a87      	ldr	r2, [pc, #540]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 80016fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001700:	61d3      	str	r3, [r2, #28]
 8001702:	4b85      	ldr	r3, [pc, #532]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 8001704:	69db      	ldr	r3, [r3, #28]
 8001706:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800170e:	2301      	movs	r3, #1
 8001710:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001712:	4b82      	ldr	r3, [pc, #520]	; (800191c <HAL_RCC_OscConfig+0x4c8>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800171a:	2b00      	cmp	r3, #0
 800171c:	d118      	bne.n	8001750 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800171e:	4b7f      	ldr	r3, [pc, #508]	; (800191c <HAL_RCC_OscConfig+0x4c8>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a7e      	ldr	r2, [pc, #504]	; (800191c <HAL_RCC_OscConfig+0x4c8>)
 8001724:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001728:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800172a:	f7ff fae9 	bl	8000d00 <HAL_GetTick>
 800172e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001730:	e008      	b.n	8001744 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001732:	f7ff fae5 	bl	8000d00 <HAL_GetTick>
 8001736:	4602      	mov	r2, r0
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	1ad3      	subs	r3, r2, r3
 800173c:	2b64      	cmp	r3, #100	; 0x64
 800173e:	d901      	bls.n	8001744 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001740:	2303      	movs	r3, #3
 8001742:	e103      	b.n	800194c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001744:	4b75      	ldr	r3, [pc, #468]	; (800191c <HAL_RCC_OscConfig+0x4c8>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800174c:	2b00      	cmp	r3, #0
 800174e:	d0f0      	beq.n	8001732 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	2b01      	cmp	r3, #1
 8001756:	d106      	bne.n	8001766 <HAL_RCC_OscConfig+0x312>
 8001758:	4b6f      	ldr	r3, [pc, #444]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 800175a:	6a1b      	ldr	r3, [r3, #32]
 800175c:	4a6e      	ldr	r2, [pc, #440]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 800175e:	f043 0301 	orr.w	r3, r3, #1
 8001762:	6213      	str	r3, [r2, #32]
 8001764:	e02d      	b.n	80017c2 <HAL_RCC_OscConfig+0x36e>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	68db      	ldr	r3, [r3, #12]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d10c      	bne.n	8001788 <HAL_RCC_OscConfig+0x334>
 800176e:	4b6a      	ldr	r3, [pc, #424]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 8001770:	6a1b      	ldr	r3, [r3, #32]
 8001772:	4a69      	ldr	r2, [pc, #420]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 8001774:	f023 0301 	bic.w	r3, r3, #1
 8001778:	6213      	str	r3, [r2, #32]
 800177a:	4b67      	ldr	r3, [pc, #412]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 800177c:	6a1b      	ldr	r3, [r3, #32]
 800177e:	4a66      	ldr	r2, [pc, #408]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 8001780:	f023 0304 	bic.w	r3, r3, #4
 8001784:	6213      	str	r3, [r2, #32]
 8001786:	e01c      	b.n	80017c2 <HAL_RCC_OscConfig+0x36e>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	2b05      	cmp	r3, #5
 800178e:	d10c      	bne.n	80017aa <HAL_RCC_OscConfig+0x356>
 8001790:	4b61      	ldr	r3, [pc, #388]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 8001792:	6a1b      	ldr	r3, [r3, #32]
 8001794:	4a60      	ldr	r2, [pc, #384]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 8001796:	f043 0304 	orr.w	r3, r3, #4
 800179a:	6213      	str	r3, [r2, #32]
 800179c:	4b5e      	ldr	r3, [pc, #376]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 800179e:	6a1b      	ldr	r3, [r3, #32]
 80017a0:	4a5d      	ldr	r2, [pc, #372]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 80017a2:	f043 0301 	orr.w	r3, r3, #1
 80017a6:	6213      	str	r3, [r2, #32]
 80017a8:	e00b      	b.n	80017c2 <HAL_RCC_OscConfig+0x36e>
 80017aa:	4b5b      	ldr	r3, [pc, #364]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 80017ac:	6a1b      	ldr	r3, [r3, #32]
 80017ae:	4a5a      	ldr	r2, [pc, #360]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 80017b0:	f023 0301 	bic.w	r3, r3, #1
 80017b4:	6213      	str	r3, [r2, #32]
 80017b6:	4b58      	ldr	r3, [pc, #352]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 80017b8:	6a1b      	ldr	r3, [r3, #32]
 80017ba:	4a57      	ldr	r2, [pc, #348]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 80017bc:	f023 0304 	bic.w	r3, r3, #4
 80017c0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	68db      	ldr	r3, [r3, #12]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d015      	beq.n	80017f6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ca:	f7ff fa99 	bl	8000d00 <HAL_GetTick>
 80017ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017d0:	e00a      	b.n	80017e8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017d2:	f7ff fa95 	bl	8000d00 <HAL_GetTick>
 80017d6:	4602      	mov	r2, r0
 80017d8:	693b      	ldr	r3, [r7, #16]
 80017da:	1ad3      	subs	r3, r2, r3
 80017dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d901      	bls.n	80017e8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80017e4:	2303      	movs	r3, #3
 80017e6:	e0b1      	b.n	800194c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017e8:	4b4b      	ldr	r3, [pc, #300]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 80017ea:	6a1b      	ldr	r3, [r3, #32]
 80017ec:	f003 0302 	and.w	r3, r3, #2
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d0ee      	beq.n	80017d2 <HAL_RCC_OscConfig+0x37e>
 80017f4:	e014      	b.n	8001820 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017f6:	f7ff fa83 	bl	8000d00 <HAL_GetTick>
 80017fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017fc:	e00a      	b.n	8001814 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017fe:	f7ff fa7f 	bl	8000d00 <HAL_GetTick>
 8001802:	4602      	mov	r2, r0
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	f241 3288 	movw	r2, #5000	; 0x1388
 800180c:	4293      	cmp	r3, r2
 800180e:	d901      	bls.n	8001814 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001810:	2303      	movs	r3, #3
 8001812:	e09b      	b.n	800194c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001814:	4b40      	ldr	r3, [pc, #256]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 8001816:	6a1b      	ldr	r3, [r3, #32]
 8001818:	f003 0302 	and.w	r3, r3, #2
 800181c:	2b00      	cmp	r3, #0
 800181e:	d1ee      	bne.n	80017fe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001820:	7dfb      	ldrb	r3, [r7, #23]
 8001822:	2b01      	cmp	r3, #1
 8001824:	d105      	bne.n	8001832 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001826:	4b3c      	ldr	r3, [pc, #240]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	4a3b      	ldr	r2, [pc, #236]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 800182c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001830:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	69db      	ldr	r3, [r3, #28]
 8001836:	2b00      	cmp	r3, #0
 8001838:	f000 8087 	beq.w	800194a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800183c:	4b36      	ldr	r3, [pc, #216]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f003 030c 	and.w	r3, r3, #12
 8001844:	2b08      	cmp	r3, #8
 8001846:	d061      	beq.n	800190c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	69db      	ldr	r3, [r3, #28]
 800184c:	2b02      	cmp	r3, #2
 800184e:	d146      	bne.n	80018de <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001850:	4b33      	ldr	r3, [pc, #204]	; (8001920 <HAL_RCC_OscConfig+0x4cc>)
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001856:	f7ff fa53 	bl	8000d00 <HAL_GetTick>
 800185a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800185c:	e008      	b.n	8001870 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800185e:	f7ff fa4f 	bl	8000d00 <HAL_GetTick>
 8001862:	4602      	mov	r2, r0
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	2b02      	cmp	r3, #2
 800186a:	d901      	bls.n	8001870 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800186c:	2303      	movs	r3, #3
 800186e:	e06d      	b.n	800194c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001870:	4b29      	ldr	r3, [pc, #164]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001878:	2b00      	cmp	r3, #0
 800187a:	d1f0      	bne.n	800185e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6a1b      	ldr	r3, [r3, #32]
 8001880:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001884:	d108      	bne.n	8001898 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001886:	4b24      	ldr	r3, [pc, #144]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	4921      	ldr	r1, [pc, #132]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 8001894:	4313      	orrs	r3, r2
 8001896:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001898:	4b1f      	ldr	r3, [pc, #124]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a19      	ldr	r1, [r3, #32]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a8:	430b      	orrs	r3, r1
 80018aa:	491b      	ldr	r1, [pc, #108]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 80018ac:	4313      	orrs	r3, r2
 80018ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018b0:	4b1b      	ldr	r3, [pc, #108]	; (8001920 <HAL_RCC_OscConfig+0x4cc>)
 80018b2:	2201      	movs	r2, #1
 80018b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b6:	f7ff fa23 	bl	8000d00 <HAL_GetTick>
 80018ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018bc:	e008      	b.n	80018d0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018be:	f7ff fa1f 	bl	8000d00 <HAL_GetTick>
 80018c2:	4602      	mov	r2, r0
 80018c4:	693b      	ldr	r3, [r7, #16]
 80018c6:	1ad3      	subs	r3, r2, r3
 80018c8:	2b02      	cmp	r3, #2
 80018ca:	d901      	bls.n	80018d0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80018cc:	2303      	movs	r3, #3
 80018ce:	e03d      	b.n	800194c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018d0:	4b11      	ldr	r3, [pc, #68]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d0f0      	beq.n	80018be <HAL_RCC_OscConfig+0x46a>
 80018dc:	e035      	b.n	800194a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018de:	4b10      	ldr	r3, [pc, #64]	; (8001920 <HAL_RCC_OscConfig+0x4cc>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e4:	f7ff fa0c 	bl	8000d00 <HAL_GetTick>
 80018e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018ea:	e008      	b.n	80018fe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018ec:	f7ff fa08 	bl	8000d00 <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d901      	bls.n	80018fe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80018fa:	2303      	movs	r3, #3
 80018fc:	e026      	b.n	800194c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018fe:	4b06      	ldr	r3, [pc, #24]	; (8001918 <HAL_RCC_OscConfig+0x4c4>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001906:	2b00      	cmp	r3, #0
 8001908:	d1f0      	bne.n	80018ec <HAL_RCC_OscConfig+0x498>
 800190a:	e01e      	b.n	800194a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	69db      	ldr	r3, [r3, #28]
 8001910:	2b01      	cmp	r3, #1
 8001912:	d107      	bne.n	8001924 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	e019      	b.n	800194c <HAL_RCC_OscConfig+0x4f8>
 8001918:	40021000 	.word	0x40021000
 800191c:	40007000 	.word	0x40007000
 8001920:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001924:	4b0b      	ldr	r3, [pc, #44]	; (8001954 <HAL_RCC_OscConfig+0x500>)
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6a1b      	ldr	r3, [r3, #32]
 8001934:	429a      	cmp	r2, r3
 8001936:	d106      	bne.n	8001946 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001942:	429a      	cmp	r2, r3
 8001944:	d001      	beq.n	800194a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e000      	b.n	800194c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800194a:	2300      	movs	r3, #0
}
 800194c:	4618      	mov	r0, r3
 800194e:	3718      	adds	r7, #24
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40021000 	.word	0x40021000

08001958 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b084      	sub	sp, #16
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d101      	bne.n	800196c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	e0d0      	b.n	8001b0e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800196c:	4b6a      	ldr	r3, [pc, #424]	; (8001b18 <HAL_RCC_ClockConfig+0x1c0>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 0307 	and.w	r3, r3, #7
 8001974:	683a      	ldr	r2, [r7, #0]
 8001976:	429a      	cmp	r2, r3
 8001978:	d910      	bls.n	800199c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800197a:	4b67      	ldr	r3, [pc, #412]	; (8001b18 <HAL_RCC_ClockConfig+0x1c0>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f023 0207 	bic.w	r2, r3, #7
 8001982:	4965      	ldr	r1, [pc, #404]	; (8001b18 <HAL_RCC_ClockConfig+0x1c0>)
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	4313      	orrs	r3, r2
 8001988:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800198a:	4b63      	ldr	r3, [pc, #396]	; (8001b18 <HAL_RCC_ClockConfig+0x1c0>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f003 0307 	and.w	r3, r3, #7
 8001992:	683a      	ldr	r2, [r7, #0]
 8001994:	429a      	cmp	r2, r3
 8001996:	d001      	beq.n	800199c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001998:	2301      	movs	r3, #1
 800199a:	e0b8      	b.n	8001b0e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0302 	and.w	r3, r3, #2
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d020      	beq.n	80019ea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 0304 	and.w	r3, r3, #4
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d005      	beq.n	80019c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019b4:	4b59      	ldr	r3, [pc, #356]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	4a58      	ldr	r2, [pc, #352]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 80019ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80019be:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0308 	and.w	r3, r3, #8
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d005      	beq.n	80019d8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019cc:	4b53      	ldr	r3, [pc, #332]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	4a52      	ldr	r2, [pc, #328]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 80019d2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80019d6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019d8:	4b50      	ldr	r3, [pc, #320]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	494d      	ldr	r1, [pc, #308]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 80019e6:	4313      	orrs	r3, r2
 80019e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d040      	beq.n	8001a78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d107      	bne.n	8001a0e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019fe:	4b47      	ldr	r3, [pc, #284]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d115      	bne.n	8001a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e07f      	b.n	8001b0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d107      	bne.n	8001a26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a16:	4b41      	ldr	r3, [pc, #260]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d109      	bne.n	8001a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e073      	b.n	8001b0e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a26:	4b3d      	ldr	r3, [pc, #244]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0302 	and.w	r3, r3, #2
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d101      	bne.n	8001a36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a32:	2301      	movs	r3, #1
 8001a34:	e06b      	b.n	8001b0e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a36:	4b39      	ldr	r3, [pc, #228]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f023 0203 	bic.w	r2, r3, #3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	4936      	ldr	r1, [pc, #216]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 8001a44:	4313      	orrs	r3, r2
 8001a46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a48:	f7ff f95a 	bl	8000d00 <HAL_GetTick>
 8001a4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a4e:	e00a      	b.n	8001a66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a50:	f7ff f956 	bl	8000d00 <HAL_GetTick>
 8001a54:	4602      	mov	r2, r0
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d901      	bls.n	8001a66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e053      	b.n	8001b0e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a66:	4b2d      	ldr	r3, [pc, #180]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f003 020c 	and.w	r2, r3, #12
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d1eb      	bne.n	8001a50 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a78:	4b27      	ldr	r3, [pc, #156]	; (8001b18 <HAL_RCC_ClockConfig+0x1c0>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0307 	and.w	r3, r3, #7
 8001a80:	683a      	ldr	r2, [r7, #0]
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d210      	bcs.n	8001aa8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a86:	4b24      	ldr	r3, [pc, #144]	; (8001b18 <HAL_RCC_ClockConfig+0x1c0>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f023 0207 	bic.w	r2, r3, #7
 8001a8e:	4922      	ldr	r1, [pc, #136]	; (8001b18 <HAL_RCC_ClockConfig+0x1c0>)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	4313      	orrs	r3, r2
 8001a94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a96:	4b20      	ldr	r3, [pc, #128]	; (8001b18 <HAL_RCC_ClockConfig+0x1c0>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0307 	and.w	r3, r3, #7
 8001a9e:	683a      	ldr	r2, [r7, #0]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	d001      	beq.n	8001aa8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	e032      	b.n	8001b0e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f003 0304 	and.w	r3, r3, #4
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d008      	beq.n	8001ac6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ab4:	4b19      	ldr	r3, [pc, #100]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	4916      	ldr	r1, [pc, #88]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0308 	and.w	r3, r3, #8
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d009      	beq.n	8001ae6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001ad2:	4b12      	ldr	r3, [pc, #72]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	691b      	ldr	r3, [r3, #16]
 8001ade:	00db      	lsls	r3, r3, #3
 8001ae0:	490e      	ldr	r1, [pc, #56]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ae6:	f000 f821 	bl	8001b2c <HAL_RCC_GetSysClockFreq>
 8001aea:	4602      	mov	r2, r0
 8001aec:	4b0b      	ldr	r3, [pc, #44]	; (8001b1c <HAL_RCC_ClockConfig+0x1c4>)
 8001aee:	685b      	ldr	r3, [r3, #4]
 8001af0:	091b      	lsrs	r3, r3, #4
 8001af2:	f003 030f 	and.w	r3, r3, #15
 8001af6:	490a      	ldr	r1, [pc, #40]	; (8001b20 <HAL_RCC_ClockConfig+0x1c8>)
 8001af8:	5ccb      	ldrb	r3, [r1, r3]
 8001afa:	fa22 f303 	lsr.w	r3, r2, r3
 8001afe:	4a09      	ldr	r2, [pc, #36]	; (8001b24 <HAL_RCC_ClockConfig+0x1cc>)
 8001b00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b02:	4b09      	ldr	r3, [pc, #36]	; (8001b28 <HAL_RCC_ClockConfig+0x1d0>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff f8b8 	bl	8000c7c <HAL_InitTick>

  return HAL_OK;
 8001b0c:	2300      	movs	r3, #0
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	3710      	adds	r7, #16
 8001b12:	46bd      	mov	sp, r7
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	40022000 	.word	0x40022000
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	08003e10 	.word	0x08003e10
 8001b24:	20000000 	.word	0x20000000
 8001b28:	20000004 	.word	0x20000004

08001b2c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b2c:	b490      	push	{r4, r7}
 8001b2e:	b08a      	sub	sp, #40	; 0x28
 8001b30:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001b32:	4b29      	ldr	r3, [pc, #164]	; (8001bd8 <HAL_RCC_GetSysClockFreq+0xac>)
 8001b34:	1d3c      	adds	r4, r7, #4
 8001b36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b38:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001b3c:	f240 2301 	movw	r3, #513	; 0x201
 8001b40:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b42:	2300      	movs	r3, #0
 8001b44:	61fb      	str	r3, [r7, #28]
 8001b46:	2300      	movs	r3, #0
 8001b48:	61bb      	str	r3, [r7, #24]
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	627b      	str	r3, [r7, #36]	; 0x24
 8001b4e:	2300      	movs	r3, #0
 8001b50:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001b52:	2300      	movs	r3, #0
 8001b54:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001b56:	4b21      	ldr	r3, [pc, #132]	; (8001bdc <HAL_RCC_GetSysClockFreq+0xb0>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	f003 030c 	and.w	r3, r3, #12
 8001b62:	2b04      	cmp	r3, #4
 8001b64:	d002      	beq.n	8001b6c <HAL_RCC_GetSysClockFreq+0x40>
 8001b66:	2b08      	cmp	r3, #8
 8001b68:	d003      	beq.n	8001b72 <HAL_RCC_GetSysClockFreq+0x46>
 8001b6a:	e02b      	b.n	8001bc4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b6c:	4b1c      	ldr	r3, [pc, #112]	; (8001be0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001b6e:	623b      	str	r3, [r7, #32]
      break;
 8001b70:	e02b      	b.n	8001bca <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	0c9b      	lsrs	r3, r3, #18
 8001b76:	f003 030f 	and.w	r3, r3, #15
 8001b7a:	3328      	adds	r3, #40	; 0x28
 8001b7c:	443b      	add	r3, r7
 8001b7e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001b82:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b84:	69fb      	ldr	r3, [r7, #28]
 8001b86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d012      	beq.n	8001bb4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b8e:	4b13      	ldr	r3, [pc, #76]	; (8001bdc <HAL_RCC_GetSysClockFreq+0xb0>)
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	0c5b      	lsrs	r3, r3, #17
 8001b94:	f003 0301 	and.w	r3, r3, #1
 8001b98:	3328      	adds	r3, #40	; 0x28
 8001b9a:	443b      	add	r3, r7
 8001b9c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001ba0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	4a0e      	ldr	r2, [pc, #56]	; (8001be0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001ba6:	fb03 f202 	mul.w	r2, r3, r2
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb0:	627b      	str	r3, [r7, #36]	; 0x24
 8001bb2:	e004      	b.n	8001bbe <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	4a0b      	ldr	r2, [pc, #44]	; (8001be4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001bb8:	fb02 f303 	mul.w	r3, r2, r3
 8001bbc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc0:	623b      	str	r3, [r7, #32]
      break;
 8001bc2:	e002      	b.n	8001bca <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001bc4:	4b06      	ldr	r3, [pc, #24]	; (8001be0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001bc6:	623b      	str	r3, [r7, #32]
      break;
 8001bc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bca:	6a3b      	ldr	r3, [r7, #32]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3728      	adds	r7, #40	; 0x28
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bc90      	pop	{r4, r7}
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	08003e00 	.word	0x08003e00
 8001bdc:	40021000 	.word	0x40021000
 8001be0:	007a1200 	.word	0x007a1200
 8001be4:	003d0900 	.word	0x003d0900

08001be8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bec:	4b02      	ldr	r3, [pc, #8]	; (8001bf8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001bee:	681b      	ldr	r3, [r3, #0]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr
 8001bf8:	20000000 	.word	0x20000000

08001bfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c00:	f7ff fff2 	bl	8001be8 <HAL_RCC_GetHCLKFreq>
 8001c04:	4602      	mov	r2, r0
 8001c06:	4b05      	ldr	r3, [pc, #20]	; (8001c1c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	0a1b      	lsrs	r3, r3, #8
 8001c0c:	f003 0307 	and.w	r3, r3, #7
 8001c10:	4903      	ldr	r1, [pc, #12]	; (8001c20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c12:	5ccb      	ldrb	r3, [r1, r3]
 8001c14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40021000 	.word	0x40021000
 8001c20:	08003e20 	.word	0x08003e20

08001c24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c28:	f7ff ffde 	bl	8001be8 <HAL_RCC_GetHCLKFreq>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	4b05      	ldr	r3, [pc, #20]	; (8001c44 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	0adb      	lsrs	r3, r3, #11
 8001c34:	f003 0307 	and.w	r3, r3, #7
 8001c38:	4903      	ldr	r1, [pc, #12]	; (8001c48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c3a:	5ccb      	ldrb	r3, [r1, r3]
 8001c3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	bd80      	pop	{r7, pc}
 8001c44:	40021000 	.word	0x40021000
 8001c48:	08003e20 	.word	0x08003e20

08001c4c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001c54:	4b0a      	ldr	r3, [pc, #40]	; (8001c80 <RCC_Delay+0x34>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a0a      	ldr	r2, [pc, #40]	; (8001c84 <RCC_Delay+0x38>)
 8001c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c5e:	0a5b      	lsrs	r3, r3, #9
 8001c60:	687a      	ldr	r2, [r7, #4]
 8001c62:	fb02 f303 	mul.w	r3, r2, r3
 8001c66:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001c68:	bf00      	nop
  }
  while (Delay --);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	1e5a      	subs	r2, r3, #1
 8001c6e:	60fa      	str	r2, [r7, #12]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d1f9      	bne.n	8001c68 <RCC_Delay+0x1c>
}
 8001c74:	bf00      	nop
 8001c76:	bf00      	nop
 8001c78:	3714      	adds	r7, #20
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bc80      	pop	{r7}
 8001c7e:	4770      	bx	lr
 8001c80:	20000000 	.word	0x20000000
 8001c84:	10624dd3 	.word	0x10624dd3

08001c88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d101      	bne.n	8001c9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e03f      	b.n	8001d1a <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d106      	bne.n	8001cb4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2200      	movs	r2, #0
 8001caa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f7fe feec 	bl	8000a8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2224      	movs	r2, #36	; 0x24
 8001cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	68da      	ldr	r2, [r3, #12]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001cca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ccc:	6878      	ldr	r0, [r7, #4]
 8001cce:	f000 fc85 	bl	80025dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	691a      	ldr	r2, [r3, #16]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ce0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	695a      	ldr	r2, [r3, #20]
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001cf0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	68da      	ldr	r2, [r3, #12]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2200      	movs	r2, #0
 8001d06:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2220      	movs	r2, #32
 8001d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2220      	movs	r2, #32
 8001d14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001d18:	2300      	movs	r3, #0
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d22:	b580      	push	{r7, lr}
 8001d24:	b08a      	sub	sp, #40	; 0x28
 8001d26:	af02      	add	r7, sp, #8
 8001d28:	60f8      	str	r0, [r7, #12]
 8001d2a:	60b9      	str	r1, [r7, #8]
 8001d2c:	603b      	str	r3, [r7, #0]
 8001d2e:	4613      	mov	r3, r2
 8001d30:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001d32:	2300      	movs	r3, #0
 8001d34:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	2b20      	cmp	r3, #32
 8001d40:	d17c      	bne.n	8001e3c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d002      	beq.n	8001d4e <HAL_UART_Transmit+0x2c>
 8001d48:	88fb      	ldrh	r3, [r7, #6]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d101      	bne.n	8001d52 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e075      	b.n	8001e3e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001d58:	2b01      	cmp	r3, #1
 8001d5a:	d101      	bne.n	8001d60 <HAL_UART_Transmit+0x3e>
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	e06e      	b.n	8001e3e <HAL_UART_Transmit+0x11c>
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	2201      	movs	r2, #1
 8001d64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	2221      	movs	r2, #33	; 0x21
 8001d72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001d76:	f7fe ffc3 	bl	8000d00 <HAL_GetTick>
 8001d7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	88fa      	ldrh	r2, [r7, #6]
 8001d80:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	88fa      	ldrh	r2, [r7, #6]
 8001d86:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d90:	d108      	bne.n	8001da4 <HAL_UART_Transmit+0x82>
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	691b      	ldr	r3, [r3, #16]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d104      	bne.n	8001da4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	61bb      	str	r3, [r7, #24]
 8001da2:	e003      	b.n	8001dac <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001da4:	68bb      	ldr	r3, [r7, #8]
 8001da6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001da8:	2300      	movs	r3, #0
 8001daa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	2200      	movs	r2, #0
 8001db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001db4:	e02a      	b.n	8001e0c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	9300      	str	r3, [sp, #0]
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2180      	movs	r1, #128	; 0x80
 8001dc0:	68f8      	ldr	r0, [r7, #12]
 8001dc2:	f000 fa38 	bl	8002236 <UART_WaitOnFlagUntilTimeout>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e036      	b.n	8001e3e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d10b      	bne.n	8001dee <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	881b      	ldrh	r3, [r3, #0]
 8001dda:	461a      	mov	r2, r3
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001de4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	3302      	adds	r3, #2
 8001dea:	61bb      	str	r3, [r7, #24]
 8001dec:	e007      	b.n	8001dfe <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	781a      	ldrb	r2, [r3, #0]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001df8:	69fb      	ldr	r3, [r7, #28]
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	3b01      	subs	r3, #1
 8001e06:	b29a      	uxth	r2, r3
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e10:	b29b      	uxth	r3, r3
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1cf      	bne.n	8001db6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	9300      	str	r3, [sp, #0]
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	2140      	movs	r1, #64	; 0x40
 8001e20:	68f8      	ldr	r0, [r7, #12]
 8001e22:	f000 fa08 	bl	8002236 <UART_WaitOnFlagUntilTimeout>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	e006      	b.n	8001e3e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	2220      	movs	r2, #32
 8001e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	e000      	b.n	8001e3e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001e3c:	2302      	movs	r3, #2
  }
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	3720      	adds	r7, #32
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}

08001e46 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b084      	sub	sp, #16
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	60f8      	str	r0, [r7, #12]
 8001e4e:	60b9      	str	r1, [r7, #8]
 8001e50:	4613      	mov	r3, r2
 8001e52:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	2b20      	cmp	r3, #32
 8001e5e:	d11d      	bne.n	8001e9c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d002      	beq.n	8001e6c <HAL_UART_Receive_IT+0x26>
 8001e66:	88fb      	ldrh	r3, [r7, #6]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d101      	bne.n	8001e70 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	e016      	b.n	8001e9e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d101      	bne.n	8001e7e <HAL_UART_Receive_IT+0x38>
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	e00f      	b.n	8001e9e <HAL_UART_Receive_IT+0x58>
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	2201      	movs	r2, #1
 8001e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8001e8c:	88fb      	ldrh	r3, [r7, #6]
 8001e8e:	461a      	mov	r2, r3
 8001e90:	68b9      	ldr	r1, [r7, #8]
 8001e92:	68f8      	ldr	r0, [r7, #12]
 8001e94:	f000 fa19 	bl	80022ca <UART_Start_Receive_IT>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	e000      	b.n	8001e9e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8001e9c:	2302      	movs	r3, #2
  }
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3710      	adds	r7, #16
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
	...

08001ea8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b08a      	sub	sp, #40	; 0x28
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	68db      	ldr	r3, [r3, #12]
 8001ebe:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	695b      	ldr	r3, [r3, #20]
 8001ec6:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed2:	f003 030f 	and.w	r3, r3, #15
 8001ed6:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d10d      	bne.n	8001efa <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee0:	f003 0320 	and.w	r3, r3, #32
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d008      	beq.n	8001efa <HAL_UART_IRQHandler+0x52>
 8001ee8:	6a3b      	ldr	r3, [r7, #32]
 8001eea:	f003 0320 	and.w	r3, r3, #32
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d003      	beq.n	8001efa <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f000 fac9 	bl	800248a <UART_Receive_IT>
      return;
 8001ef8:	e17b      	b.n	80021f2 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001efa:	69bb      	ldr	r3, [r7, #24]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	f000 80b1 	beq.w	8002064 <HAL_UART_IRQHandler+0x1bc>
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	f003 0301 	and.w	r3, r3, #1
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d105      	bne.n	8001f18 <HAL_UART_IRQHandler+0x70>
 8001f0c:	6a3b      	ldr	r3, [r7, #32]
 8001f0e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	f000 80a6 	beq.w	8002064 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d00a      	beq.n	8001f38 <HAL_UART_IRQHandler+0x90>
 8001f22:	6a3b      	ldr	r3, [r7, #32]
 8001f24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d005      	beq.n	8001f38 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f30:	f043 0201 	orr.w	r2, r3, #1
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3a:	f003 0304 	and.w	r3, r3, #4
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d00a      	beq.n	8001f58 <HAL_UART_IRQHandler+0xb0>
 8001f42:	69fb      	ldr	r3, [r7, #28]
 8001f44:	f003 0301 	and.w	r3, r3, #1
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d005      	beq.n	8001f58 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f50:	f043 0202 	orr.w	r2, r3, #2
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d00a      	beq.n	8001f78 <HAL_UART_IRQHandler+0xd0>
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	f003 0301 	and.w	r3, r3, #1
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d005      	beq.n	8001f78 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f70:	f043 0204 	orr.w	r2, r3, #4
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f7a:	f003 0308 	and.w	r3, r3, #8
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d00f      	beq.n	8001fa2 <HAL_UART_IRQHandler+0xfa>
 8001f82:	6a3b      	ldr	r3, [r7, #32]
 8001f84:	f003 0320 	and.w	r3, r3, #32
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d104      	bne.n	8001f96 <HAL_UART_IRQHandler+0xee>
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	f003 0301 	and.w	r3, r3, #1
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d005      	beq.n	8001fa2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f9a:	f043 0208 	orr.w	r2, r3, #8
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	f000 811e 	beq.w	80021e8 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fae:	f003 0320 	and.w	r3, r3, #32
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d007      	beq.n	8001fc6 <HAL_UART_IRQHandler+0x11e>
 8001fb6:	6a3b      	ldr	r3, [r7, #32]
 8001fb8:	f003 0320 	and.w	r3, r3, #32
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d002      	beq.n	8001fc6 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f000 fa62 	bl	800248a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	695b      	ldr	r3, [r3, #20]
 8001fcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	bf14      	ite	ne
 8001fd4:	2301      	movne	r3, #1
 8001fd6:	2300      	moveq	r3, #0
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe0:	f003 0308 	and.w	r3, r3, #8
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d102      	bne.n	8001fee <HAL_UART_IRQHandler+0x146>
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d031      	beq.n	8002052 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001fee:	6878      	ldr	r0, [r7, #4]
 8001ff0:	f000 f9a4 	bl	800233c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	695b      	ldr	r3, [r3, #20]
 8001ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d023      	beq.n	800204a <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	695a      	ldr	r2, [r3, #20]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002010:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002016:	2b00      	cmp	r3, #0
 8002018:	d013      	beq.n	8002042 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800201e:	4a76      	ldr	r2, [pc, #472]	; (80021f8 <HAL_UART_IRQHandler+0x350>)
 8002020:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002026:	4618      	mov	r0, r3
 8002028:	f7fe ffe0 	bl	8000fec <HAL_DMA_Abort_IT>
 800202c:	4603      	mov	r3, r0
 800202e:	2b00      	cmp	r3, #0
 8002030:	d016      	beq.n	8002060 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002036:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800203c:	4610      	mov	r0, r2
 800203e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002040:	e00e      	b.n	8002060 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 f8e3 	bl	800220e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002048:	e00a      	b.n	8002060 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f8df 	bl	800220e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002050:	e006      	b.n	8002060 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f8db 	bl	800220e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800205e:	e0c3      	b.n	80021e8 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002060:	bf00      	nop
    return;
 8002062:	e0c1      	b.n	80021e8 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002068:	2b01      	cmp	r3, #1
 800206a:	f040 80a1 	bne.w	80021b0 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800206e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002070:	f003 0310 	and.w	r3, r3, #16
 8002074:	2b00      	cmp	r3, #0
 8002076:	f000 809b 	beq.w	80021b0 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800207a:	6a3b      	ldr	r3, [r7, #32]
 800207c:	f003 0310 	and.w	r3, r3, #16
 8002080:	2b00      	cmp	r3, #0
 8002082:	f000 8095 	beq.w	80021b0 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002086:	2300      	movs	r3, #0
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	60fb      	str	r3, [r7, #12]
 800209a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	695b      	ldr	r3, [r3, #20]
 80020a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d04e      	beq.n	8002148 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80020b4:	8a3b      	ldrh	r3, [r7, #16]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	f000 8098 	beq.w	80021ec <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80020c0:	8a3a      	ldrh	r2, [r7, #16]
 80020c2:	429a      	cmp	r2, r3
 80020c4:	f080 8092 	bcs.w	80021ec <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	8a3a      	ldrh	r2, [r7, #16]
 80020cc:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020d2:	699b      	ldr	r3, [r3, #24]
 80020d4:	2b20      	cmp	r3, #32
 80020d6:	d02b      	beq.n	8002130 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68da      	ldr	r2, [r3, #12]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80020e6:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	695a      	ldr	r2, [r3, #20]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f022 0201 	bic.w	r2, r2, #1
 80020f6:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	695a      	ldr	r2, [r3, #20]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002106:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2220      	movs	r2, #32
 800210c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2200      	movs	r2, #0
 8002114:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68da      	ldr	r2, [r3, #12]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f022 0210 	bic.w	r2, r2, #16
 8002124:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800212a:	4618      	mov	r0, r3
 800212c:	f7fe ff23 	bl	8000f76 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002138:	b29b      	uxth	r3, r3
 800213a:	1ad3      	subs	r3, r2, r3
 800213c:	b29b      	uxth	r3, r3
 800213e:	4619      	mov	r1, r3
 8002140:	6878      	ldr	r0, [r7, #4]
 8002142:	f000 f86d 	bl	8002220 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002146:	e051      	b.n	80021ec <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002150:	b29b      	uxth	r3, r3
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800215a:	b29b      	uxth	r3, r3
 800215c:	2b00      	cmp	r3, #0
 800215e:	d047      	beq.n	80021f0 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8002160:	8a7b      	ldrh	r3, [r7, #18]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d044      	beq.n	80021f0 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	68da      	ldr	r2, [r3, #12]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002174:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	695a      	ldr	r2, [r3, #20]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f022 0201 	bic.w	r2, r2, #1
 8002184:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2220      	movs	r2, #32
 800218a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2200      	movs	r2, #0
 8002192:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	68da      	ldr	r2, [r3, #12]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f022 0210 	bic.w	r2, r2, #16
 80021a2:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80021a4:	8a7b      	ldrh	r3, [r7, #18]
 80021a6:	4619      	mov	r1, r3
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f000 f839 	bl	8002220 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80021ae:	e01f      	b.n	80021f0 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80021b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d008      	beq.n	80021cc <HAL_UART_IRQHandler+0x324>
 80021ba:	6a3b      	ldr	r3, [r7, #32]
 80021bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d003      	beq.n	80021cc <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f000 f8f9 	bl	80023bc <UART_Transmit_IT>
    return;
 80021ca:	e012      	b.n	80021f2 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80021cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d00d      	beq.n	80021f2 <HAL_UART_IRQHandler+0x34a>
 80021d6:	6a3b      	ldr	r3, [r7, #32]
 80021d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d008      	beq.n	80021f2 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f000 f93a 	bl	800245a <UART_EndTransmit_IT>
    return;
 80021e6:	e004      	b.n	80021f2 <HAL_UART_IRQHandler+0x34a>
    return;
 80021e8:	bf00      	nop
 80021ea:	e002      	b.n	80021f2 <HAL_UART_IRQHandler+0x34a>
      return;
 80021ec:	bf00      	nop
 80021ee:	e000      	b.n	80021f2 <HAL_UART_IRQHandler+0x34a>
      return;
 80021f0:	bf00      	nop
  }
}
 80021f2:	3728      	adds	r7, #40	; 0x28
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	08002395 	.word	0x08002395

080021fc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	bc80      	pop	{r7}
 800220c:	4770      	bx	lr

0800220e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800220e:	b480      	push	{r7}
 8002210:	b083      	sub	sp, #12
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002216:	bf00      	nop
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	bc80      	pop	{r7}
 800221e:	4770      	bx	lr

08002220 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	460b      	mov	r3, r1
 800222a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800222c:	bf00      	nop
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	bc80      	pop	{r7}
 8002234:	4770      	bx	lr

08002236 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002236:	b580      	push	{r7, lr}
 8002238:	b084      	sub	sp, #16
 800223a:	af00      	add	r7, sp, #0
 800223c:	60f8      	str	r0, [r7, #12]
 800223e:	60b9      	str	r1, [r7, #8]
 8002240:	603b      	str	r3, [r7, #0]
 8002242:	4613      	mov	r3, r2
 8002244:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002246:	e02c      	b.n	80022a2 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800224e:	d028      	beq.n	80022a2 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002250:	69bb      	ldr	r3, [r7, #24]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d007      	beq.n	8002266 <UART_WaitOnFlagUntilTimeout+0x30>
 8002256:	f7fe fd53 	bl	8000d00 <HAL_GetTick>
 800225a:	4602      	mov	r2, r0
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	1ad3      	subs	r3, r2, r3
 8002260:	69ba      	ldr	r2, [r7, #24]
 8002262:	429a      	cmp	r2, r3
 8002264:	d21d      	bcs.n	80022a2 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	68da      	ldr	r2, [r3, #12]
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002274:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	695a      	ldr	r2, [r3, #20]
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f022 0201 	bic.w	r2, r2, #1
 8002284:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	2220      	movs	r2, #32
 800228a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	2220      	movs	r2, #32
 8002292:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2200      	movs	r2, #0
 800229a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800229e:	2303      	movs	r3, #3
 80022a0:	e00f      	b.n	80022c2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	4013      	ands	r3, r2
 80022ac:	68ba      	ldr	r2, [r7, #8]
 80022ae:	429a      	cmp	r2, r3
 80022b0:	bf0c      	ite	eq
 80022b2:	2301      	moveq	r3, #1
 80022b4:	2300      	movne	r3, #0
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	461a      	mov	r2, r3
 80022ba:	79fb      	ldrb	r3, [r7, #7]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d0c3      	beq.n	8002248 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3710      	adds	r7, #16
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80022ca:	b480      	push	{r7}
 80022cc:	b085      	sub	sp, #20
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	60f8      	str	r0, [r7, #12]
 80022d2:	60b9      	str	r1, [r7, #8]
 80022d4:	4613      	mov	r3, r2
 80022d6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	68ba      	ldr	r2, [r7, #8]
 80022dc:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	88fa      	ldrh	r2, [r7, #6]
 80022e2:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	88fa      	ldrh	r2, [r7, #6]
 80022e8:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	2200      	movs	r2, #0
 80022ee:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	2222      	movs	r2, #34	; 0x22
 80022f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2200      	movs	r2, #0
 80022fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	68da      	ldr	r2, [r3, #12]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800230e:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	695a      	ldr	r2, [r3, #20]
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f042 0201 	orr.w	r2, r2, #1
 800231e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	68da      	ldr	r2, [r3, #12]
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f042 0220 	orr.w	r2, r2, #32
 800232e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002330:	2300      	movs	r3, #0
}
 8002332:	4618      	mov	r0, r3
 8002334:	3714      	adds	r7, #20
 8002336:	46bd      	mov	sp, r7
 8002338:	bc80      	pop	{r7}
 800233a:	4770      	bx	lr

0800233c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	68da      	ldr	r2, [r3, #12]
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002352:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	695a      	ldr	r2, [r3, #20]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f022 0201 	bic.w	r2, r2, #1
 8002362:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002368:	2b01      	cmp	r3, #1
 800236a:	d107      	bne.n	800237c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	68da      	ldr	r2, [r3, #12]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f022 0210 	bic.w	r2, r2, #16
 800237a:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2220      	movs	r2, #32
 8002380:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	631a      	str	r2, [r3, #48]	; 0x30
}
 800238a:	bf00      	nop
 800238c:	370c      	adds	r7, #12
 800238e:	46bd      	mov	sp, r7
 8002390:	bc80      	pop	{r7}
 8002392:	4770      	bx	lr

08002394 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2200      	movs	r2, #0
 80023a6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	2200      	movs	r2, #0
 80023ac:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80023ae:	68f8      	ldr	r0, [r7, #12]
 80023b0:	f7ff ff2d 	bl	800220e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80023b4:	bf00      	nop
 80023b6:	3710      	adds	r7, #16
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}

080023bc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80023bc:	b480      	push	{r7}
 80023be:	b085      	sub	sp, #20
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	2b21      	cmp	r3, #33	; 0x21
 80023ce:	d13e      	bne.n	800244e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023d8:	d114      	bne.n	8002404 <UART_Transmit_IT+0x48>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	691b      	ldr	r3, [r3, #16]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d110      	bne.n	8002404 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a1b      	ldr	r3, [r3, #32]
 80023e6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	881b      	ldrh	r3, [r3, #0]
 80023ec:	461a      	mov	r2, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023f6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	6a1b      	ldr	r3, [r3, #32]
 80023fc:	1c9a      	adds	r2, r3, #2
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	621a      	str	r2, [r3, #32]
 8002402:	e008      	b.n	8002416 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a1b      	ldr	r3, [r3, #32]
 8002408:	1c59      	adds	r1, r3, #1
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	6211      	str	r1, [r2, #32]
 800240e:	781a      	ldrb	r2, [r3, #0]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800241a:	b29b      	uxth	r3, r3
 800241c:	3b01      	subs	r3, #1
 800241e:	b29b      	uxth	r3, r3
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	4619      	mov	r1, r3
 8002424:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002426:	2b00      	cmp	r3, #0
 8002428:	d10f      	bne.n	800244a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68da      	ldr	r2, [r3, #12]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002438:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	68da      	ldr	r2, [r3, #12]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002448:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800244a:	2300      	movs	r3, #0
 800244c:	e000      	b.n	8002450 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800244e:	2302      	movs	r3, #2
  }
}
 8002450:	4618      	mov	r0, r3
 8002452:	3714      	adds	r7, #20
 8002454:	46bd      	mov	sp, r7
 8002456:	bc80      	pop	{r7}
 8002458:	4770      	bx	lr

0800245a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800245a:	b580      	push	{r7, lr}
 800245c:	b082      	sub	sp, #8
 800245e:	af00      	add	r7, sp, #0
 8002460:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	68da      	ldr	r2, [r3, #12]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002470:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2220      	movs	r2, #32
 8002476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f7ff febe 	bl	80021fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	3708      	adds	r7, #8
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}

0800248a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800248a:	b580      	push	{r7, lr}
 800248c:	b086      	sub	sp, #24
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b22      	cmp	r3, #34	; 0x22
 800249c:	f040 8099 	bne.w	80025d2 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024a8:	d117      	bne.n	80024da <UART_Receive_IT+0x50>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	691b      	ldr	r3, [r3, #16]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d113      	bne.n	80024da <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80024b2:	2300      	movs	r3, #0
 80024b4:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ba:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	b29b      	uxth	r3, r3
 80024c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024c8:	b29a      	uxth	r2, r3
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024d2:	1c9a      	adds	r2, r3, #2
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	629a      	str	r2, [r3, #40]	; 0x28
 80024d8:	e026      	b.n	8002528 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024de:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80024e0:	2300      	movs	r3, #0
 80024e2:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024ec:	d007      	beq.n	80024fe <UART_Receive_IT+0x74>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	689b      	ldr	r3, [r3, #8]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d10a      	bne.n	800250c <UART_Receive_IT+0x82>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d106      	bne.n	800250c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	b2da      	uxtb	r2, r3
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	701a      	strb	r2, [r3, #0]
 800250a:	e008      	b.n	800251e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	685b      	ldr	r3, [r3, #4]
 8002512:	b2db      	uxtb	r3, r3
 8002514:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002518:	b2da      	uxtb	r2, r3
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002522:	1c5a      	adds	r2, r3, #1
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800252c:	b29b      	uxth	r3, r3
 800252e:	3b01      	subs	r3, #1
 8002530:	b29b      	uxth	r3, r3
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	4619      	mov	r1, r3
 8002536:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002538:	2b00      	cmp	r3, #0
 800253a:	d148      	bne.n	80025ce <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	68da      	ldr	r2, [r3, #12]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f022 0220 	bic.w	r2, r2, #32
 800254a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	68da      	ldr	r2, [r3, #12]
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800255a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	695a      	ldr	r2, [r3, #20]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f022 0201 	bic.w	r2, r2, #1
 800256a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2220      	movs	r2, #32
 8002570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002578:	2b01      	cmp	r3, #1
 800257a:	d123      	bne.n	80025c4 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	68da      	ldr	r2, [r3, #12]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f022 0210 	bic.w	r2, r2, #16
 8002590:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0310 	and.w	r3, r3, #16
 800259c:	2b10      	cmp	r3, #16
 800259e:	d10a      	bne.n	80025b6 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80025a0:	2300      	movs	r3, #0
 80025a2:	60fb      	str	r3, [r7, #12]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	60fb      	str	r3, [r7, #12]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	60fb      	str	r3, [r7, #12]
 80025b4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80025ba:	4619      	mov	r1, r3
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f7ff fe2f 	bl	8002220 <HAL_UARTEx_RxEventCallback>
 80025c2:	e002      	b.n	80025ca <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f7fe f943 	bl	8000850 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80025ca:	2300      	movs	r3, #0
 80025cc:	e002      	b.n	80025d4 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80025ce:	2300      	movs	r3, #0
 80025d0:	e000      	b.n	80025d4 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80025d2:	2302      	movs	r3, #2
  }
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	3718      	adds	r7, #24
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}

080025dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	691b      	ldr	r3, [r3, #16]
 80025ea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	68da      	ldr	r2, [r3, #12]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	430a      	orrs	r2, r1
 80025f8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	689a      	ldr	r2, [r3, #8]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	431a      	orrs	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	695b      	ldr	r3, [r3, #20]
 8002608:	4313      	orrs	r3, r2
 800260a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	68db      	ldr	r3, [r3, #12]
 8002612:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002616:	f023 030c 	bic.w	r3, r3, #12
 800261a:	687a      	ldr	r2, [r7, #4]
 800261c:	6812      	ldr	r2, [r2, #0]
 800261e:	68b9      	ldr	r1, [r7, #8]
 8002620:	430b      	orrs	r3, r1
 8002622:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	695b      	ldr	r3, [r3, #20]
 800262a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	699a      	ldr	r2, [r3, #24]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	430a      	orrs	r2, r1
 8002638:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a2c      	ldr	r2, [pc, #176]	; (80026f0 <UART_SetConfig+0x114>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d103      	bne.n	800264c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002644:	f7ff faee 	bl	8001c24 <HAL_RCC_GetPCLK2Freq>
 8002648:	60f8      	str	r0, [r7, #12]
 800264a:	e002      	b.n	8002652 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800264c:	f7ff fad6 	bl	8001bfc <HAL_RCC_GetPCLK1Freq>
 8002650:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002652:	68fa      	ldr	r2, [r7, #12]
 8002654:	4613      	mov	r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	4413      	add	r3, r2
 800265a:	009a      	lsls	r2, r3, #2
 800265c:	441a      	add	r2, r3
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	fbb2 f3f3 	udiv	r3, r2, r3
 8002668:	4a22      	ldr	r2, [pc, #136]	; (80026f4 <UART_SetConfig+0x118>)
 800266a:	fba2 2303 	umull	r2, r3, r2, r3
 800266e:	095b      	lsrs	r3, r3, #5
 8002670:	0119      	lsls	r1, r3, #4
 8002672:	68fa      	ldr	r2, [r7, #12]
 8002674:	4613      	mov	r3, r2
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	4413      	add	r3, r2
 800267a:	009a      	lsls	r2, r3, #2
 800267c:	441a      	add	r2, r3
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	fbb2 f2f3 	udiv	r2, r2, r3
 8002688:	4b1a      	ldr	r3, [pc, #104]	; (80026f4 <UART_SetConfig+0x118>)
 800268a:	fba3 0302 	umull	r0, r3, r3, r2
 800268e:	095b      	lsrs	r3, r3, #5
 8002690:	2064      	movs	r0, #100	; 0x64
 8002692:	fb00 f303 	mul.w	r3, r0, r3
 8002696:	1ad3      	subs	r3, r2, r3
 8002698:	011b      	lsls	r3, r3, #4
 800269a:	3332      	adds	r3, #50	; 0x32
 800269c:	4a15      	ldr	r2, [pc, #84]	; (80026f4 <UART_SetConfig+0x118>)
 800269e:	fba2 2303 	umull	r2, r3, r2, r3
 80026a2:	095b      	lsrs	r3, r3, #5
 80026a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026a8:	4419      	add	r1, r3
 80026aa:	68fa      	ldr	r2, [r7, #12]
 80026ac:	4613      	mov	r3, r2
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	4413      	add	r3, r2
 80026b2:	009a      	lsls	r2, r3, #2
 80026b4:	441a      	add	r2, r3
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	685b      	ldr	r3, [r3, #4]
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80026c0:	4b0c      	ldr	r3, [pc, #48]	; (80026f4 <UART_SetConfig+0x118>)
 80026c2:	fba3 0302 	umull	r0, r3, r3, r2
 80026c6:	095b      	lsrs	r3, r3, #5
 80026c8:	2064      	movs	r0, #100	; 0x64
 80026ca:	fb00 f303 	mul.w	r3, r0, r3
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	011b      	lsls	r3, r3, #4
 80026d2:	3332      	adds	r3, #50	; 0x32
 80026d4:	4a07      	ldr	r2, [pc, #28]	; (80026f4 <UART_SetConfig+0x118>)
 80026d6:	fba2 2303 	umull	r2, r3, r2, r3
 80026da:	095b      	lsrs	r3, r3, #5
 80026dc:	f003 020f 	and.w	r2, r3, #15
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	440a      	add	r2, r1
 80026e6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80026e8:	bf00      	nop
 80026ea:	3710      	adds	r7, #16
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bd80      	pop	{r7, pc}
 80026f0:	40013800 	.word	0x40013800
 80026f4:	51eb851f 	.word	0x51eb851f

080026f8 <atoi>:
 80026f8:	220a      	movs	r2, #10
 80026fa:	2100      	movs	r1, #0
 80026fc:	f000 b8e2 	b.w	80028c4 <strtol>

08002700 <__errno>:
 8002700:	4b01      	ldr	r3, [pc, #4]	; (8002708 <__errno+0x8>)
 8002702:	6818      	ldr	r0, [r3, #0]
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	2000000c 	.word	0x2000000c

0800270c <__libc_init_array>:
 800270c:	b570      	push	{r4, r5, r6, lr}
 800270e:	2600      	movs	r6, #0
 8002710:	4d0c      	ldr	r5, [pc, #48]	; (8002744 <__libc_init_array+0x38>)
 8002712:	4c0d      	ldr	r4, [pc, #52]	; (8002748 <__libc_init_array+0x3c>)
 8002714:	1b64      	subs	r4, r4, r5
 8002716:	10a4      	asrs	r4, r4, #2
 8002718:	42a6      	cmp	r6, r4
 800271a:	d109      	bne.n	8002730 <__libc_init_array+0x24>
 800271c:	f000 fd36 	bl	800318c <_init>
 8002720:	2600      	movs	r6, #0
 8002722:	4d0a      	ldr	r5, [pc, #40]	; (800274c <__libc_init_array+0x40>)
 8002724:	4c0a      	ldr	r4, [pc, #40]	; (8002750 <__libc_init_array+0x44>)
 8002726:	1b64      	subs	r4, r4, r5
 8002728:	10a4      	asrs	r4, r4, #2
 800272a:	42a6      	cmp	r6, r4
 800272c:	d105      	bne.n	800273a <__libc_init_array+0x2e>
 800272e:	bd70      	pop	{r4, r5, r6, pc}
 8002730:	f855 3b04 	ldr.w	r3, [r5], #4
 8002734:	4798      	blx	r3
 8002736:	3601      	adds	r6, #1
 8002738:	e7ee      	b.n	8002718 <__libc_init_array+0xc>
 800273a:	f855 3b04 	ldr.w	r3, [r5], #4
 800273e:	4798      	blx	r3
 8002740:	3601      	adds	r6, #1
 8002742:	e7f2      	b.n	800272a <__libc_init_array+0x1e>
 8002744:	08003f5c 	.word	0x08003f5c
 8002748:	08003f5c 	.word	0x08003f5c
 800274c:	08003f5c 	.word	0x08003f5c
 8002750:	08003f60 	.word	0x08003f60

08002754 <memset>:
 8002754:	4603      	mov	r3, r0
 8002756:	4402      	add	r2, r0
 8002758:	4293      	cmp	r3, r2
 800275a:	d100      	bne.n	800275e <memset+0xa>
 800275c:	4770      	bx	lr
 800275e:	f803 1b01 	strb.w	r1, [r3], #1
 8002762:	e7f9      	b.n	8002758 <memset+0x4>

08002764 <sniprintf>:
 8002764:	b40c      	push	{r2, r3}
 8002766:	b530      	push	{r4, r5, lr}
 8002768:	4b17      	ldr	r3, [pc, #92]	; (80027c8 <sniprintf+0x64>)
 800276a:	1e0c      	subs	r4, r1, #0
 800276c:	681d      	ldr	r5, [r3, #0]
 800276e:	b09d      	sub	sp, #116	; 0x74
 8002770:	da08      	bge.n	8002784 <sniprintf+0x20>
 8002772:	238b      	movs	r3, #139	; 0x8b
 8002774:	f04f 30ff 	mov.w	r0, #4294967295
 8002778:	602b      	str	r3, [r5, #0]
 800277a:	b01d      	add	sp, #116	; 0x74
 800277c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002780:	b002      	add	sp, #8
 8002782:	4770      	bx	lr
 8002784:	f44f 7302 	mov.w	r3, #520	; 0x208
 8002788:	f8ad 3014 	strh.w	r3, [sp, #20]
 800278c:	bf0c      	ite	eq
 800278e:	4623      	moveq	r3, r4
 8002790:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002794:	9304      	str	r3, [sp, #16]
 8002796:	9307      	str	r3, [sp, #28]
 8002798:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800279c:	9002      	str	r0, [sp, #8]
 800279e:	9006      	str	r0, [sp, #24]
 80027a0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80027a4:	4628      	mov	r0, r5
 80027a6:	ab21      	add	r3, sp, #132	; 0x84
 80027a8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80027aa:	a902      	add	r1, sp, #8
 80027ac:	9301      	str	r3, [sp, #4]
 80027ae:	f000 f8ef 	bl	8002990 <_svfiprintf_r>
 80027b2:	1c43      	adds	r3, r0, #1
 80027b4:	bfbc      	itt	lt
 80027b6:	238b      	movlt	r3, #139	; 0x8b
 80027b8:	602b      	strlt	r3, [r5, #0]
 80027ba:	2c00      	cmp	r4, #0
 80027bc:	d0dd      	beq.n	800277a <sniprintf+0x16>
 80027be:	2200      	movs	r2, #0
 80027c0:	9b02      	ldr	r3, [sp, #8]
 80027c2:	701a      	strb	r2, [r3, #0]
 80027c4:	e7d9      	b.n	800277a <sniprintf+0x16>
 80027c6:	bf00      	nop
 80027c8:	2000000c 	.word	0x2000000c

080027cc <_strtol_l.constprop.0>:
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80027d2:	4680      	mov	r8, r0
 80027d4:	d001      	beq.n	80027da <_strtol_l.constprop.0+0xe>
 80027d6:	2b24      	cmp	r3, #36	; 0x24
 80027d8:	d906      	bls.n	80027e8 <_strtol_l.constprop.0+0x1c>
 80027da:	f7ff ff91 	bl	8002700 <__errno>
 80027de:	2316      	movs	r3, #22
 80027e0:	6003      	str	r3, [r0, #0]
 80027e2:	2000      	movs	r0, #0
 80027e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80027e8:	460d      	mov	r5, r1
 80027ea:	4f35      	ldr	r7, [pc, #212]	; (80028c0 <_strtol_l.constprop.0+0xf4>)
 80027ec:	4628      	mov	r0, r5
 80027ee:	f815 4b01 	ldrb.w	r4, [r5], #1
 80027f2:	5de6      	ldrb	r6, [r4, r7]
 80027f4:	f016 0608 	ands.w	r6, r6, #8
 80027f8:	d1f8      	bne.n	80027ec <_strtol_l.constprop.0+0x20>
 80027fa:	2c2d      	cmp	r4, #45	; 0x2d
 80027fc:	d12f      	bne.n	800285e <_strtol_l.constprop.0+0x92>
 80027fe:	2601      	movs	r6, #1
 8002800:	782c      	ldrb	r4, [r5, #0]
 8002802:	1c85      	adds	r5, r0, #2
 8002804:	2b00      	cmp	r3, #0
 8002806:	d057      	beq.n	80028b8 <_strtol_l.constprop.0+0xec>
 8002808:	2b10      	cmp	r3, #16
 800280a:	d109      	bne.n	8002820 <_strtol_l.constprop.0+0x54>
 800280c:	2c30      	cmp	r4, #48	; 0x30
 800280e:	d107      	bne.n	8002820 <_strtol_l.constprop.0+0x54>
 8002810:	7828      	ldrb	r0, [r5, #0]
 8002812:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8002816:	2858      	cmp	r0, #88	; 0x58
 8002818:	d149      	bne.n	80028ae <_strtol_l.constprop.0+0xe2>
 800281a:	2310      	movs	r3, #16
 800281c:	786c      	ldrb	r4, [r5, #1]
 800281e:	3502      	adds	r5, #2
 8002820:	2700      	movs	r7, #0
 8002822:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8002826:	f10e 3eff 	add.w	lr, lr, #4294967295
 800282a:	fbbe f9f3 	udiv	r9, lr, r3
 800282e:	4638      	mov	r0, r7
 8002830:	fb03 ea19 	mls	sl, r3, r9, lr
 8002834:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8002838:	f1bc 0f09 	cmp.w	ip, #9
 800283c:	d814      	bhi.n	8002868 <_strtol_l.constprop.0+0x9c>
 800283e:	4664      	mov	r4, ip
 8002840:	42a3      	cmp	r3, r4
 8002842:	dd22      	ble.n	800288a <_strtol_l.constprop.0+0xbe>
 8002844:	2f00      	cmp	r7, #0
 8002846:	db1d      	blt.n	8002884 <_strtol_l.constprop.0+0xb8>
 8002848:	4581      	cmp	r9, r0
 800284a:	d31b      	bcc.n	8002884 <_strtol_l.constprop.0+0xb8>
 800284c:	d101      	bne.n	8002852 <_strtol_l.constprop.0+0x86>
 800284e:	45a2      	cmp	sl, r4
 8002850:	db18      	blt.n	8002884 <_strtol_l.constprop.0+0xb8>
 8002852:	2701      	movs	r7, #1
 8002854:	fb00 4003 	mla	r0, r0, r3, r4
 8002858:	f815 4b01 	ldrb.w	r4, [r5], #1
 800285c:	e7ea      	b.n	8002834 <_strtol_l.constprop.0+0x68>
 800285e:	2c2b      	cmp	r4, #43	; 0x2b
 8002860:	bf04      	itt	eq
 8002862:	782c      	ldrbeq	r4, [r5, #0]
 8002864:	1c85      	addeq	r5, r0, #2
 8002866:	e7cd      	b.n	8002804 <_strtol_l.constprop.0+0x38>
 8002868:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800286c:	f1bc 0f19 	cmp.w	ip, #25
 8002870:	d801      	bhi.n	8002876 <_strtol_l.constprop.0+0xaa>
 8002872:	3c37      	subs	r4, #55	; 0x37
 8002874:	e7e4      	b.n	8002840 <_strtol_l.constprop.0+0x74>
 8002876:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800287a:	f1bc 0f19 	cmp.w	ip, #25
 800287e:	d804      	bhi.n	800288a <_strtol_l.constprop.0+0xbe>
 8002880:	3c57      	subs	r4, #87	; 0x57
 8002882:	e7dd      	b.n	8002840 <_strtol_l.constprop.0+0x74>
 8002884:	f04f 37ff 	mov.w	r7, #4294967295
 8002888:	e7e6      	b.n	8002858 <_strtol_l.constprop.0+0x8c>
 800288a:	2f00      	cmp	r7, #0
 800288c:	da07      	bge.n	800289e <_strtol_l.constprop.0+0xd2>
 800288e:	2322      	movs	r3, #34	; 0x22
 8002890:	4670      	mov	r0, lr
 8002892:	f8c8 3000 	str.w	r3, [r8]
 8002896:	2a00      	cmp	r2, #0
 8002898:	d0a4      	beq.n	80027e4 <_strtol_l.constprop.0+0x18>
 800289a:	1e69      	subs	r1, r5, #1
 800289c:	e005      	b.n	80028aa <_strtol_l.constprop.0+0xde>
 800289e:	b106      	cbz	r6, 80028a2 <_strtol_l.constprop.0+0xd6>
 80028a0:	4240      	negs	r0, r0
 80028a2:	2a00      	cmp	r2, #0
 80028a4:	d09e      	beq.n	80027e4 <_strtol_l.constprop.0+0x18>
 80028a6:	2f00      	cmp	r7, #0
 80028a8:	d1f7      	bne.n	800289a <_strtol_l.constprop.0+0xce>
 80028aa:	6011      	str	r1, [r2, #0]
 80028ac:	e79a      	b.n	80027e4 <_strtol_l.constprop.0+0x18>
 80028ae:	2430      	movs	r4, #48	; 0x30
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d1b5      	bne.n	8002820 <_strtol_l.constprop.0+0x54>
 80028b4:	2308      	movs	r3, #8
 80028b6:	e7b3      	b.n	8002820 <_strtol_l.constprop.0+0x54>
 80028b8:	2c30      	cmp	r4, #48	; 0x30
 80028ba:	d0a9      	beq.n	8002810 <_strtol_l.constprop.0+0x44>
 80028bc:	230a      	movs	r3, #10
 80028be:	e7af      	b.n	8002820 <_strtol_l.constprop.0+0x54>
 80028c0:	08003e29 	.word	0x08003e29

080028c4 <strtol>:
 80028c4:	4613      	mov	r3, r2
 80028c6:	460a      	mov	r2, r1
 80028c8:	4601      	mov	r1, r0
 80028ca:	4802      	ldr	r0, [pc, #8]	; (80028d4 <strtol+0x10>)
 80028cc:	6800      	ldr	r0, [r0, #0]
 80028ce:	f7ff bf7d 	b.w	80027cc <_strtol_l.constprop.0>
 80028d2:	bf00      	nop
 80028d4:	2000000c 	.word	0x2000000c

080028d8 <__ssputs_r>:
 80028d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028dc:	688e      	ldr	r6, [r1, #8]
 80028de:	4682      	mov	sl, r0
 80028e0:	429e      	cmp	r6, r3
 80028e2:	460c      	mov	r4, r1
 80028e4:	4690      	mov	r8, r2
 80028e6:	461f      	mov	r7, r3
 80028e8:	d838      	bhi.n	800295c <__ssputs_r+0x84>
 80028ea:	898a      	ldrh	r2, [r1, #12]
 80028ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80028f0:	d032      	beq.n	8002958 <__ssputs_r+0x80>
 80028f2:	6825      	ldr	r5, [r4, #0]
 80028f4:	6909      	ldr	r1, [r1, #16]
 80028f6:	3301      	adds	r3, #1
 80028f8:	eba5 0901 	sub.w	r9, r5, r1
 80028fc:	6965      	ldr	r5, [r4, #20]
 80028fe:	444b      	add	r3, r9
 8002900:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002904:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002908:	106d      	asrs	r5, r5, #1
 800290a:	429d      	cmp	r5, r3
 800290c:	bf38      	it	cc
 800290e:	461d      	movcc	r5, r3
 8002910:	0553      	lsls	r3, r2, #21
 8002912:	d531      	bpl.n	8002978 <__ssputs_r+0xa0>
 8002914:	4629      	mov	r1, r5
 8002916:	f000 fb6f 	bl	8002ff8 <_malloc_r>
 800291a:	4606      	mov	r6, r0
 800291c:	b950      	cbnz	r0, 8002934 <__ssputs_r+0x5c>
 800291e:	230c      	movs	r3, #12
 8002920:	f04f 30ff 	mov.w	r0, #4294967295
 8002924:	f8ca 3000 	str.w	r3, [sl]
 8002928:	89a3      	ldrh	r3, [r4, #12]
 800292a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800292e:	81a3      	strh	r3, [r4, #12]
 8002930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002934:	464a      	mov	r2, r9
 8002936:	6921      	ldr	r1, [r4, #16]
 8002938:	f000 face 	bl	8002ed8 <memcpy>
 800293c:	89a3      	ldrh	r3, [r4, #12]
 800293e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002942:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002946:	81a3      	strh	r3, [r4, #12]
 8002948:	6126      	str	r6, [r4, #16]
 800294a:	444e      	add	r6, r9
 800294c:	6026      	str	r6, [r4, #0]
 800294e:	463e      	mov	r6, r7
 8002950:	6165      	str	r5, [r4, #20]
 8002952:	eba5 0509 	sub.w	r5, r5, r9
 8002956:	60a5      	str	r5, [r4, #8]
 8002958:	42be      	cmp	r6, r7
 800295a:	d900      	bls.n	800295e <__ssputs_r+0x86>
 800295c:	463e      	mov	r6, r7
 800295e:	4632      	mov	r2, r6
 8002960:	4641      	mov	r1, r8
 8002962:	6820      	ldr	r0, [r4, #0]
 8002964:	f000 fac6 	bl	8002ef4 <memmove>
 8002968:	68a3      	ldr	r3, [r4, #8]
 800296a:	2000      	movs	r0, #0
 800296c:	1b9b      	subs	r3, r3, r6
 800296e:	60a3      	str	r3, [r4, #8]
 8002970:	6823      	ldr	r3, [r4, #0]
 8002972:	4433      	add	r3, r6
 8002974:	6023      	str	r3, [r4, #0]
 8002976:	e7db      	b.n	8002930 <__ssputs_r+0x58>
 8002978:	462a      	mov	r2, r5
 800297a:	f000 fbb1 	bl	80030e0 <_realloc_r>
 800297e:	4606      	mov	r6, r0
 8002980:	2800      	cmp	r0, #0
 8002982:	d1e1      	bne.n	8002948 <__ssputs_r+0x70>
 8002984:	4650      	mov	r0, sl
 8002986:	6921      	ldr	r1, [r4, #16]
 8002988:	f000 face 	bl	8002f28 <_free_r>
 800298c:	e7c7      	b.n	800291e <__ssputs_r+0x46>
	...

08002990 <_svfiprintf_r>:
 8002990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002994:	4698      	mov	r8, r3
 8002996:	898b      	ldrh	r3, [r1, #12]
 8002998:	4607      	mov	r7, r0
 800299a:	061b      	lsls	r3, r3, #24
 800299c:	460d      	mov	r5, r1
 800299e:	4614      	mov	r4, r2
 80029a0:	b09d      	sub	sp, #116	; 0x74
 80029a2:	d50e      	bpl.n	80029c2 <_svfiprintf_r+0x32>
 80029a4:	690b      	ldr	r3, [r1, #16]
 80029a6:	b963      	cbnz	r3, 80029c2 <_svfiprintf_r+0x32>
 80029a8:	2140      	movs	r1, #64	; 0x40
 80029aa:	f000 fb25 	bl	8002ff8 <_malloc_r>
 80029ae:	6028      	str	r0, [r5, #0]
 80029b0:	6128      	str	r0, [r5, #16]
 80029b2:	b920      	cbnz	r0, 80029be <_svfiprintf_r+0x2e>
 80029b4:	230c      	movs	r3, #12
 80029b6:	603b      	str	r3, [r7, #0]
 80029b8:	f04f 30ff 	mov.w	r0, #4294967295
 80029bc:	e0d1      	b.n	8002b62 <_svfiprintf_r+0x1d2>
 80029be:	2340      	movs	r3, #64	; 0x40
 80029c0:	616b      	str	r3, [r5, #20]
 80029c2:	2300      	movs	r3, #0
 80029c4:	9309      	str	r3, [sp, #36]	; 0x24
 80029c6:	2320      	movs	r3, #32
 80029c8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80029cc:	2330      	movs	r3, #48	; 0x30
 80029ce:	f04f 0901 	mov.w	r9, #1
 80029d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80029d6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8002b7c <_svfiprintf_r+0x1ec>
 80029da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80029de:	4623      	mov	r3, r4
 80029e0:	469a      	mov	sl, r3
 80029e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80029e6:	b10a      	cbz	r2, 80029ec <_svfiprintf_r+0x5c>
 80029e8:	2a25      	cmp	r2, #37	; 0x25
 80029ea:	d1f9      	bne.n	80029e0 <_svfiprintf_r+0x50>
 80029ec:	ebba 0b04 	subs.w	fp, sl, r4
 80029f0:	d00b      	beq.n	8002a0a <_svfiprintf_r+0x7a>
 80029f2:	465b      	mov	r3, fp
 80029f4:	4622      	mov	r2, r4
 80029f6:	4629      	mov	r1, r5
 80029f8:	4638      	mov	r0, r7
 80029fa:	f7ff ff6d 	bl	80028d8 <__ssputs_r>
 80029fe:	3001      	adds	r0, #1
 8002a00:	f000 80aa 	beq.w	8002b58 <_svfiprintf_r+0x1c8>
 8002a04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002a06:	445a      	add	r2, fp
 8002a08:	9209      	str	r2, [sp, #36]	; 0x24
 8002a0a:	f89a 3000 	ldrb.w	r3, [sl]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	f000 80a2 	beq.w	8002b58 <_svfiprintf_r+0x1c8>
 8002a14:	2300      	movs	r3, #0
 8002a16:	f04f 32ff 	mov.w	r2, #4294967295
 8002a1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002a1e:	f10a 0a01 	add.w	sl, sl, #1
 8002a22:	9304      	str	r3, [sp, #16]
 8002a24:	9307      	str	r3, [sp, #28]
 8002a26:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002a2a:	931a      	str	r3, [sp, #104]	; 0x68
 8002a2c:	4654      	mov	r4, sl
 8002a2e:	2205      	movs	r2, #5
 8002a30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a34:	4851      	ldr	r0, [pc, #324]	; (8002b7c <_svfiprintf_r+0x1ec>)
 8002a36:	f000 fa41 	bl	8002ebc <memchr>
 8002a3a:	9a04      	ldr	r2, [sp, #16]
 8002a3c:	b9d8      	cbnz	r0, 8002a76 <_svfiprintf_r+0xe6>
 8002a3e:	06d0      	lsls	r0, r2, #27
 8002a40:	bf44      	itt	mi
 8002a42:	2320      	movmi	r3, #32
 8002a44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002a48:	0711      	lsls	r1, r2, #28
 8002a4a:	bf44      	itt	mi
 8002a4c:	232b      	movmi	r3, #43	; 0x2b
 8002a4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002a52:	f89a 3000 	ldrb.w	r3, [sl]
 8002a56:	2b2a      	cmp	r3, #42	; 0x2a
 8002a58:	d015      	beq.n	8002a86 <_svfiprintf_r+0xf6>
 8002a5a:	4654      	mov	r4, sl
 8002a5c:	2000      	movs	r0, #0
 8002a5e:	f04f 0c0a 	mov.w	ip, #10
 8002a62:	9a07      	ldr	r2, [sp, #28]
 8002a64:	4621      	mov	r1, r4
 8002a66:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002a6a:	3b30      	subs	r3, #48	; 0x30
 8002a6c:	2b09      	cmp	r3, #9
 8002a6e:	d94e      	bls.n	8002b0e <_svfiprintf_r+0x17e>
 8002a70:	b1b0      	cbz	r0, 8002aa0 <_svfiprintf_r+0x110>
 8002a72:	9207      	str	r2, [sp, #28]
 8002a74:	e014      	b.n	8002aa0 <_svfiprintf_r+0x110>
 8002a76:	eba0 0308 	sub.w	r3, r0, r8
 8002a7a:	fa09 f303 	lsl.w	r3, r9, r3
 8002a7e:	4313      	orrs	r3, r2
 8002a80:	46a2      	mov	sl, r4
 8002a82:	9304      	str	r3, [sp, #16]
 8002a84:	e7d2      	b.n	8002a2c <_svfiprintf_r+0x9c>
 8002a86:	9b03      	ldr	r3, [sp, #12]
 8002a88:	1d19      	adds	r1, r3, #4
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	9103      	str	r1, [sp, #12]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	bfbb      	ittet	lt
 8002a92:	425b      	neglt	r3, r3
 8002a94:	f042 0202 	orrlt.w	r2, r2, #2
 8002a98:	9307      	strge	r3, [sp, #28]
 8002a9a:	9307      	strlt	r3, [sp, #28]
 8002a9c:	bfb8      	it	lt
 8002a9e:	9204      	strlt	r2, [sp, #16]
 8002aa0:	7823      	ldrb	r3, [r4, #0]
 8002aa2:	2b2e      	cmp	r3, #46	; 0x2e
 8002aa4:	d10c      	bne.n	8002ac0 <_svfiprintf_r+0x130>
 8002aa6:	7863      	ldrb	r3, [r4, #1]
 8002aa8:	2b2a      	cmp	r3, #42	; 0x2a
 8002aaa:	d135      	bne.n	8002b18 <_svfiprintf_r+0x188>
 8002aac:	9b03      	ldr	r3, [sp, #12]
 8002aae:	3402      	adds	r4, #2
 8002ab0:	1d1a      	adds	r2, r3, #4
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	9203      	str	r2, [sp, #12]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	bfb8      	it	lt
 8002aba:	f04f 33ff 	movlt.w	r3, #4294967295
 8002abe:	9305      	str	r3, [sp, #20]
 8002ac0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8002b80 <_svfiprintf_r+0x1f0>
 8002ac4:	2203      	movs	r2, #3
 8002ac6:	4650      	mov	r0, sl
 8002ac8:	7821      	ldrb	r1, [r4, #0]
 8002aca:	f000 f9f7 	bl	8002ebc <memchr>
 8002ace:	b140      	cbz	r0, 8002ae2 <_svfiprintf_r+0x152>
 8002ad0:	2340      	movs	r3, #64	; 0x40
 8002ad2:	eba0 000a 	sub.w	r0, r0, sl
 8002ad6:	fa03 f000 	lsl.w	r0, r3, r0
 8002ada:	9b04      	ldr	r3, [sp, #16]
 8002adc:	3401      	adds	r4, #1
 8002ade:	4303      	orrs	r3, r0
 8002ae0:	9304      	str	r3, [sp, #16]
 8002ae2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ae6:	2206      	movs	r2, #6
 8002ae8:	4826      	ldr	r0, [pc, #152]	; (8002b84 <_svfiprintf_r+0x1f4>)
 8002aea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002aee:	f000 f9e5 	bl	8002ebc <memchr>
 8002af2:	2800      	cmp	r0, #0
 8002af4:	d038      	beq.n	8002b68 <_svfiprintf_r+0x1d8>
 8002af6:	4b24      	ldr	r3, [pc, #144]	; (8002b88 <_svfiprintf_r+0x1f8>)
 8002af8:	bb1b      	cbnz	r3, 8002b42 <_svfiprintf_r+0x1b2>
 8002afa:	9b03      	ldr	r3, [sp, #12]
 8002afc:	3307      	adds	r3, #7
 8002afe:	f023 0307 	bic.w	r3, r3, #7
 8002b02:	3308      	adds	r3, #8
 8002b04:	9303      	str	r3, [sp, #12]
 8002b06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b08:	4433      	add	r3, r6
 8002b0a:	9309      	str	r3, [sp, #36]	; 0x24
 8002b0c:	e767      	b.n	80029de <_svfiprintf_r+0x4e>
 8002b0e:	460c      	mov	r4, r1
 8002b10:	2001      	movs	r0, #1
 8002b12:	fb0c 3202 	mla	r2, ip, r2, r3
 8002b16:	e7a5      	b.n	8002a64 <_svfiprintf_r+0xd4>
 8002b18:	2300      	movs	r3, #0
 8002b1a:	f04f 0c0a 	mov.w	ip, #10
 8002b1e:	4619      	mov	r1, r3
 8002b20:	3401      	adds	r4, #1
 8002b22:	9305      	str	r3, [sp, #20]
 8002b24:	4620      	mov	r0, r4
 8002b26:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002b2a:	3a30      	subs	r2, #48	; 0x30
 8002b2c:	2a09      	cmp	r2, #9
 8002b2e:	d903      	bls.n	8002b38 <_svfiprintf_r+0x1a8>
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d0c5      	beq.n	8002ac0 <_svfiprintf_r+0x130>
 8002b34:	9105      	str	r1, [sp, #20]
 8002b36:	e7c3      	b.n	8002ac0 <_svfiprintf_r+0x130>
 8002b38:	4604      	mov	r4, r0
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002b40:	e7f0      	b.n	8002b24 <_svfiprintf_r+0x194>
 8002b42:	ab03      	add	r3, sp, #12
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	462a      	mov	r2, r5
 8002b48:	4638      	mov	r0, r7
 8002b4a:	4b10      	ldr	r3, [pc, #64]	; (8002b8c <_svfiprintf_r+0x1fc>)
 8002b4c:	a904      	add	r1, sp, #16
 8002b4e:	f3af 8000 	nop.w
 8002b52:	1c42      	adds	r2, r0, #1
 8002b54:	4606      	mov	r6, r0
 8002b56:	d1d6      	bne.n	8002b06 <_svfiprintf_r+0x176>
 8002b58:	89ab      	ldrh	r3, [r5, #12]
 8002b5a:	065b      	lsls	r3, r3, #25
 8002b5c:	f53f af2c 	bmi.w	80029b8 <_svfiprintf_r+0x28>
 8002b60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002b62:	b01d      	add	sp, #116	; 0x74
 8002b64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b68:	ab03      	add	r3, sp, #12
 8002b6a:	9300      	str	r3, [sp, #0]
 8002b6c:	462a      	mov	r2, r5
 8002b6e:	4638      	mov	r0, r7
 8002b70:	4b06      	ldr	r3, [pc, #24]	; (8002b8c <_svfiprintf_r+0x1fc>)
 8002b72:	a904      	add	r1, sp, #16
 8002b74:	f000 f87c 	bl	8002c70 <_printf_i>
 8002b78:	e7eb      	b.n	8002b52 <_svfiprintf_r+0x1c2>
 8002b7a:	bf00      	nop
 8002b7c:	08003f29 	.word	0x08003f29
 8002b80:	08003f2f 	.word	0x08003f2f
 8002b84:	08003f33 	.word	0x08003f33
 8002b88:	00000000 	.word	0x00000000
 8002b8c:	080028d9 	.word	0x080028d9

08002b90 <_printf_common>:
 8002b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b94:	4616      	mov	r6, r2
 8002b96:	4699      	mov	r9, r3
 8002b98:	688a      	ldr	r2, [r1, #8]
 8002b9a:	690b      	ldr	r3, [r1, #16]
 8002b9c:	4607      	mov	r7, r0
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	bfb8      	it	lt
 8002ba2:	4613      	movlt	r3, r2
 8002ba4:	6033      	str	r3, [r6, #0]
 8002ba6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002baa:	460c      	mov	r4, r1
 8002bac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002bb0:	b10a      	cbz	r2, 8002bb6 <_printf_common+0x26>
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	6033      	str	r3, [r6, #0]
 8002bb6:	6823      	ldr	r3, [r4, #0]
 8002bb8:	0699      	lsls	r1, r3, #26
 8002bba:	bf42      	ittt	mi
 8002bbc:	6833      	ldrmi	r3, [r6, #0]
 8002bbe:	3302      	addmi	r3, #2
 8002bc0:	6033      	strmi	r3, [r6, #0]
 8002bc2:	6825      	ldr	r5, [r4, #0]
 8002bc4:	f015 0506 	ands.w	r5, r5, #6
 8002bc8:	d106      	bne.n	8002bd8 <_printf_common+0x48>
 8002bca:	f104 0a19 	add.w	sl, r4, #25
 8002bce:	68e3      	ldr	r3, [r4, #12]
 8002bd0:	6832      	ldr	r2, [r6, #0]
 8002bd2:	1a9b      	subs	r3, r3, r2
 8002bd4:	42ab      	cmp	r3, r5
 8002bd6:	dc28      	bgt.n	8002c2a <_printf_common+0x9a>
 8002bd8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002bdc:	1e13      	subs	r3, r2, #0
 8002bde:	6822      	ldr	r2, [r4, #0]
 8002be0:	bf18      	it	ne
 8002be2:	2301      	movne	r3, #1
 8002be4:	0692      	lsls	r2, r2, #26
 8002be6:	d42d      	bmi.n	8002c44 <_printf_common+0xb4>
 8002be8:	4649      	mov	r1, r9
 8002bea:	4638      	mov	r0, r7
 8002bec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002bf0:	47c0      	blx	r8
 8002bf2:	3001      	adds	r0, #1
 8002bf4:	d020      	beq.n	8002c38 <_printf_common+0xa8>
 8002bf6:	6823      	ldr	r3, [r4, #0]
 8002bf8:	68e5      	ldr	r5, [r4, #12]
 8002bfa:	f003 0306 	and.w	r3, r3, #6
 8002bfe:	2b04      	cmp	r3, #4
 8002c00:	bf18      	it	ne
 8002c02:	2500      	movne	r5, #0
 8002c04:	6832      	ldr	r2, [r6, #0]
 8002c06:	f04f 0600 	mov.w	r6, #0
 8002c0a:	68a3      	ldr	r3, [r4, #8]
 8002c0c:	bf08      	it	eq
 8002c0e:	1aad      	subeq	r5, r5, r2
 8002c10:	6922      	ldr	r2, [r4, #16]
 8002c12:	bf08      	it	eq
 8002c14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	bfc4      	itt	gt
 8002c1c:	1a9b      	subgt	r3, r3, r2
 8002c1e:	18ed      	addgt	r5, r5, r3
 8002c20:	341a      	adds	r4, #26
 8002c22:	42b5      	cmp	r5, r6
 8002c24:	d11a      	bne.n	8002c5c <_printf_common+0xcc>
 8002c26:	2000      	movs	r0, #0
 8002c28:	e008      	b.n	8002c3c <_printf_common+0xac>
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	4652      	mov	r2, sl
 8002c2e:	4649      	mov	r1, r9
 8002c30:	4638      	mov	r0, r7
 8002c32:	47c0      	blx	r8
 8002c34:	3001      	adds	r0, #1
 8002c36:	d103      	bne.n	8002c40 <_printf_common+0xb0>
 8002c38:	f04f 30ff 	mov.w	r0, #4294967295
 8002c3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c40:	3501      	adds	r5, #1
 8002c42:	e7c4      	b.n	8002bce <_printf_common+0x3e>
 8002c44:	2030      	movs	r0, #48	; 0x30
 8002c46:	18e1      	adds	r1, r4, r3
 8002c48:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002c4c:	1c5a      	adds	r2, r3, #1
 8002c4e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002c52:	4422      	add	r2, r4
 8002c54:	3302      	adds	r3, #2
 8002c56:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002c5a:	e7c5      	b.n	8002be8 <_printf_common+0x58>
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	4622      	mov	r2, r4
 8002c60:	4649      	mov	r1, r9
 8002c62:	4638      	mov	r0, r7
 8002c64:	47c0      	blx	r8
 8002c66:	3001      	adds	r0, #1
 8002c68:	d0e6      	beq.n	8002c38 <_printf_common+0xa8>
 8002c6a:	3601      	adds	r6, #1
 8002c6c:	e7d9      	b.n	8002c22 <_printf_common+0x92>
	...

08002c70 <_printf_i>:
 8002c70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002c74:	7e0f      	ldrb	r7, [r1, #24]
 8002c76:	4691      	mov	r9, r2
 8002c78:	2f78      	cmp	r7, #120	; 0x78
 8002c7a:	4680      	mov	r8, r0
 8002c7c:	460c      	mov	r4, r1
 8002c7e:	469a      	mov	sl, r3
 8002c80:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002c82:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002c86:	d807      	bhi.n	8002c98 <_printf_i+0x28>
 8002c88:	2f62      	cmp	r7, #98	; 0x62
 8002c8a:	d80a      	bhi.n	8002ca2 <_printf_i+0x32>
 8002c8c:	2f00      	cmp	r7, #0
 8002c8e:	f000 80d9 	beq.w	8002e44 <_printf_i+0x1d4>
 8002c92:	2f58      	cmp	r7, #88	; 0x58
 8002c94:	f000 80a4 	beq.w	8002de0 <_printf_i+0x170>
 8002c98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002c9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002ca0:	e03a      	b.n	8002d18 <_printf_i+0xa8>
 8002ca2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002ca6:	2b15      	cmp	r3, #21
 8002ca8:	d8f6      	bhi.n	8002c98 <_printf_i+0x28>
 8002caa:	a101      	add	r1, pc, #4	; (adr r1, 8002cb0 <_printf_i+0x40>)
 8002cac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002cb0:	08002d09 	.word	0x08002d09
 8002cb4:	08002d1d 	.word	0x08002d1d
 8002cb8:	08002c99 	.word	0x08002c99
 8002cbc:	08002c99 	.word	0x08002c99
 8002cc0:	08002c99 	.word	0x08002c99
 8002cc4:	08002c99 	.word	0x08002c99
 8002cc8:	08002d1d 	.word	0x08002d1d
 8002ccc:	08002c99 	.word	0x08002c99
 8002cd0:	08002c99 	.word	0x08002c99
 8002cd4:	08002c99 	.word	0x08002c99
 8002cd8:	08002c99 	.word	0x08002c99
 8002cdc:	08002e2b 	.word	0x08002e2b
 8002ce0:	08002d4d 	.word	0x08002d4d
 8002ce4:	08002e0d 	.word	0x08002e0d
 8002ce8:	08002c99 	.word	0x08002c99
 8002cec:	08002c99 	.word	0x08002c99
 8002cf0:	08002e4d 	.word	0x08002e4d
 8002cf4:	08002c99 	.word	0x08002c99
 8002cf8:	08002d4d 	.word	0x08002d4d
 8002cfc:	08002c99 	.word	0x08002c99
 8002d00:	08002c99 	.word	0x08002c99
 8002d04:	08002e15 	.word	0x08002e15
 8002d08:	682b      	ldr	r3, [r5, #0]
 8002d0a:	1d1a      	adds	r2, r3, #4
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	602a      	str	r2, [r5, #0]
 8002d10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e0a4      	b.n	8002e66 <_printf_i+0x1f6>
 8002d1c:	6820      	ldr	r0, [r4, #0]
 8002d1e:	6829      	ldr	r1, [r5, #0]
 8002d20:	0606      	lsls	r6, r0, #24
 8002d22:	f101 0304 	add.w	r3, r1, #4
 8002d26:	d50a      	bpl.n	8002d3e <_printf_i+0xce>
 8002d28:	680e      	ldr	r6, [r1, #0]
 8002d2a:	602b      	str	r3, [r5, #0]
 8002d2c:	2e00      	cmp	r6, #0
 8002d2e:	da03      	bge.n	8002d38 <_printf_i+0xc8>
 8002d30:	232d      	movs	r3, #45	; 0x2d
 8002d32:	4276      	negs	r6, r6
 8002d34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002d38:	230a      	movs	r3, #10
 8002d3a:	485e      	ldr	r0, [pc, #376]	; (8002eb4 <_printf_i+0x244>)
 8002d3c:	e019      	b.n	8002d72 <_printf_i+0x102>
 8002d3e:	680e      	ldr	r6, [r1, #0]
 8002d40:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002d44:	602b      	str	r3, [r5, #0]
 8002d46:	bf18      	it	ne
 8002d48:	b236      	sxthne	r6, r6
 8002d4a:	e7ef      	b.n	8002d2c <_printf_i+0xbc>
 8002d4c:	682b      	ldr	r3, [r5, #0]
 8002d4e:	6820      	ldr	r0, [r4, #0]
 8002d50:	1d19      	adds	r1, r3, #4
 8002d52:	6029      	str	r1, [r5, #0]
 8002d54:	0601      	lsls	r1, r0, #24
 8002d56:	d501      	bpl.n	8002d5c <_printf_i+0xec>
 8002d58:	681e      	ldr	r6, [r3, #0]
 8002d5a:	e002      	b.n	8002d62 <_printf_i+0xf2>
 8002d5c:	0646      	lsls	r6, r0, #25
 8002d5e:	d5fb      	bpl.n	8002d58 <_printf_i+0xe8>
 8002d60:	881e      	ldrh	r6, [r3, #0]
 8002d62:	2f6f      	cmp	r7, #111	; 0x6f
 8002d64:	bf0c      	ite	eq
 8002d66:	2308      	moveq	r3, #8
 8002d68:	230a      	movne	r3, #10
 8002d6a:	4852      	ldr	r0, [pc, #328]	; (8002eb4 <_printf_i+0x244>)
 8002d6c:	2100      	movs	r1, #0
 8002d6e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002d72:	6865      	ldr	r5, [r4, #4]
 8002d74:	2d00      	cmp	r5, #0
 8002d76:	bfa8      	it	ge
 8002d78:	6821      	ldrge	r1, [r4, #0]
 8002d7a:	60a5      	str	r5, [r4, #8]
 8002d7c:	bfa4      	itt	ge
 8002d7e:	f021 0104 	bicge.w	r1, r1, #4
 8002d82:	6021      	strge	r1, [r4, #0]
 8002d84:	b90e      	cbnz	r6, 8002d8a <_printf_i+0x11a>
 8002d86:	2d00      	cmp	r5, #0
 8002d88:	d04d      	beq.n	8002e26 <_printf_i+0x1b6>
 8002d8a:	4615      	mov	r5, r2
 8002d8c:	fbb6 f1f3 	udiv	r1, r6, r3
 8002d90:	fb03 6711 	mls	r7, r3, r1, r6
 8002d94:	5dc7      	ldrb	r7, [r0, r7]
 8002d96:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002d9a:	4637      	mov	r7, r6
 8002d9c:	42bb      	cmp	r3, r7
 8002d9e:	460e      	mov	r6, r1
 8002da0:	d9f4      	bls.n	8002d8c <_printf_i+0x11c>
 8002da2:	2b08      	cmp	r3, #8
 8002da4:	d10b      	bne.n	8002dbe <_printf_i+0x14e>
 8002da6:	6823      	ldr	r3, [r4, #0]
 8002da8:	07de      	lsls	r6, r3, #31
 8002daa:	d508      	bpl.n	8002dbe <_printf_i+0x14e>
 8002dac:	6923      	ldr	r3, [r4, #16]
 8002dae:	6861      	ldr	r1, [r4, #4]
 8002db0:	4299      	cmp	r1, r3
 8002db2:	bfde      	ittt	le
 8002db4:	2330      	movle	r3, #48	; 0x30
 8002db6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002dba:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002dbe:	1b52      	subs	r2, r2, r5
 8002dc0:	6122      	str	r2, [r4, #16]
 8002dc2:	464b      	mov	r3, r9
 8002dc4:	4621      	mov	r1, r4
 8002dc6:	4640      	mov	r0, r8
 8002dc8:	f8cd a000 	str.w	sl, [sp]
 8002dcc:	aa03      	add	r2, sp, #12
 8002dce:	f7ff fedf 	bl	8002b90 <_printf_common>
 8002dd2:	3001      	adds	r0, #1
 8002dd4:	d14c      	bne.n	8002e70 <_printf_i+0x200>
 8002dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8002dda:	b004      	add	sp, #16
 8002ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002de0:	4834      	ldr	r0, [pc, #208]	; (8002eb4 <_printf_i+0x244>)
 8002de2:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002de6:	6829      	ldr	r1, [r5, #0]
 8002de8:	6823      	ldr	r3, [r4, #0]
 8002dea:	f851 6b04 	ldr.w	r6, [r1], #4
 8002dee:	6029      	str	r1, [r5, #0]
 8002df0:	061d      	lsls	r5, r3, #24
 8002df2:	d514      	bpl.n	8002e1e <_printf_i+0x1ae>
 8002df4:	07df      	lsls	r7, r3, #31
 8002df6:	bf44      	itt	mi
 8002df8:	f043 0320 	orrmi.w	r3, r3, #32
 8002dfc:	6023      	strmi	r3, [r4, #0]
 8002dfe:	b91e      	cbnz	r6, 8002e08 <_printf_i+0x198>
 8002e00:	6823      	ldr	r3, [r4, #0]
 8002e02:	f023 0320 	bic.w	r3, r3, #32
 8002e06:	6023      	str	r3, [r4, #0]
 8002e08:	2310      	movs	r3, #16
 8002e0a:	e7af      	b.n	8002d6c <_printf_i+0xfc>
 8002e0c:	6823      	ldr	r3, [r4, #0]
 8002e0e:	f043 0320 	orr.w	r3, r3, #32
 8002e12:	6023      	str	r3, [r4, #0]
 8002e14:	2378      	movs	r3, #120	; 0x78
 8002e16:	4828      	ldr	r0, [pc, #160]	; (8002eb8 <_printf_i+0x248>)
 8002e18:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002e1c:	e7e3      	b.n	8002de6 <_printf_i+0x176>
 8002e1e:	0659      	lsls	r1, r3, #25
 8002e20:	bf48      	it	mi
 8002e22:	b2b6      	uxthmi	r6, r6
 8002e24:	e7e6      	b.n	8002df4 <_printf_i+0x184>
 8002e26:	4615      	mov	r5, r2
 8002e28:	e7bb      	b.n	8002da2 <_printf_i+0x132>
 8002e2a:	682b      	ldr	r3, [r5, #0]
 8002e2c:	6826      	ldr	r6, [r4, #0]
 8002e2e:	1d18      	adds	r0, r3, #4
 8002e30:	6961      	ldr	r1, [r4, #20]
 8002e32:	6028      	str	r0, [r5, #0]
 8002e34:	0635      	lsls	r5, r6, #24
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	d501      	bpl.n	8002e3e <_printf_i+0x1ce>
 8002e3a:	6019      	str	r1, [r3, #0]
 8002e3c:	e002      	b.n	8002e44 <_printf_i+0x1d4>
 8002e3e:	0670      	lsls	r0, r6, #25
 8002e40:	d5fb      	bpl.n	8002e3a <_printf_i+0x1ca>
 8002e42:	8019      	strh	r1, [r3, #0]
 8002e44:	2300      	movs	r3, #0
 8002e46:	4615      	mov	r5, r2
 8002e48:	6123      	str	r3, [r4, #16]
 8002e4a:	e7ba      	b.n	8002dc2 <_printf_i+0x152>
 8002e4c:	682b      	ldr	r3, [r5, #0]
 8002e4e:	2100      	movs	r1, #0
 8002e50:	1d1a      	adds	r2, r3, #4
 8002e52:	602a      	str	r2, [r5, #0]
 8002e54:	681d      	ldr	r5, [r3, #0]
 8002e56:	6862      	ldr	r2, [r4, #4]
 8002e58:	4628      	mov	r0, r5
 8002e5a:	f000 f82f 	bl	8002ebc <memchr>
 8002e5e:	b108      	cbz	r0, 8002e64 <_printf_i+0x1f4>
 8002e60:	1b40      	subs	r0, r0, r5
 8002e62:	6060      	str	r0, [r4, #4]
 8002e64:	6863      	ldr	r3, [r4, #4]
 8002e66:	6123      	str	r3, [r4, #16]
 8002e68:	2300      	movs	r3, #0
 8002e6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002e6e:	e7a8      	b.n	8002dc2 <_printf_i+0x152>
 8002e70:	462a      	mov	r2, r5
 8002e72:	4649      	mov	r1, r9
 8002e74:	4640      	mov	r0, r8
 8002e76:	6923      	ldr	r3, [r4, #16]
 8002e78:	47d0      	blx	sl
 8002e7a:	3001      	adds	r0, #1
 8002e7c:	d0ab      	beq.n	8002dd6 <_printf_i+0x166>
 8002e7e:	6823      	ldr	r3, [r4, #0]
 8002e80:	079b      	lsls	r3, r3, #30
 8002e82:	d413      	bmi.n	8002eac <_printf_i+0x23c>
 8002e84:	68e0      	ldr	r0, [r4, #12]
 8002e86:	9b03      	ldr	r3, [sp, #12]
 8002e88:	4298      	cmp	r0, r3
 8002e8a:	bfb8      	it	lt
 8002e8c:	4618      	movlt	r0, r3
 8002e8e:	e7a4      	b.n	8002dda <_printf_i+0x16a>
 8002e90:	2301      	movs	r3, #1
 8002e92:	4632      	mov	r2, r6
 8002e94:	4649      	mov	r1, r9
 8002e96:	4640      	mov	r0, r8
 8002e98:	47d0      	blx	sl
 8002e9a:	3001      	adds	r0, #1
 8002e9c:	d09b      	beq.n	8002dd6 <_printf_i+0x166>
 8002e9e:	3501      	adds	r5, #1
 8002ea0:	68e3      	ldr	r3, [r4, #12]
 8002ea2:	9903      	ldr	r1, [sp, #12]
 8002ea4:	1a5b      	subs	r3, r3, r1
 8002ea6:	42ab      	cmp	r3, r5
 8002ea8:	dcf2      	bgt.n	8002e90 <_printf_i+0x220>
 8002eaa:	e7eb      	b.n	8002e84 <_printf_i+0x214>
 8002eac:	2500      	movs	r5, #0
 8002eae:	f104 0619 	add.w	r6, r4, #25
 8002eb2:	e7f5      	b.n	8002ea0 <_printf_i+0x230>
 8002eb4:	08003f3a 	.word	0x08003f3a
 8002eb8:	08003f4b 	.word	0x08003f4b

08002ebc <memchr>:
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	b510      	push	{r4, lr}
 8002ec0:	b2c9      	uxtb	r1, r1
 8002ec2:	4402      	add	r2, r0
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	d101      	bne.n	8002ece <memchr+0x12>
 8002eca:	2000      	movs	r0, #0
 8002ecc:	e003      	b.n	8002ed6 <memchr+0x1a>
 8002ece:	7804      	ldrb	r4, [r0, #0]
 8002ed0:	3301      	adds	r3, #1
 8002ed2:	428c      	cmp	r4, r1
 8002ed4:	d1f6      	bne.n	8002ec4 <memchr+0x8>
 8002ed6:	bd10      	pop	{r4, pc}

08002ed8 <memcpy>:
 8002ed8:	440a      	add	r2, r1
 8002eda:	4291      	cmp	r1, r2
 8002edc:	f100 33ff 	add.w	r3, r0, #4294967295
 8002ee0:	d100      	bne.n	8002ee4 <memcpy+0xc>
 8002ee2:	4770      	bx	lr
 8002ee4:	b510      	push	{r4, lr}
 8002ee6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002eea:	4291      	cmp	r1, r2
 8002eec:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002ef0:	d1f9      	bne.n	8002ee6 <memcpy+0xe>
 8002ef2:	bd10      	pop	{r4, pc}

08002ef4 <memmove>:
 8002ef4:	4288      	cmp	r0, r1
 8002ef6:	b510      	push	{r4, lr}
 8002ef8:	eb01 0402 	add.w	r4, r1, r2
 8002efc:	d902      	bls.n	8002f04 <memmove+0x10>
 8002efe:	4284      	cmp	r4, r0
 8002f00:	4623      	mov	r3, r4
 8002f02:	d807      	bhi.n	8002f14 <memmove+0x20>
 8002f04:	1e43      	subs	r3, r0, #1
 8002f06:	42a1      	cmp	r1, r4
 8002f08:	d008      	beq.n	8002f1c <memmove+0x28>
 8002f0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002f0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002f12:	e7f8      	b.n	8002f06 <memmove+0x12>
 8002f14:	4601      	mov	r1, r0
 8002f16:	4402      	add	r2, r0
 8002f18:	428a      	cmp	r2, r1
 8002f1a:	d100      	bne.n	8002f1e <memmove+0x2a>
 8002f1c:	bd10      	pop	{r4, pc}
 8002f1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002f22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002f26:	e7f7      	b.n	8002f18 <memmove+0x24>

08002f28 <_free_r>:
 8002f28:	b538      	push	{r3, r4, r5, lr}
 8002f2a:	4605      	mov	r5, r0
 8002f2c:	2900      	cmp	r1, #0
 8002f2e:	d040      	beq.n	8002fb2 <_free_r+0x8a>
 8002f30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f34:	1f0c      	subs	r4, r1, #4
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	bfb8      	it	lt
 8002f3a:	18e4      	addlt	r4, r4, r3
 8002f3c:	f000 f910 	bl	8003160 <__malloc_lock>
 8002f40:	4a1c      	ldr	r2, [pc, #112]	; (8002fb4 <_free_r+0x8c>)
 8002f42:	6813      	ldr	r3, [r2, #0]
 8002f44:	b933      	cbnz	r3, 8002f54 <_free_r+0x2c>
 8002f46:	6063      	str	r3, [r4, #4]
 8002f48:	6014      	str	r4, [r2, #0]
 8002f4a:	4628      	mov	r0, r5
 8002f4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002f50:	f000 b90c 	b.w	800316c <__malloc_unlock>
 8002f54:	42a3      	cmp	r3, r4
 8002f56:	d908      	bls.n	8002f6a <_free_r+0x42>
 8002f58:	6820      	ldr	r0, [r4, #0]
 8002f5a:	1821      	adds	r1, r4, r0
 8002f5c:	428b      	cmp	r3, r1
 8002f5e:	bf01      	itttt	eq
 8002f60:	6819      	ldreq	r1, [r3, #0]
 8002f62:	685b      	ldreq	r3, [r3, #4]
 8002f64:	1809      	addeq	r1, r1, r0
 8002f66:	6021      	streq	r1, [r4, #0]
 8002f68:	e7ed      	b.n	8002f46 <_free_r+0x1e>
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	b10b      	cbz	r3, 8002f74 <_free_r+0x4c>
 8002f70:	42a3      	cmp	r3, r4
 8002f72:	d9fa      	bls.n	8002f6a <_free_r+0x42>
 8002f74:	6811      	ldr	r1, [r2, #0]
 8002f76:	1850      	adds	r0, r2, r1
 8002f78:	42a0      	cmp	r0, r4
 8002f7a:	d10b      	bne.n	8002f94 <_free_r+0x6c>
 8002f7c:	6820      	ldr	r0, [r4, #0]
 8002f7e:	4401      	add	r1, r0
 8002f80:	1850      	adds	r0, r2, r1
 8002f82:	4283      	cmp	r3, r0
 8002f84:	6011      	str	r1, [r2, #0]
 8002f86:	d1e0      	bne.n	8002f4a <_free_r+0x22>
 8002f88:	6818      	ldr	r0, [r3, #0]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	4401      	add	r1, r0
 8002f8e:	6011      	str	r1, [r2, #0]
 8002f90:	6053      	str	r3, [r2, #4]
 8002f92:	e7da      	b.n	8002f4a <_free_r+0x22>
 8002f94:	d902      	bls.n	8002f9c <_free_r+0x74>
 8002f96:	230c      	movs	r3, #12
 8002f98:	602b      	str	r3, [r5, #0]
 8002f9a:	e7d6      	b.n	8002f4a <_free_r+0x22>
 8002f9c:	6820      	ldr	r0, [r4, #0]
 8002f9e:	1821      	adds	r1, r4, r0
 8002fa0:	428b      	cmp	r3, r1
 8002fa2:	bf01      	itttt	eq
 8002fa4:	6819      	ldreq	r1, [r3, #0]
 8002fa6:	685b      	ldreq	r3, [r3, #4]
 8002fa8:	1809      	addeq	r1, r1, r0
 8002faa:	6021      	streq	r1, [r4, #0]
 8002fac:	6063      	str	r3, [r4, #4]
 8002fae:	6054      	str	r4, [r2, #4]
 8002fb0:	e7cb      	b.n	8002f4a <_free_r+0x22>
 8002fb2:	bd38      	pop	{r3, r4, r5, pc}
 8002fb4:	20000168 	.word	0x20000168

08002fb8 <sbrk_aligned>:
 8002fb8:	b570      	push	{r4, r5, r6, lr}
 8002fba:	4e0e      	ldr	r6, [pc, #56]	; (8002ff4 <sbrk_aligned+0x3c>)
 8002fbc:	460c      	mov	r4, r1
 8002fbe:	6831      	ldr	r1, [r6, #0]
 8002fc0:	4605      	mov	r5, r0
 8002fc2:	b911      	cbnz	r1, 8002fca <sbrk_aligned+0x12>
 8002fc4:	f000 f8bc 	bl	8003140 <_sbrk_r>
 8002fc8:	6030      	str	r0, [r6, #0]
 8002fca:	4621      	mov	r1, r4
 8002fcc:	4628      	mov	r0, r5
 8002fce:	f000 f8b7 	bl	8003140 <_sbrk_r>
 8002fd2:	1c43      	adds	r3, r0, #1
 8002fd4:	d00a      	beq.n	8002fec <sbrk_aligned+0x34>
 8002fd6:	1cc4      	adds	r4, r0, #3
 8002fd8:	f024 0403 	bic.w	r4, r4, #3
 8002fdc:	42a0      	cmp	r0, r4
 8002fde:	d007      	beq.n	8002ff0 <sbrk_aligned+0x38>
 8002fe0:	1a21      	subs	r1, r4, r0
 8002fe2:	4628      	mov	r0, r5
 8002fe4:	f000 f8ac 	bl	8003140 <_sbrk_r>
 8002fe8:	3001      	adds	r0, #1
 8002fea:	d101      	bne.n	8002ff0 <sbrk_aligned+0x38>
 8002fec:	f04f 34ff 	mov.w	r4, #4294967295
 8002ff0:	4620      	mov	r0, r4
 8002ff2:	bd70      	pop	{r4, r5, r6, pc}
 8002ff4:	2000016c 	.word	0x2000016c

08002ff8 <_malloc_r>:
 8002ff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ffc:	1ccd      	adds	r5, r1, #3
 8002ffe:	f025 0503 	bic.w	r5, r5, #3
 8003002:	3508      	adds	r5, #8
 8003004:	2d0c      	cmp	r5, #12
 8003006:	bf38      	it	cc
 8003008:	250c      	movcc	r5, #12
 800300a:	2d00      	cmp	r5, #0
 800300c:	4607      	mov	r7, r0
 800300e:	db01      	blt.n	8003014 <_malloc_r+0x1c>
 8003010:	42a9      	cmp	r1, r5
 8003012:	d905      	bls.n	8003020 <_malloc_r+0x28>
 8003014:	230c      	movs	r3, #12
 8003016:	2600      	movs	r6, #0
 8003018:	603b      	str	r3, [r7, #0]
 800301a:	4630      	mov	r0, r6
 800301c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003020:	4e2e      	ldr	r6, [pc, #184]	; (80030dc <_malloc_r+0xe4>)
 8003022:	f000 f89d 	bl	8003160 <__malloc_lock>
 8003026:	6833      	ldr	r3, [r6, #0]
 8003028:	461c      	mov	r4, r3
 800302a:	bb34      	cbnz	r4, 800307a <_malloc_r+0x82>
 800302c:	4629      	mov	r1, r5
 800302e:	4638      	mov	r0, r7
 8003030:	f7ff ffc2 	bl	8002fb8 <sbrk_aligned>
 8003034:	1c43      	adds	r3, r0, #1
 8003036:	4604      	mov	r4, r0
 8003038:	d14d      	bne.n	80030d6 <_malloc_r+0xde>
 800303a:	6834      	ldr	r4, [r6, #0]
 800303c:	4626      	mov	r6, r4
 800303e:	2e00      	cmp	r6, #0
 8003040:	d140      	bne.n	80030c4 <_malloc_r+0xcc>
 8003042:	6823      	ldr	r3, [r4, #0]
 8003044:	4631      	mov	r1, r6
 8003046:	4638      	mov	r0, r7
 8003048:	eb04 0803 	add.w	r8, r4, r3
 800304c:	f000 f878 	bl	8003140 <_sbrk_r>
 8003050:	4580      	cmp	r8, r0
 8003052:	d13a      	bne.n	80030ca <_malloc_r+0xd2>
 8003054:	6821      	ldr	r1, [r4, #0]
 8003056:	3503      	adds	r5, #3
 8003058:	1a6d      	subs	r5, r5, r1
 800305a:	f025 0503 	bic.w	r5, r5, #3
 800305e:	3508      	adds	r5, #8
 8003060:	2d0c      	cmp	r5, #12
 8003062:	bf38      	it	cc
 8003064:	250c      	movcc	r5, #12
 8003066:	4638      	mov	r0, r7
 8003068:	4629      	mov	r1, r5
 800306a:	f7ff ffa5 	bl	8002fb8 <sbrk_aligned>
 800306e:	3001      	adds	r0, #1
 8003070:	d02b      	beq.n	80030ca <_malloc_r+0xd2>
 8003072:	6823      	ldr	r3, [r4, #0]
 8003074:	442b      	add	r3, r5
 8003076:	6023      	str	r3, [r4, #0]
 8003078:	e00e      	b.n	8003098 <_malloc_r+0xa0>
 800307a:	6822      	ldr	r2, [r4, #0]
 800307c:	1b52      	subs	r2, r2, r5
 800307e:	d41e      	bmi.n	80030be <_malloc_r+0xc6>
 8003080:	2a0b      	cmp	r2, #11
 8003082:	d916      	bls.n	80030b2 <_malloc_r+0xba>
 8003084:	1961      	adds	r1, r4, r5
 8003086:	42a3      	cmp	r3, r4
 8003088:	6025      	str	r5, [r4, #0]
 800308a:	bf18      	it	ne
 800308c:	6059      	strne	r1, [r3, #4]
 800308e:	6863      	ldr	r3, [r4, #4]
 8003090:	bf08      	it	eq
 8003092:	6031      	streq	r1, [r6, #0]
 8003094:	5162      	str	r2, [r4, r5]
 8003096:	604b      	str	r3, [r1, #4]
 8003098:	4638      	mov	r0, r7
 800309a:	f104 060b 	add.w	r6, r4, #11
 800309e:	f000 f865 	bl	800316c <__malloc_unlock>
 80030a2:	f026 0607 	bic.w	r6, r6, #7
 80030a6:	1d23      	adds	r3, r4, #4
 80030a8:	1af2      	subs	r2, r6, r3
 80030aa:	d0b6      	beq.n	800301a <_malloc_r+0x22>
 80030ac:	1b9b      	subs	r3, r3, r6
 80030ae:	50a3      	str	r3, [r4, r2]
 80030b0:	e7b3      	b.n	800301a <_malloc_r+0x22>
 80030b2:	6862      	ldr	r2, [r4, #4]
 80030b4:	42a3      	cmp	r3, r4
 80030b6:	bf0c      	ite	eq
 80030b8:	6032      	streq	r2, [r6, #0]
 80030ba:	605a      	strne	r2, [r3, #4]
 80030bc:	e7ec      	b.n	8003098 <_malloc_r+0xa0>
 80030be:	4623      	mov	r3, r4
 80030c0:	6864      	ldr	r4, [r4, #4]
 80030c2:	e7b2      	b.n	800302a <_malloc_r+0x32>
 80030c4:	4634      	mov	r4, r6
 80030c6:	6876      	ldr	r6, [r6, #4]
 80030c8:	e7b9      	b.n	800303e <_malloc_r+0x46>
 80030ca:	230c      	movs	r3, #12
 80030cc:	4638      	mov	r0, r7
 80030ce:	603b      	str	r3, [r7, #0]
 80030d0:	f000 f84c 	bl	800316c <__malloc_unlock>
 80030d4:	e7a1      	b.n	800301a <_malloc_r+0x22>
 80030d6:	6025      	str	r5, [r4, #0]
 80030d8:	e7de      	b.n	8003098 <_malloc_r+0xa0>
 80030da:	bf00      	nop
 80030dc:	20000168 	.word	0x20000168

080030e0 <_realloc_r>:
 80030e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80030e4:	4680      	mov	r8, r0
 80030e6:	4614      	mov	r4, r2
 80030e8:	460e      	mov	r6, r1
 80030ea:	b921      	cbnz	r1, 80030f6 <_realloc_r+0x16>
 80030ec:	4611      	mov	r1, r2
 80030ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80030f2:	f7ff bf81 	b.w	8002ff8 <_malloc_r>
 80030f6:	b92a      	cbnz	r2, 8003104 <_realloc_r+0x24>
 80030f8:	f7ff ff16 	bl	8002f28 <_free_r>
 80030fc:	4625      	mov	r5, r4
 80030fe:	4628      	mov	r0, r5
 8003100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003104:	f000 f838 	bl	8003178 <_malloc_usable_size_r>
 8003108:	4284      	cmp	r4, r0
 800310a:	4607      	mov	r7, r0
 800310c:	d802      	bhi.n	8003114 <_realloc_r+0x34>
 800310e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003112:	d812      	bhi.n	800313a <_realloc_r+0x5a>
 8003114:	4621      	mov	r1, r4
 8003116:	4640      	mov	r0, r8
 8003118:	f7ff ff6e 	bl	8002ff8 <_malloc_r>
 800311c:	4605      	mov	r5, r0
 800311e:	2800      	cmp	r0, #0
 8003120:	d0ed      	beq.n	80030fe <_realloc_r+0x1e>
 8003122:	42bc      	cmp	r4, r7
 8003124:	4622      	mov	r2, r4
 8003126:	4631      	mov	r1, r6
 8003128:	bf28      	it	cs
 800312a:	463a      	movcs	r2, r7
 800312c:	f7ff fed4 	bl	8002ed8 <memcpy>
 8003130:	4631      	mov	r1, r6
 8003132:	4640      	mov	r0, r8
 8003134:	f7ff fef8 	bl	8002f28 <_free_r>
 8003138:	e7e1      	b.n	80030fe <_realloc_r+0x1e>
 800313a:	4635      	mov	r5, r6
 800313c:	e7df      	b.n	80030fe <_realloc_r+0x1e>
	...

08003140 <_sbrk_r>:
 8003140:	b538      	push	{r3, r4, r5, lr}
 8003142:	2300      	movs	r3, #0
 8003144:	4d05      	ldr	r5, [pc, #20]	; (800315c <_sbrk_r+0x1c>)
 8003146:	4604      	mov	r4, r0
 8003148:	4608      	mov	r0, r1
 800314a:	602b      	str	r3, [r5, #0]
 800314c:	f7fd fd1e 	bl	8000b8c <_sbrk>
 8003150:	1c43      	adds	r3, r0, #1
 8003152:	d102      	bne.n	800315a <_sbrk_r+0x1a>
 8003154:	682b      	ldr	r3, [r5, #0]
 8003156:	b103      	cbz	r3, 800315a <_sbrk_r+0x1a>
 8003158:	6023      	str	r3, [r4, #0]
 800315a:	bd38      	pop	{r3, r4, r5, pc}
 800315c:	20000170 	.word	0x20000170

08003160 <__malloc_lock>:
 8003160:	4801      	ldr	r0, [pc, #4]	; (8003168 <__malloc_lock+0x8>)
 8003162:	f000 b811 	b.w	8003188 <__retarget_lock_acquire_recursive>
 8003166:	bf00      	nop
 8003168:	20000174 	.word	0x20000174

0800316c <__malloc_unlock>:
 800316c:	4801      	ldr	r0, [pc, #4]	; (8003174 <__malloc_unlock+0x8>)
 800316e:	f000 b80c 	b.w	800318a <__retarget_lock_release_recursive>
 8003172:	bf00      	nop
 8003174:	20000174 	.word	0x20000174

08003178 <_malloc_usable_size_r>:
 8003178:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800317c:	1f18      	subs	r0, r3, #4
 800317e:	2b00      	cmp	r3, #0
 8003180:	bfbc      	itt	lt
 8003182:	580b      	ldrlt	r3, [r1, r0]
 8003184:	18c0      	addlt	r0, r0, r3
 8003186:	4770      	bx	lr

08003188 <__retarget_lock_acquire_recursive>:
 8003188:	4770      	bx	lr

0800318a <__retarget_lock_release_recursive>:
 800318a:	4770      	bx	lr

0800318c <_init>:
 800318c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800318e:	bf00      	nop
 8003190:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003192:	bc08      	pop	{r3}
 8003194:	469e      	mov	lr, r3
 8003196:	4770      	bx	lr

08003198 <_fini>:
 8003198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800319a:	bf00      	nop
 800319c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800319e:	bc08      	pop	{r3}
 80031a0:	469e      	mov	lr, r3
 80031a2:	4770      	bx	lr
