$date
	Sat Oct 22 23:45:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#744089
b1010 !
1"
#744090
b1010 &
b1010 %
1$
#744091
0"
#744094
b101 &
b101 %
#744098
b10000 &
b10000 %
#744102
b1000 &
b1000 %
#744106
b100 &
b100 %
#744110
b10 &
b10 %
#744114
b1 &
b1 %
1#
#744118
b0 &
0#
b0 %
0$
#1749683
b10100 !
1"
#1749686
b10100 &
b10100 %
1$
#1749687
0"
#1749690
b1010 &
b1010 %
#1749694
b101 &
b101 %
#1749698
b10000 &
b10000 %
#1749702
b1000 &
b1000 %
#1749706
b100 &
b100 %
#1749710
b10 &
b10 %
#1749714
b1 &
b1 %
1#
#1749718
b0 &
0#
b0 %
0$
#2745477
b10111 !
1"
#2745478
b10111 &
b10111 %
1$
#2745479
0"
#2745482
b1000110 &
b1000110 %
#2745486
b100011 &
b100011 %
#2745490
b1101010 &
b1101010 %
#2745494
b110101 &
b110101 %
#2745498
b10100000 &
b10100000 %
#2745502
b1010000 &
b1010000 %
#2745506
b101000 &
b101000 %
#2745510
b10100 &
b10100 %
#2745514
b1010 &
b1010 %
#2745518
b101 &
b101 %
#2745522
b10000 &
b10000 %
#2745526
b1000 &
b1000 %
#2745530
b100 &
b100 %
#2745534
b10 &
b10 %
#2745538
b1 &
b1 %
1#
#2745542
b0 &
0#
b0 %
0$
#4500012
