// Seed: 1897276292
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input tri1 id_2,
    output wand id_3
);
  wire id_5;
  assign id_3 = id_2;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output logic id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri1 id_3,
    input supply0 id_4,
    output wire id_5,
    input wand id_6,
    input wor id_7,
    output tri0 id_8
);
  uwire id_10;
  module_0(
      id_6, id_5, id_4, id_8
  );
  always @(posedge 1 or posedge id_1) id_0 = #1 1'b0;
  assign id_10 = 1;
endmodule
