// Seed: 1731243751
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  generate
    if (1 != id_2) begin
      tri1 id_4 = 1;
    end
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  integer id_6 = id_6;
  wire id_7, id_8;
  wire id_9;
  wire id_10, id_11;
  module_0(
      id_2, id_7, id_10
  );
endmodule
