

================================================================
== Synthesis Summary Report of 'master_fix'
================================================================
+ General Information: 
    * Date:           Sun Jun 19 18:34:21 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        Testing
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |                       Modules                      | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |          |            |            |     |
    |                       & Loops                      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |+ master_fix                                        |     -|  0.08|   111198|  1.112e+06|         -|   111199|     -|        no|  28 (4%)|   68 (3%)|   8989 (1%)|  11034 (4%)|    -|
    | + grp_convolution1_fix_fu_568                      |     -|  0.15|    45081|  4.508e+05|         -|    45081|     -|        no|        -|   34 (1%)|  1514 (~0%)|   3101 (1%)|    -|
    |  o VITIS_LOOP_176_1                                |     -|  7.30|    45080|  4.508e+05|      5635|        -|     8|        no|        -|         -|           -|           -|    -|
    |   o VITIS_LOOP_178_2                               |     -|  7.30|     5632|  5.632e+04|        44|        -|   128|        no|        -|         -|           -|           -|    -|
    |    o VITIS_LOOP_180_3                              |     -|  7.30|       42|    420.000|        14|        -|     3|        no|        -|         -|           -|           -|    -|
    | + grp_convolution2_fix_fu_602                      |     -|  0.27|    35665|  3.566e+05|         -|    35665|     -|        no|  4 (~0%)|  10 (~0%)|   358 (~0%)|  1259 (~0%)|    -|
    |  o VITIS_LOOP_213_1                                |     -|  7.30|    35664|  3.566e+05|      2229|        -|    16|        no|        -|         -|           -|           -|    -|
    |   o VITIS_LOOP_215_2                               |     -|  7.30|     2226|  2.226e+04|        53|        -|    42|        no|        -|         -|           -|           -|    -|
    |    o VITIS_LOOP_221_4                              |     -|  7.30|       16|    160.000|         2|        -|     8|        no|        -|         -|           -|           -|    -|
    |    o VITIS_LOOP_226_5                              |     -|  7.30|       16|    160.000|         2|        -|     8|        no|        -|         -|           -|           -|    -|
    |    o VITIS_LOOP_231_6                              |     -|  7.30|       16|    160.000|         2|        -|     8|        no|        -|         -|           -|           -|    -|
    |    o VITIS_LOOP_235_7                              |     -|  7.30|       16|    160.000|         2|        -|     8|        no|        -|         -|           -|           -|    -|
    | + grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618  |     -|  6.28|        6|     60.000|         -|        6|     -|        no|        -|         -|   133 (~0%)|    66 (~0%)|    -|
    |  o VITIS_LOOP_324_1                                |     -|  7.30|        4|     40.000|         1|        1|     4|       yes|        -|         -|           -|           -|    -|
    | + grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630  |     -|  0.08|       64|    640.000|         -|       64|     -|        no|        -|         -|   5869 (1%)|   4386 (1%)|    -|
    |  + grp_exp_32_13_s_fu_111                          |    II|  0.08|        3|     30.000|         -|        1|     -|       yes|  5 (~0%)|   20 (1%)|   283 (~0%)|   586 (~0%)|    -|
    |  o VITIS_LOOP_335_3                                |     -|  7.30|       62|    620.000|        60|        1|     4|       yes|        -|         -|           -|           -|    -|
    | + grp_exp_32_13_s_fu_651                           |    II|  0.08|        3|     30.000|         -|        1|     -|       yes|  5 (~0%)|   20 (1%)|   283 (~0%)|   586 (~0%)|    -|
    | o VITIS_LOOP_250_1                                 |     -|  7.30|    20496|  2.050e+05|      2562|        -|     8|        no|        -|         -|           -|           -|    -|
    |  o VITIS_LOOP_252_2                                |     -|  7.30|     2560|  2.560e+04|        20|        -|   128|        no|        -|         -|           -|           -|    -|
    |   o VITIS_LOOP_258_3                               |     -|  7.30|        6|     60.000|         2|        -|     3|        no|        -|         -|           -|           -|    -|
    | o VITIS_LOOP_270_1                                 |     -|  7.30|     2048|  2.048e+04|       128|        -|    16|        no|        -|         -|           -|           -|    -|
    |  o VITIS_LOOP_272_2                                |     -|  7.30|      126|  1.260e+03|         3|        -|    42|        no|        -|         -|           -|           -|    -|
    | o VITIS_LOOP_290_1                                 |     -|  7.30|     7664|  7.664e+04|       479|        -|    16|        no|        -|         -|           -|           -|    -|
    |  o VITIS_LOOP_293_2                                |     -|  7.30|      476|  4.760e+03|        34|        -|    14|        no|        -|         -|           -|           -|    -|
    |   o VITIS_LOOP_297_4                               |     -|  7.30|       32|    320.000|         2|        -|    16|        no|        -|         -|           -|           -|    -|
    | o VITIS_LOOP_311_1                                 |     -|  7.30|      136|  1.360e+03|        34|        -|     4|        no|        -|         -|           -|           -|    -|
    |  o VITIS_LOOP_314_2                                |     -|  7.30|       32|    320.000|         2|        -|    16|        no|        -|         -|           -|           -|    -|
    | o VITIS_LOOP_330_2                                 |     -|  7.30|       28|    280.000|         7|        -|     4|        no|        -|         -|           -|           -|    -|
    +----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| input_r_address0 | 9        |
| input_r_address1 | 9        |
| input_r_q0       | 32       |
| input_r_q1       | 32       |
| out_r_address0   | 2        |
| out_r_d0         | 32       |
+------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------+
| Argument | Direction | Datatype                                   |
+----------+-----------+--------------------------------------------+
| input    | in        | ap_fixed<32, 13, AP_RND_CONV, AP_WRAP, 0>* |
| out      | out       | ap_fixed<32, 13, AP_RND_CONV, AP_WRAP, 0>* |
+----------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Name          | HW Type | HW Usage |
+----------+------------------+---------+----------+
| input    | input_r_address0 | port    | offset   |
| input    | input_r_ce0      | port    |          |
| input    | input_r_q0       | port    |          |
| input    | input_r_address1 | port    | offset   |
| input    | input_r_ce1      | port    |          |
| input    | input_r_q1       | port    |          |
| out      | out_r_address0   | port    | offset   |
| out      | out_r_ce0        | port    |          |
| out      | out_r_we0        | port    |          |
| out      | out_r_d0         | port    |          |
+----------+------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================

