\hypertarget{group___r_c_c___exported___macros}{}\doxysection{RCC Exported Macros}
\label{group___r_c_c___exported___macros}\index{RCC Exported Macros@{RCC Exported Macros}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___r_c_c___l_s_e___configuration}{LSE Configuration}}
\item 
\mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___config}{RCC Extended MCOx Clock Config}}
\item 
\mbox{\hyperlink{group___r_c_c___flags___interrupts___management}{Flags Interrupts Management}}
\begin{DoxyCompactList}\small\item\em macros to manage the specified RCC Flags and interrupts. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6c173343c4052340b4bb7789b598017e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB3 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga91061f59b5314335cc2ec6f5e0f1ffcb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4f95da0bcb204e40ca556b27290a7541}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6608439910ba24a3f1ca91223fef67f2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9027234bedbcf8c33247f2025583cfd9}\label{group___r_c_c___exported___macros_ga9027234bedbcf8c33247f2025583cfd9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+ENR \&= $\sim$ (RCC\+\_\+\+AHB3\+ENR\+\_\+\+MDMAEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8b7119cdac6401e2a886aaf068e939dd}\label{group___r_c_c___exported___macros_ga8b7119cdac6401e2a886aaf068e939dd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+ENR \&= $\sim$ (RCC\+\_\+\+AHB3\+ENR\+\_\+\+DMA2\+DEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga96dffcf5a982b89e776d0011e2904c28}\label{group___r_c_c___exported___macros_ga96dffcf5a982b89e776d0011e2904c28}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+ENR \&= $\sim$ (RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab94e29d67ee313b4fbdbb491114a412e}\label{group___r_c_c___exported___macros_gab94e29d67ee313b4fbdbb491114a412e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+ENR \&= $\sim$ (RCC\+\_\+\+AHB3\+ENR\+\_\+\+SDMMC1\+EN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga759feae123cb720c81a2c51faa5d6f4d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((RCC-\/$>$AHB3\+ENR \& RCC\+\_\+\+AHB3\+ENR\+\_\+\+MDMAEN)   != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB3 peripheral clock. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab468d918278795540903de51f967d3e8}\label{group___r_c_c___exported___macros_gab468d918278795540903de51f967d3e8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+ENR \& RCC\+\_\+\+AHB3\+ENR\+\_\+\+DMA2\+DEN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga93863872b8bedab2b9714ad82f672f3d}\label{group___r_c_c___exported___macros_ga93863872b8bedab2b9714ad82f672f3d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+ENR \& RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN)    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga146964bf211aad404f4fd87b1a1efd60}\label{group___r_c_c___exported___macros_ga146964bf211aad404f4fd87b1a1efd60}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+ENR \& RCC\+\_\+\+AHB3\+ENR\+\_\+\+SDMMC1\+EN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga391d9d9e405207a852309d6ecb1ea774}\label{group___r_c_c___exported___macros_ga391d9d9e405207a852309d6ecb1ea774}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+ENR \& RCC\+\_\+\+AHB3\+ENR\+\_\+\+MDMAEN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3b81e03e55121671bd852bca6a5a4417}\label{group___r_c_c___exported___macros_ga3b81e03e55121671bd852bca6a5a4417}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+ENR \& RCC\+\_\+\+AHB3\+ENR\+\_\+\+DMA2\+DEN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa10a685a46de1822cc3004073ff47f65}\label{group___r_c_c___exported___macros_gaa10a685a46de1822cc3004073ff47f65}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+ENR \& RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4f1420c6464c2c914b150c52ce7e551d}\label{group___r_c_c___exported___macros_ga4f1420c6464c2c914b150c52ce7e551d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+ENR \& RCC\+\_\+\+AHB3\+ENR\+\_\+\+SDMMC1\+EN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga49fc2c82ba0753e462ea8eb91c634a98}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB1 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1b5c4bd52d8e7c70e105dd415a191afd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab9359545aecbdd372d75527e563004ad}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabdff3922cc5288bd1bad71b42af2ae94}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad2e166f2522304cb62124bd062b21b0d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga569dc8b9e178a8afab2664fdf87f46c5}\label{group___r_c_c___exported___macros_ga569dc8b9e178a8afab2664fdf87f46c5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$ (RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa97383d7ee14e9a638eb8c9ba35658f0}\label{group___r_c_c___exported___macros_gaa97383d7ee14e9a638eb8c9ba35658f0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$ (RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaea3e1b42c6d846c3916a2bc5d37e243f}\label{group___r_c_c___exported___macros_gaea3e1b42c6d846c3916a2bc5d37e243f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$ (RCC\+\_\+\+AHB1\+ENR\+\_\+\+ADC12\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3d30ef2d25e82ee9edf3a7f68f0db7b7}\label{group___r_c_c___exported___macros_ga3d30ef2d25e82ee9edf3a7f68f0db7b7}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$ (RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga50773ad82a48a72fdd36c1f2bc3137cc}\label{group___r_c_c___exported___macros_ga50773ad82a48a72fdd36c1f2bc3137cc}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+ENR \&= $\sim$ (RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSULPIEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaab05e603c9cadd72e4b6397837b46cef}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN)          != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB1 peripheral clock. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad0ccdaf669ea327e80c455db4dc36177}\label{group___r_c_c___exported___macros_gad0ccdaf669ea327e80c455db4dc36177}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN)          != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga891c5f28951eb33a3b14885d48fc25fc}\label{group___r_c_c___exported___macros_ga891c5f28951eb33a3b14885d48fc25fc}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+ADC12\+EN)         != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga32eb3f4ab75d2d7d93c3ffa6a006b16e}\label{group___r_c_c___exported___macros_ga32eb3f4ab75d2d7d93c3ffa6a006b16e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSEN)     != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad790723221a946246f29e28615d51129}\label{group___r_c_c___exported___macros_gad790723221a946246f29e28615d51129}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSULPIEN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae89d94d6252c79e450623f69eb939ed6}\label{group___r_c_c___exported___macros_gae89d94d6252c79e450623f69eb939ed6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN)          == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga725d2a38d8519867922438d48a5885cf}\label{group___r_c_c___exported___macros_ga725d2a38d8519867922438d48a5885cf}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN)          == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1f26d3fd5c29028c02c448e914049a20}\label{group___r_c_c___exported___macros_ga1f26d3fd5c29028c02c448e914049a20}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+ADC12\+EN)         == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaefc5cc5261b4d21bee09f1aeeb73af83}\label{group___r_c_c___exported___macros_gaefc5cc5261b4d21bee09f1aeeb73af83}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSEN)     == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga748915f493aebd62dedfb1eaa3224732}\label{group___r_c_c___exported___macros_ga748915f493aebd62dedfb1eaa3224732}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+USB1\+OTGHSULPIEN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga16fbc8a6891716f91d96e23fd17c01e2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB2 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga01b37cc75f9a14a55b9e89e8ccfac8af}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab3fe87c8fac4bdbfbf5b441cd3e4f363}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5d1408c8cb75e7e9c323312789c20c36}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gafadfbac9c200b0ebd5f13284a9ec977d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab32b44a18d532de3c3e56187787cfbc8}\label{group___r_c_c___exported___macros_gab32b44a18d532de3c3e56187787cfbc8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+ENR \&= $\sim$ (RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8f885339c99130e538e4d7474933d470}\label{group___r_c_c___exported___macros_ga8f885339c99130e538e4d7474933d470}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+ENR \&= $\sim$ (RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa22387070e0730e79f159197258418d2}\label{group___r_c_c___exported___macros_gaa22387070e0730e79f159197258418d2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+ENR \&= $\sim$ (RCC\+\_\+\+AHB2\+ENR\+\_\+\+SDMMC2\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga061b46c5af3c4421aff467728bd8c591}\label{group___r_c_c___exported___macros_ga061b46c5af3c4421aff467728bd8c591}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+ENR \&= $\sim$ (RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM1\+EN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga88a09a68000f2fa176584608f3e5a458}\label{group___r_c_c___exported___macros_ga88a09a68000f2fa176584608f3e5a458}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+ENR \&= $\sim$ (RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM2\+EN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4db4d98f8081cf6642175d0527453331}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN)    != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB2 peripheral clock. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabb083459b7bbd56c9b89db59bb75fdc2}\label{group___r_c_c___exported___macros_gabb083459b7bbd56c9b89db59bb75fdc2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN)     != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga33be86cb93cc96506040300d4758554e}\label{group___r_c_c___exported___macros_ga33be86cb93cc96506040300d4758554e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+SDMMC2\+EN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4c50a7953684fba69f1019f5e1e0ac52}\label{group___r_c_c___exported___macros_ga4c50a7953684fba69f1019f5e1e0ac52}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM1\+EN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaef2510aa5e44c9e58e52ce8a204160bd}\label{group___r_c_c___exported___macros_gaef2510aa5e44c9e58e52ce8a204160bd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM2\+EN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaade9a685b77400ec6d61b77ef4da8b90}\label{group___r_c_c___exported___macros_gaade9a685b77400ec6d61b77ef4da8b90}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9b17b31dc3e560ead96b7d8a74c8c679}\label{group___r_c_c___exported___macros_ga9b17b31dc3e560ead96b7d8a74c8c679}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN)     == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga81f9c071cb13a6ebd8f73d68e5f69769}\label{group___r_c_c___exported___macros_ga81f9c071cb13a6ebd8f73d68e5f69769}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+SDMMC2\+EN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1452ec3e02b74349a6b37a3b5eede8ed}\label{group___r_c_c___exported___macros_ga1452ec3e02b74349a6b37a3b5eede8ed}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM1\+EN) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga385ab0d5536a609f2ae858367f772175}\label{group___r_c_c___exported___macros_ga385ab0d5536a609f2ae858367f772175}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+AHBSRAM2\+EN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1fde58d775fd2458002df817a68f486e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB4 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5ad43f3f4d8163d40f7d402ef75d27c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5ebfeb136612f370950f52306d29b6fd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga74340ce0f556e370aafc2b8ecdf2dd31}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2cba7d47b6aee57d469f1d8972d442f1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga84098c3c8735d401024a1fb762e9527f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf0816a01f8153700ff758c8783e84e9e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga041e72359b94f19569e774030fc6ebff}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabe4d1d0276f070b4501a141fd4006d7c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gacef87b3ea226e2ffd67c644da64bd387}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae8e5f06bff47402b632f4f76a9113791}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab3971cefc9881ed9e08a8a856712b19a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7083e491e6a1e165d064d199304bd2f0}\label{group___r_c_c___exported___macros_ga7083e491e6a1e165d064d199304bd2f0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOAEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga60be1be419b57dafbbb93df67d68a424}\label{group___r_c_c___exported___macros_ga60be1be419b57dafbbb93df67d68a424}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOBEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0fc90c25d35f9b5b5f66961505de1cd4}\label{group___r_c_c___exported___macros_ga0fc90c25d35f9b5b5f66961505de1cd4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOCEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaeaefe364dafdc0c22353969595421422}\label{group___r_c_c___exported___macros_gaeaefe364dafdc0c22353969595421422}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIODEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad8982750e98b22493ae0677b3021b01b}\label{group___r_c_c___exported___macros_gad8982750e98b22493ae0677b3021b01b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOEEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga84c2248eab0a30bd8f4912233abbf34a}\label{group___r_c_c___exported___macros_ga84c2248eab0a30bd8f4912233abbf34a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOFEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9d4578e9566823639e049fe69cbaba69}\label{group___r_c_c___exported___macros_ga9d4578e9566823639e049fe69cbaba69}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOGEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1eb7dd0a520cef518fb624bf7117b7e1}\label{group___r_c_c___exported___macros_ga1eb7dd0a520cef518fb624bf7117b7e1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOHEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab2a5e42f487ef22caa3db4b6d3d7d196}\label{group___r_c_c___exported___macros_gab2a5e42f487ef22caa3db4b6d3d7d196}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOJEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga381deab4cd506e7ead767caa129b1332}\label{group___r_c_c___exported___macros_ga381deab4cd506e7ead767caa129b1332}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOKEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4f62a00ae551620fefef1d29c7c42ff1}\label{group___r_c_c___exported___macros_ga4f62a00ae551620fefef1d29c7c42ff1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+BDMAEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga15f220ac58a1b016d0a44766bdeaa6e7}\label{group___r_c_c___exported___macros_ga15f220ac58a1b016d0a44766bdeaa6e7}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+ENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+ENR\+\_\+\+BKPRAMEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad1edbd9407c814110f04c1a609a214e4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOAEN)  != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB4 peripheral clock. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2fc8f9dc5f5b64c14c325c45ee301b4f}\label{group___r_c_c___exported___macros_ga2fc8f9dc5f5b64c14c325c45ee301b4f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOBEN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga528029c120a0154dfd7cfd6159e8debe}\label{group___r_c_c___exported___macros_ga528029c120a0154dfd7cfd6159e8debe}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOCEN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7a8a0e334d69163b25692f0450dc569a}\label{group___r_c_c___exported___macros_ga7a8a0e334d69163b25692f0450dc569a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIODEN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2c0dd8ae5cf2026dab691c05f55fa384}\label{group___r_c_c___exported___macros_ga2c0dd8ae5cf2026dab691c05f55fa384}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOEEN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5c997b15dc4bc3fd8e5b43193e4b1a2d}\label{group___r_c_c___exported___macros_ga5c997b15dc4bc3fd8e5b43193e4b1a2d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOFEN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3770796716f63a656285dcfedf8c0651}\label{group___r_c_c___exported___macros_ga3770796716f63a656285dcfedf8c0651}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOGEN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8e182ed43301e2586bc198a729b50436}\label{group___r_c_c___exported___macros_ga8e182ed43301e2586bc198a729b50436}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOHEN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gafeb6b1e331baa9bec58f17682e5488e4}\label{group___r_c_c___exported___macros_gafeb6b1e331baa9bec58f17682e5488e4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOJEN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6d1d0104071b2789b3d8984df336aaa6}\label{group___r_c_c___exported___macros_ga6d1d0104071b2789b3d8984df336aaa6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOKEN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad41bf810a1372848f680e55e75a0126f}\label{group___r_c_c___exported___macros_gad41bf810a1372848f680e55e75a0126f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+BDMAEN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7dba8c9591cfed20e720cf4f218a03db}\label{group___r_c_c___exported___macros_ga7dba8c9591cfed20e720cf4f218a03db}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+BKPRAMEN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2d73b007700fe1576c7965ce677148bd}\label{group___r_c_c___exported___macros_ga2d73b007700fe1576c7965ce677148bd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOAEN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9b9353035473ac5f144f6e5385c4bebb}\label{group___r_c_c___exported___macros_ga9b9353035473ac5f144f6e5385c4bebb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOBEN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5e939d98ecca025c028bd1d837b84c81}\label{group___r_c_c___exported___macros_ga5e939d98ecca025c028bd1d837b84c81}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOCEN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga01c2b4166bbcf59a529cd3c5f8b93d76}\label{group___r_c_c___exported___macros_ga01c2b4166bbcf59a529cd3c5f8b93d76}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIODEN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga04deb9fe7c5fad8f1644682c1114613f}\label{group___r_c_c___exported___macros_ga04deb9fe7c5fad8f1644682c1114613f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOEEN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga843a7fcc2441b978cadacbea548dff93}\label{group___r_c_c___exported___macros_ga843a7fcc2441b978cadacbea548dff93}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOFEN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga56838183bdecd8b53c8b23bfcad5b28f}\label{group___r_c_c___exported___macros_ga56838183bdecd8b53c8b23bfcad5b28f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOGEN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9c405e3a8e5219c98d0262e18bd0eed9}\label{group___r_c_c___exported___macros_ga9c405e3a8e5219c98d0262e18bd0eed9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOHEN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4d0a1867a550ff920abbfbd3b9d85a49}\label{group___r_c_c___exported___macros_ga4d0a1867a550ff920abbfbd3b9d85a49}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOJEN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae32f6d9c7c8d2a27e0929c07fc88b4a6}\label{group___r_c_c___exported___macros_gae32f6d9c7c8d2a27e0929c07fc88b4a6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOKEN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad39f8cf198a2eab33fae7c44e0ad06d1}\label{group___r_c_c___exported___macros_gad39f8cf198a2eab33fae7c44e0ad06d1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+BDMAEN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad2664d304a1a94c33447300f8608f235}\label{group___r_c_c___exported___macros_gad2664d304a1a94c33447300f8608f235}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+BKPRAMEN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga178f1c263cb2da5067ae93c4256b2b78}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the APB3 peripheral clock. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad136e29f8e13d3114f7fa092e3a79aeb}\label{group___r_c_c___exported___macros_gad136e29f8e13d3114f7fa092e3a79aeb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB3\+ENR) \&= $\sim$ (RCC\+\_\+\+APB3\+ENR\+\_\+\+WWDG1\+EN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3e791527358dfa556ea20e1c52ec36ed}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((RCC-\/$>$APB3\+ENR \& RCC\+\_\+\+APB3\+ENR\+\_\+\+WWDG1\+EN) != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB3 peripheral clock. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga72a57950dfa0376ec07ae01d6cdaf189}\label{group___r_c_c___exported___macros_ga72a57950dfa0376ec07ae01d6cdaf189}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB3\+ENR \& RCC\+\_\+\+APB3\+ENR\+\_\+\+WWDG1\+EN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2e895257faa38376b9cdfcd756909a43}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the APB1 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf62d32fdde03df10072d856515692c8d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf9b08205c361d1779b6c7a3afdb67e7c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab6669f7a9f892e39fb22b349c1afd78d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga669982035ad2dd6cf095fd8b281f9dab}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga92313068bbe6883497ca424b24f31d44}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga72597483d0d6da14553329d2da3ad45e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gade7a5313eb8b50127a40c5c130c7f3e1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga28c0bd63fbc7500f9c209ef42c0931b6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7e1e013e28c2c8049e057d5f797ef077}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga12352adbb876f2b827d6ac3a04d94e26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga16612e19c1a7d4cd3c601bf2be916026}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga92917b1e3f9bfe30b55ee49fbf5a0f90}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaf50c7d2265d978fab8fbb68a518096d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga34a7bf921d694c001b67dcd531c807a3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4a09294d81a526606fb6e2a8bd8f2955}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga801a26037f0fd4fa1bad78fefe677f89}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaeae5b9e93721dd4e34274600996baeb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7826848ae938c7f59984d12bc883a6f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1c510498725fb0c1245edaae3d9b1e53}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf9c86fbf588ae5fecb93cc2228dd2e73}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7b3fd516eb04132930f2ac69b80eef6c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaa03f5b5b0959fbd6989d04516dafa7e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac55d407e224e9aae78e7a8f8ae55fcbf}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaacbeee793dfe93384ba7526eb243f6cc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga503046793c20e98e03e31acbe4810aee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6e71c993204f3f8bccda80231e70c025}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga472f1ec70a704f3ba78d9865b02c5759}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga214e3b2bdfcfde732b66cee97b45ae7c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad2def81b1df0e62cd322ab60b31ba59f}\label{group___r_c_c___exported___macros_gad2def81b1df0e62cd322ab60b31ba59f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM2\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9fb7035f007ec272b725e51018a36b23}\label{group___r_c_c___exported___macros_ga9fb7035f007ec272b725e51018a36b23}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM3\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8888dfd8a1e50f8019f581506ec776d8}\label{group___r_c_c___exported___macros_ga8888dfd8a1e50f8019f581506ec776d8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM4\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga44f246a1407fadc350e416e4c3256f6e}\label{group___r_c_c___exported___macros_ga44f246a1407fadc350e416e4c3256f6e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM5\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1ee14a6e314a50eee7a1a09482a25abf}\label{group___r_c_c___exported___macros_ga1ee14a6e314a50eee7a1a09482a25abf}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM6\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga865f11c3f70a9b85ebc5f09baf60eec9}\label{group___r_c_c___exported___macros_ga865f11c3f70a9b85ebc5f09baf60eec9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM7\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga40b70e57e0b7741e6f62d1f2a25b0a3e}\label{group___r_c_c___exported___macros_ga40b70e57e0b7741e6f62d1f2a25b0a3e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM12\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga501dca0467cb5d6119144dbab79243f6}\label{group___r_c_c___exported___macros_ga501dca0467cb5d6119144dbab79243f6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM13\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga492911cce1e54350519e7793c897102b}\label{group___r_c_c___exported___macros_ga492911cce1e54350519e7793c897102b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM14\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaed03071c92bed23b141d05c8409893aa}\label{group___r_c_c___exported___macros_gaed03071c92bed23b141d05c8409893aa}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+LPTIM1\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabb56a85a6424a60da8edc681f3a1c918}\label{group___r_c_c___exported___macros_gabb56a85a6424a60da8edc681f3a1c918}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI2\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gadc6ab93c1c538a7f2ee24a85a6831274}\label{group___r_c_c___exported___macros_gadc6ab93c1c538a7f2ee24a85a6831274}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI3\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga79b0ca8505d46580e6fe779c27fe3806}\label{group___r_c_c___exported___macros_ga79b0ca8505d46580e6fe779c27fe3806}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+SPDIFRXEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1edc6c83fbebf8b4265ef9500aa04b04}\label{group___r_c_c___exported___macros_ga1edc6c83fbebf8b4265ef9500aa04b04}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+USART2\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5b0866dac14f73ddeafa6308ac447bec}\label{group___r_c_c___exported___macros_ga5b0866dac14f73ddeafa6308ac447bec}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+USART3\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0c7d9a072dd5ad3f28220667001bfc08}\label{group___r_c_c___exported___macros_ga0c7d9a072dd5ad3f28220667001bfc08}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+UART4\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8a95ee8616f039fd0b00b0efa7297e6c}\label{group___r_c_c___exported___macros_ga8a95ee8616f039fd0b00b0efa7297e6c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+UART5\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga490a853eae72da96aad5379a6e939dd8}\label{group___r_c_c___exported___macros_ga490a853eae72da96aad5379a6e939dd8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C1\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3ebc5988bcf1e2965ed482fd76c67b22}\label{group___r_c_c___exported___macros_ga3ebc5988bcf1e2965ed482fd76c67b22}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C2\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab015d6340996f59fa36354ddcc10759d}\label{group___r_c_c___exported___macros_gab015d6340996f59fa36354ddcc10759d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C3\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaaa44f4d83019efe5a909604812851991}\label{group___r_c_c___exported___macros_gaaa44f4d83019efe5a909604812851991}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+CECEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa0a717493fc9dac209bc1fcd46ac451d}\label{group___r_c_c___exported___macros_gaa0a717493fc9dac209bc1fcd46ac451d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+DAC12\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9938ea115b1c865b757f54673ca8c97b}\label{group___r_c_c___exported___macros_ga9938ea115b1c865b757f54673ca8c97b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+UART7\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga741b1908bd8c5ba1822dd87d507510a7}\label{group___r_c_c___exported___macros_ga741b1908bd8c5ba1822dd87d507510a7}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LENR\+\_\+\+UART8\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga67a011bda249fc860fe44a88f7b03ff6}\label{group___r_c_c___exported___macros_ga67a011bda249fc860fe44a88f7b03ff6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HENR\+\_\+\+CRSEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6df86d9762cf4412f4b8b55ed2db2815}\label{group___r_c_c___exported___macros_ga6df86d9762cf4412f4b8b55ed2db2815}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HENR\+\_\+\+SWPMIEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga79e0040fab0dbda3f643ba92cba9ee83}\label{group___r_c_c___exported___macros_ga79e0040fab0dbda3f643ba92cba9ee83}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HENR\+\_\+\+OPAMPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad8fec82c1752a782bad6a24309409900}\label{group___r_c_c___exported___macros_gad8fec82c1752a782bad6a24309409900}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HENR\+\_\+\+MDIOSEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gadc1b2ba58e8fc70fa34826d92ba75253}\label{group___r_c_c___exported___macros_gadc1b2ba58e8fc70fa34826d92ba75253}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HENR\+\_\+\+FDCANEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gadee5016adb1c8b62a5bb05f055859de0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM2\+EN)    != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB1 peripheral clock. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf6090239db6a8a6917b3f3accea15ed0}\label{group___r_c_c___exported___macros_gaf6090239db6a8a6917b3f3accea15ed0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM3\+EN)    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga62bee605d886067f86f890ee3af68eb5}\label{group___r_c_c___exported___macros_ga62bee605d886067f86f890ee3af68eb5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM4\+EN)    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga76f0a16fed0812fbab8bf15621939c8b}\label{group___r_c_c___exported___macros_ga76f0a16fed0812fbab8bf15621939c8b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM5\+EN)    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabb273361eaae66c857b5db26b639ff45}\label{group___r_c_c___exported___macros_gabb273361eaae66c857b5db26b639ff45}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM6\+EN)    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5642c4226ce18792efeca9d39cb0c5e0}\label{group___r_c_c___exported___macros_ga5642c4226ce18792efeca9d39cb0c5e0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM7\+EN)    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7afed5bd30e0175ae5e46e78173b112f}\label{group___r_c_c___exported___macros_ga7afed5bd30e0175ae5e46e78173b112f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM12\+EN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaeb7cf0d708375a807c690fbb070298dd}\label{group___r_c_c___exported___macros_gaeb7cf0d708375a807c690fbb070298dd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM13\+EN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf40a1f6a134b09aaa211ad159e613d1a}\label{group___r_c_c___exported___macros_gaf40a1f6a134b09aaa211ad159e613d1a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM14\+EN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9c3c0f83528521d1122fe9436271ec70}\label{group___r_c_c___exported___macros_ga9c3c0f83528521d1122fe9436271ec70}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+LPTIM1\+EN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga282522dda9557cf715be3ee13c031a5b}\label{group___r_c_c___exported___macros_ga282522dda9557cf715be3ee13c031a5b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI2\+EN)    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3de049f8b2ad6c2d4561863021f9e2f9}\label{group___r_c_c___exported___macros_ga3de049f8b2ad6c2d4561863021f9e2f9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI3\+EN)    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaba34413dd1dc740389e0082d9ebdedba}\label{group___r_c_c___exported___macros_gaba34413dd1dc740389e0082d9ebdedba}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+SPDIFRXEN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad3bbe0639658ed2cc56f8328b26373ea}\label{group___r_c_c___exported___macros_gad3bbe0639658ed2cc56f8328b26373ea}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+USART2\+EN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5addec8b6604857d81c1386cad21c391}\label{group___r_c_c___exported___macros_ga5addec8b6604857d81c1386cad21c391}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+USART3\+EN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga76b47e85a8669651c01256ec11ebdc3f}\label{group___r_c_c___exported___macros_ga76b47e85a8669651c01256ec11ebdc3f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+UART4\+EN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabb2b7e20045558372779949fb841ae00}\label{group___r_c_c___exported___macros_gabb2b7e20045558372779949fb841ae00}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+UART5\+EN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7570e5654fd61b44dabe0546e524c906}\label{group___r_c_c___exported___macros_ga7570e5654fd61b44dabe0546e524c906}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C1\+EN)    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2ae540056d72f4230da38c082b6c34c1}\label{group___r_c_c___exported___macros_ga2ae540056d72f4230da38c082b6c34c1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C2\+EN)    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae291bd8b020dff7ea7f52fec61aa3f9d}\label{group___r_c_c___exported___macros_gae291bd8b020dff7ea7f52fec61aa3f9d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C3\+EN)    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaeeda9e9945cc58b67cfc877118fea250}\label{group___r_c_c___exported___macros_gaeeda9e9945cc58b67cfc877118fea250}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+CECEN)     != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8ae71742361cf64ff099b376a21d673b}\label{group___r_c_c___exported___macros_ga8ae71742361cf64ff099b376a21d673b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+DAC12\+EN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf6beaa399462e32b4052ff3428f17710}\label{group___r_c_c___exported___macros_gaf6beaa399462e32b4052ff3428f17710}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+UART7\+EN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab3b6d673061453f062ba13bf6a28742a}\label{group___r_c_c___exported___macros_gab3b6d673061453f062ba13bf6a28742a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+UART8\+EN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gadeca04d4641a3c80d8f98617696be2c6}\label{group___r_c_c___exported___macros_gadeca04d4641a3c80d8f98617696be2c6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+CRSEN)     != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa2d4182170cc81b243393234865643ed}\label{group___r_c_c___exported___macros_gaa2d4182170cc81b243393234865643ed}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+SWPMIEN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gada470e2d6874bacb973e385ed245ccc5}\label{group___r_c_c___exported___macros_gada470e2d6874bacb973e385ed245ccc5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+OPAMPEN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga33d8c2c5cfcbf24dbdc5bb7086e97f7f}\label{group___r_c_c___exported___macros_ga33d8c2c5cfcbf24dbdc5bb7086e97f7f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+MDIOSEN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5cab1955b55c48026c02fe61681d3036}\label{group___r_c_c___exported___macros_ga5cab1955b55c48026c02fe61681d3036}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+FDCANEN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gacaaa75c78c8ef4cf85f30fb20d522054}\label{group___r_c_c___exported___macros_gacaaa75c78c8ef4cf85f30fb20d522054}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM2\+EN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga50f8e043a42eaf534c1efa2477078c0a}\label{group___r_c_c___exported___macros_ga50f8e043a42eaf534c1efa2477078c0a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM3\+EN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga30913be6e4b95cf2ebdf79647af18f34}\label{group___r_c_c___exported___macros_ga30913be6e4b95cf2ebdf79647af18f34}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM4\+EN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gacbe7ae446991adf3d9d6102549a3faac}\label{group___r_c_c___exported___macros_gacbe7ae446991adf3d9d6102549a3faac}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM5\+EN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga70e84a0b11a0dab64a048f8dd6bbafb2}\label{group___r_c_c___exported___macros_ga70e84a0b11a0dab64a048f8dd6bbafb2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM6\+EN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac230813514cd9ee769f8f46b83d83f23}\label{group___r_c_c___exported___macros_gac230813514cd9ee769f8f46b83d83f23}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM7\+EN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga211c8274b7043802f9c746ac4f18e0fd}\label{group___r_c_c___exported___macros_ga211c8274b7043802f9c746ac4f18e0fd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM12\+EN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3b40e8e614be95d4a667a3f924ac1bb7}\label{group___r_c_c___exported___macros_ga3b40e8e614be95d4a667a3f924ac1bb7}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM13\+EN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga89072bbdf8efacb3d243c50711f60766}\label{group___r_c_c___exported___macros_ga89072bbdf8efacb3d243c50711f60766}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM14\+EN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga82602c2897dd670f007aea02f3a36dc8}\label{group___r_c_c___exported___macros_ga82602c2897dd670f007aea02f3a36dc8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+LPTIM1\+EN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaab213cf8807d6e7e8b3867ffb404d763}\label{group___r_c_c___exported___macros_gaab213cf8807d6e7e8b3867ffb404d763}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI2\+EN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga625e04cf32d6c74d418ba29368f680d4}\label{group___r_c_c___exported___macros_ga625e04cf32d6c74d418ba29368f680d4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+SPI3\+EN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabea31cf1eca11533cd855c6bef17c829}\label{group___r_c_c___exported___macros_gabea31cf1eca11533cd855c6bef17c829}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+SPDIFRXEN) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga61e4b1f3e82831cdc7508d4c38312eab}\label{group___r_c_c___exported___macros_ga61e4b1f3e82831cdc7508d4c38312eab}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+USART2\+EN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9c6b66352f998564a6492d3e5d6aa536}\label{group___r_c_c___exported___macros_ga9c6b66352f998564a6492d3e5d6aa536}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+USART3\+EN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1384af5e720a24c083a2154c22e60391}\label{group___r_c_c___exported___macros_ga1384af5e720a24c083a2154c22e60391}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+UART4\+EN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1e5611011911ef745b5e9d2c8d3160f6}\label{group___r_c_c___exported___macros_ga1e5611011911ef745b5e9d2c8d3160f6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+UART5\+EN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8868ab331b4bb14a1d5cc55c9133e4de}\label{group___r_c_c___exported___macros_ga8868ab331b4bb14a1d5cc55c9133e4de}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C1\+EN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae051ecb26de5c5b44f1827923c9837a5}\label{group___r_c_c___exported___macros_gae051ecb26de5c5b44f1827923c9837a5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C2\+EN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8b791b360bab639782613994e9ef0aa6}\label{group___r_c_c___exported___macros_ga8b791b360bab639782613994e9ef0aa6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+I2\+C3\+EN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad1d752e67f2432510722aa5384f5cdfc}\label{group___r_c_c___exported___macros_gad1d752e67f2432510722aa5384f5cdfc}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+CECEN)     == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4a40356dbc0adb6d650ee2eb675de441}\label{group___r_c_c___exported___macros_ga4a40356dbc0adb6d650ee2eb675de441}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+DAC12\+EN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga347b2b22378634cdeeef11daa132aa84}\label{group___r_c_c___exported___macros_ga347b2b22378634cdeeef11daa132aa84}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+UART7\+EN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3db2e9bae86ff5f5e376ce47599673c7}\label{group___r_c_c___exported___macros_ga3db2e9bae86ff5f5e376ce47599673c7}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+UART8\+EN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga20f05b209c652dd7105da6c3f7762b4c}\label{group___r_c_c___exported___macros_ga20f05b209c652dd7105da6c3f7762b4c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+CRSEN)     == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac810835b2b091fbc87994052a0a8bd51}\label{group___r_c_c___exported___macros_gac810835b2b091fbc87994052a0a8bd51}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+SWPMIEN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8b9075ed3e04ee9b8e624ed68ec2e3ea}\label{group___r_c_c___exported___macros_ga8b9075ed3e04ee9b8e624ed68ec2e3ea}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+OPAMPEN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6211d5b2863c7f6b86f65960f0788df1}\label{group___r_c_c___exported___macros_ga6211d5b2863c7f6b86f65960f0788df1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+MDIOSEN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9a6ab4a6fa25eb7b4f022ef49ce69b4a}\label{group___r_c_c___exported___macros_ga9a6ab4a6fa25eb7b4f022ef49ce69b4a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HENR \& RCC\+\_\+\+APB1\+HENR\+\_\+\+FDCANEN)   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad693d7300ed7134b60bb1a645e762358}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the APB2 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaa5393a02b936b1d6de896a6c09103a4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga932afe7cea6c567ad63e0f83308b9d3e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga840be8a915492c85d968faec688c73ea}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga856c7460aa481976644736c703c6702d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2ad5daf60ee8a66825b91afa3eb7f75c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae809da64734c2dbfef1fb6ac8d00d39c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga9753b09f531d9d48d31abd4f74c26d26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga983ec0b6719bbf98e40818a8e6817c58}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7a70c26339bbcffc2ecd3d7b61066b2c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf00544b52c47b22490cd0bdf32c8ccfb}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga5f260959a6bfdd82918320b1b106aab2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa9eacfb8ee244074ec63dae0b9f621c2}\label{group___r_c_c___exported___macros_gaa9eacfb8ee244074ec63dae0b9f621c2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabb93b1527822da05736d8fcae78597c9}\label{group___r_c_c___exported___macros_gabb93b1527822da05736d8fcae78597c9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae0050944298552e9f02f56ec8634f5a6}\label{group___r_c_c___exported___macros_gae0050944298552e9f02f56ec8634f5a6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac4b142412ef1e3dab8dcf5d5f7ca4d92}\label{group___r_c_c___exported___macros_gac4b142412ef1e3dab8dcf5d5f7ca4d92}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf2ccb5c6b63a60deb6463cbc629c10fe}\label{group___r_c_c___exported___macros_gaf2ccb5c6b63a60deb6463cbc629c10fe}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga85678767f2c727a545b1095d9ef69a67}\label{group___r_c_c___exported___macros_ga85678767f2c727a545b1095d9ef69a67}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga71501a0d6be9e1d0a17ff4c27a7cd8e6}\label{group___r_c_c___exported___macros_ga71501a0d6be9e1d0a17ff4c27a7cd8e6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4f23f7c1565e07731f200059c8ed4db9}\label{group___r_c_c___exported___macros_ga4f23f7c1565e07731f200059c8ed4db9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6c046db26bd6495179e6171dc6caeff3}\label{group___r_c_c___exported___macros_ga6c046db26bd6495179e6171dc6caeff3}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga68c2a52fef447801cb641586a57d15e5}\label{group___r_c_c___exported___macros_ga68c2a52fef447801cb641586a57d15e5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1f8e5c20350d611721053981830bbb12}\label{group___r_c_c___exported___macros_ga1f8e5c20350d611721053981830bbb12}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf2df3546bc357b952ec914f1e366a0ef}\label{group___r_c_c___exported___macros_gaf2df3546bc357b952ec914f1e366a0ef}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+ENR) \&= $\sim$ (RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad2b7c3a381d791c4ee728e303935832a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN)   != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB2 peripheral clock. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gadbc388ef3676e37b227320df83e9d1f2}\label{group___r_c_c___exported___macros_gadbc388ef3676e37b227320df83e9d1f2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga59bd3cd20df76f885695fcdad1edce27}\label{group___r_c_c___exported___macros_ga59bd3cd20df76f885695fcdad1edce27}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga639ccb1e63662b309fc875bc608aa7e6}\label{group___r_c_c___exported___macros_ga639ccb1e63662b309fc875bc608aa7e6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab1787d7cdf591c099b8d96848aee835e}\label{group___r_c_c___exported___macros_gab1787d7cdf591c099b8d96848aee835e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga875c081e76f456494d5e06dae3581281}\label{group___r_c_c___exported___macros_ga875c081e76f456494d5e06dae3581281}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab8bba755c5ee38df4fb1e27d32cada06}\label{group___r_c_c___exported___macros_gab8bba755c5ee38df4fb1e27d32cada06}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga52afd021e3f0970ce10549dbfb69abac}\label{group___r_c_c___exported___macros_ga52afd021e3f0970ce10549dbfb69abac}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9cb697e01267c3ee783f0fabf3eefda1}\label{group___r_c_c___exported___macros_ga9cb697e01267c3ee783f0fabf3eefda1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8a762d7f473a98f820faa57284626b28}\label{group___r_c_c___exported___macros_ga8a762d7f473a98f820faa57284626b28}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga64dcc05f8484e6a139d0f6f4e1531fff}\label{group___r_c_c___exported___macros_ga64dcc05f8484e6a139d0f6f4e1531fff}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gacff365c1f6dd81a3c8c0d0ce571592ea}\label{group___r_c_c___exported___macros_gacff365c1f6dd81a3c8c0d0ce571592ea}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7116893adbb7fc144102af49de55350b}\label{group___r_c_c___exported___macros_ga7116893adbb7fc144102af49de55350b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae8d9acd515c3fa3a3607c4d527d431c5}\label{group___r_c_c___exported___macros_gae8d9acd515c3fa3a3607c4d527d431c5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga22c9d59ac6062298a71eed0d6a4a9afd}\label{group___r_c_c___exported___macros_ga22c9d59ac6062298a71eed0d6a4a9afd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0c3fd42d5fb38243e195ed04d7390672}\label{group___r_c_c___exported___macros_ga0c3fd42d5fb38243e195ed04d7390672}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabd506be27916f029d2214e88bc48f6df}\label{group___r_c_c___exported___macros_gabd506be27916f029d2214e88bc48f6df}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac16a7c0d1778ba7cee83c45143f81c9b}\label{group___r_c_c___exported___macros_gac16a7c0d1778ba7cee83c45143f81c9b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI4\+EN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa649af8007f817b25312fe2a82a2dc2d}\label{group___r_c_c___exported___macros_gaa649af8007f817b25312fe2a82a2dc2d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga55adb9971771c35d36a549a1948b7b1e}\label{group___r_c_c___exported___macros_ga55adb9971771c35d36a549a1948b7b1e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf55e3121b3ce93da44a1ac83f3cdac8a}\label{group___r_c_c___exported___macros_gaf55e3121b3ce93da44a1ac83f3cdac8a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga01d92a5d361dde16cf9b69e93d93f94c}\label{group___r_c_c___exported___macros_ga01d92a5d361dde16cf9b69e93d93f94c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI5\+EN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6ab9ff98419017940fdd2c608e2f4db0}\label{group___r_c_c___exported___macros_ga6ab9ff98419017940fdd2c608e2f4db0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae613d9312d5f66a39e4d51811fb68555}\label{group___r_c_c___exported___macros_gae613d9312d5f66a39e4d51811fb68555}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gafc3ffcbb86e4913ae336ba094ca199e1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE}}()
\begin{DoxyCompactList}\small\item\em Enable or disable the APB4 peripheral clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4411749d5b9d76cf908e26239e4b213d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabf2662a3a1baa7261e1bfa1aae10b90f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae802f53baca2b5b60de58f5ad60097d6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0eabc2676cb7daf17802807e13fc7a7d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga4efc1029c8575db1e6d7515b2dea94d6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad6f0669bdae3809539ea44671e973c5f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga46597d15632e4a35f3354ed3c7f61409}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3f5e59e7d2bee567c40205a30c3d4977}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf04a5f1f0d6d8577706022a866f4528e}\label{group___r_c_c___exported___macros_gaf04a5f1f0d6d8577706022a866f4528e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+SYSCFGEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa2a258a48face94f421a9bf3777e6aa7}\label{group___r_c_c___exported___macros_gaa2a258a48face94f421a9bf3777e6aa7}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+LPUART1\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabab1133742baef14e8d76e1b6cba9926}\label{group___r_c_c___exported___macros_gabab1133742baef14e8d76e1b6cba9926}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+SPI6\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae0fd2c5cf65d3bada813378c249edfe0}\label{group___r_c_c___exported___macros_gae0fd2c5cf65d3bada813378c249edfe0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+I2\+C4\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga17529f8824c5d76f6f0a4c27ec0b4b71}\label{group___r_c_c___exported___macros_ga17529f8824c5d76f6f0a4c27ec0b4b71}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM2\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1e161e1011e1939fad65063692d87401}\label{group___r_c_c___exported___macros_ga1e161e1011e1939fad65063692d87401}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM3\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gada7ea8565860d946af577b3f35fbdfc9}\label{group___r_c_c___exported___macros_gada7ea8565860d946af577b3f35fbdfc9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+COMP12\+EN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac75901e8240d6a0b08db83beffddb6a1}\label{group___r_c_c___exported___macros_gac75901e8240d6a0b08db83beffddb6a1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+VREFEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga39f7245caab6ec7de84fd07798795853}\label{group___r_c_c___exported___macros_ga39f7245caab6ec7de84fd07798795853}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLK\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+ENR) \&= $\sim$ (RCC\+\_\+\+APB4\+ENR\+\_\+\+RTCAPBEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+SYSCFGEN)  != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB4 peripheral clock. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1085236bff0042ce9f1c879f16ba27fb}\label{group___r_c_c___exported___macros_ga1085236bff0042ce9f1c879f16ba27fb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+LPUART1\+EN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac972718836d2c4e0d3bc477ee2c8a6fc}\label{group___r_c_c___exported___macros_gac972718836d2c4e0d3bc477ee2c8a6fc}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+SPI6\+EN)    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9795732f8443413d3547a85a4afb4c30}\label{group___r_c_c___exported___macros_ga9795732f8443413d3547a85a4afb4c30}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+I2\+C4\+EN)    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabafe8b8e253039c455ecd51bfbd60423}\label{group___r_c_c___exported___macros_gabafe8b8e253039c455ecd51bfbd60423}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM2\+EN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4d833e230faab6ea739dc136a0e875c7}\label{group___r_c_c___exported___macros_ga4d833e230faab6ea739dc136a0e875c7}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM3\+EN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4ffdd0a82c1de653a02a9479a757c5f4}\label{group___r_c_c___exported___macros_ga4ffdd0a82c1de653a02a9479a757c5f4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+COMP12\+EN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga839b3373dde3824b421dbdeaba5013c2}\label{group___r_c_c___exported___macros_ga839b3373dde3824b421dbdeaba5013c2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+VREFEN)    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0a4c172888df490331077eda47ca2d89}\label{group___r_c_c___exported___macros_ga0a4c172888df490331077eda47ca2d89}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+RTCAPBEN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}\label{group___r_c_c___exported___macros_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+SYSCFGEN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga93fe3f9bc0b46640b63f13482637140c}\label{group___r_c_c___exported___macros_ga93fe3f9bc0b46640b63f13482637140c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+LPUART1\+EN) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf1478d44aef81f3e94f06eb3790cb94c}\label{group___r_c_c___exported___macros_gaf1478d44aef81f3e94f06eb3790cb94c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+SPI6\+EN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4bda7c78cc3917a2be8d74812dbaae5f}\label{group___r_c_c___exported___macros_ga4bda7c78cc3917a2be8d74812dbaae5f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+I2\+C4\+EN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8b7ef99ddd6b3da5a7d502bd6ad07a7c}\label{group___r_c_c___exported___macros_ga8b7ef99ddd6b3da5a7d502bd6ad07a7c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM2\+EN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga554076cf5205f221fb8b5abfcf5936c1}\label{group___r_c_c___exported___macros_ga554076cf5205f221fb8b5abfcf5936c1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+LPTIM3\+EN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0a77adb29b138b43b6d98d721d6972f3}\label{group___r_c_c___exported___macros_ga0a77adb29b138b43b6d98d721d6972f3}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+COMP12\+EN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab46e035c47141417dacfc7b06e9cbad5}\label{group___r_c_c___exported___macros_gab46e035c47141417dacfc7b06e9cbad5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+VREFEN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga146472a40bba8b214e3a1ea5c094033c}\label{group___r_c_c___exported___macros_ga146472a40bba8b214e3a1ea5c094033c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+RTCAPBEN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga230a57ed6c129076b4fd17bdb07d79f6}\label{group___r_c_c___exported___macros_ga230a57ed6c129076b4fd17bdb07d79f6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR = 0x00\+E95011U)  /$\ast$ Resets MDMA, DMA2D, FMC, OSPI1, SDMMC1, OSPI2, IOMNGR, OTFD1, OTFD2 $\ast$/
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB3 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa43472179721e30081d975b890e05a39}\label{group___r_c_c___exported___macros_gaa43472179721e30081d975b890e05a39}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR $\vert$= (RCC\+\_\+\+AHB3\+RSTR\+\_\+\+MDMARST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5c1e90110eab6f1208d161a4a4e5052e}\label{group___r_c_c___exported___macros_ga5c1e90110eab6f1208d161a4a4e5052e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR $\vert$= (RCC\+\_\+\+AHB3\+RSTR\+\_\+\+DMA2\+DRST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gacc5e9454e3e387166d5caf94e91dfdf2}\label{group___r_c_c___exported___macros_gacc5e9454e3e387166d5caf94e91dfdf2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR $\vert$= (RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gadb5820aecbb63af340610bab9370c544}\label{group___r_c_c___exported___macros_gadb5820aecbb63af340610bab9370c544}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR $\vert$= (RCC\+\_\+\+AHB3\+RSTR\+\_\+\+SDMMC1\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga200c904f6644fc13da81eed085bc6850}\label{group___r_c_c___exported___macros_ga200c904f6644fc13da81eed085bc6850}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR = 0x00)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae2b4b3616bb2654ac932b17e3928902e}\label{group___r_c_c___exported___macros_gae2b4b3616bb2654ac932b17e3928902e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB3\+RSTR\+\_\+\+MDMARST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga86ef37f424140a0f3b7f2ba868746b89}\label{group___r_c_c___exported___macros_ga86ef37f424140a0f3b7f2ba868746b89}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB3\+RSTR\+\_\+\+DMA2\+DRST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga191d8277915b05918cc1d9a79269f025}\label{group___r_c_c___exported___macros_ga191d8277915b05918cc1d9a79269f025}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5ace3308265d0972961560ac0bb6c320}\label{group___r_c_c___exported___macros_ga5ace3308265d0972961560ac0bb6c320}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB3\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB3\+RSTR\+\_\+\+SDMMC1\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga87d828d91e67aaa931853a60779826c2}\label{group___r_c_c___exported___macros_ga87d828d91e67aaa931853a60779826c2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR = 0x02008023U)  /$\ast$ Resets DMA1, DMA2, ADC12, ETHMAC and USB1\+OTG $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the AHB1 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9135dece327ecc27f333f86dcf3ba8ee}\label{group___r_c_c___exported___macros_ga9135dece327ecc27f333f86dcf3ba8ee}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf0be736e6cdebf31eeded223acc25613}\label{group___r_c_c___exported___macros_gaf0be736e6cdebf31eeded223acc25613}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab40eac923930da5e2bbe59d7d21bdac4}\label{group___r_c_c___exported___macros_gab40eac923930da5e2bbe59d7d21bdac4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ADC12\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabb9f0db40bea191227df3b9df428f97a}\label{group___r_c_c___exported___macros_gabb9f0db40bea191227df3b9df428f97a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR $\vert$= (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+USB1\+OTGHSRST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga23b6a1e77c4f045c29cc36a4b1e910b0}\label{group___r_c_c___exported___macros_ga23b6a1e77c4f045c29cc36a4b1e910b0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR = 0x00U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8f7eef8316c35175df11d77f5106d334}\label{group___r_c_c___exported___macros_ga8f7eef8316c35175df11d77f5106d334}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab7d22b3d82cd2616c8e3fa930e437757}\label{group___r_c_c___exported___macros_gab7d22b3d82cd2616c8e3fa930e437757}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac7a3cc8218bb6d61eba1f5a85b9bc5bd}\label{group___r_c_c___exported___macros_gac7a3cc8218bb6d61eba1f5a85b9bc5bd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ADC12\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga688618016b05c448ea8a1e7f6a6fde76}\label{group___r_c_c___exported___macros_ga688618016b05c448ea8a1e7f6a6fde76}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB1\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB1\+RSTR\+\_\+\+USB1\+OTGHSRST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae82cd541f933be46ec8d6c3ea50d402c}\label{group___r_c_c___exported___macros_gae82cd541f933be46ec8d6c3ea50d402c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR = 0x00030271U)  /$\ast$ Resets DCMI\+\_\+\+PSSI, CRYPT, HASH, RNG, SDMMC2, FMAC and CORDIC $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the AHB2 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6038f9dd2652e98fabd2e57e0342852d}\label{group___r_c_c___exported___macros_ga6038f9dd2652e98fabd2e57e0342852d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR $\vert$= (RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad5f1fa1feca39e3aaa09aee9a14015b9}\label{group___r_c_c___exported___macros_gad5f1fa1feca39e3aaa09aee9a14015b9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR $\vert$= (RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga18bc030f61f0fbc057786471f75373aa}\label{group___r_c_c___exported___macros_ga18bc030f61f0fbc057786471f75373aa}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR $\vert$= (RCC\+\_\+\+AHB2\+RSTR\+\_\+\+SDMMC2\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae5bd400860d81b996fafa310df1f2eec}\label{group___r_c_c___exported___macros_gae5bd400860d81b996fafa310df1f2eec}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR = 0x00U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3aa819914ced10bc641eadb4bda93e90}\label{group___r_c_c___exported___macros_ga3aa819914ced10bc641eadb4bda93e90}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabdd1350e70f9c77e25ea67c9929003e8}\label{group___r_c_c___exported___macros_gabdd1350e70f9c77e25ea67c9929003e8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga033600fff4d5360aed69cf37584d2a76}\label{group___r_c_c___exported___macros_ga033600fff4d5360aed69cf37584d2a76}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB2\+RSTR \&= $\sim$ (RCC\+\_\+\+AHB2\+RSTR\+\_\+\+SDMMC2\+RST))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9d7c75f7a332eae31f8ecb3cd201db4d}\label{group___r_c_c___exported___macros_ga9d7c75f7a332eae31f8ecb3cd201db4d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB4\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR = 0x032806\+FFU)  /$\ast$ Resets GPIOA..\+GPIOH, GPIOJ, GPIOK, CRC, BDMA, ADC3 and HSEM $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the AHB4 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab329bd497cccffd979bcca9fd42bbc79}\label{group___r_c_c___exported___macros_gab329bd497cccffd979bcca9fd42bbc79}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOARST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3b89be9638638ffce3ebd4f08a3b64cf}\label{group___r_c_c___exported___macros_ga3b89be9638638ffce3ebd4f08a3b64cf}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOBRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0}\label{group___r_c_c___exported___macros_ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOCRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf0f7c49787fc94edeea74aa4218aeaf6}\label{group___r_c_c___exported___macros_gaf0f7c49787fc94edeea74aa4218aeaf6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIODRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga00bf47b2dc642a42de9c96477db2a2c3}\label{group___r_c_c___exported___macros_ga00bf47b2dc642a42de9c96477db2a2c3}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOERST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaddfca42e493e7c163e9decf0462183df}\label{group___r_c_c___exported___macros_gaddfca42e493e7c163e9decf0462183df}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOFRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf9d186d1ede1071931d87645bddb07d0}\label{group___r_c_c___exported___macros_gaf9d186d1ede1071931d87645bddb07d0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOGRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4f05c575d762edf40a6d17f88671b68d}\label{group___r_c_c___exported___macros_ga4f05c575d762edf40a6d17f88671b68d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOHRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaaa6a1bd3f507ece527a1b881c56d2fc2}\label{group___r_c_c___exported___macros_gaaa6a1bd3f507ece527a1b881c56d2fc2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOJRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad6f05470103a85e73fa819cb152c22d4}\label{group___r_c_c___exported___macros_gad6f05470103a85e73fa819cb152c22d4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOKRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gadb04b6621e534b40698d6e6b92d25127}\label{group___r_c_c___exported___macros_gadb04b6621e534b40698d6e6b92d25127}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) $\vert$= (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+BDMARST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaecdd0da51c96cb11e97d0d6977f3eea5}\label{group___r_c_c___exported___macros_gaecdd0da51c96cb11e97d0d6977f3eea5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB4\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR = 0x00U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad56e47c2eacd972491f94296053d0cc3}\label{group___r_c_c___exported___macros_gad56e47c2eacd972491f94296053d0cc3}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOARST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf03da3b36478071844fbd77df618a686}\label{group___r_c_c___exported___macros_gaf03da3b36478071844fbd77df618a686}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOBRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1df0e3536d3450435bdccdbe9c878736}\label{group___r_c_c___exported___macros_ga1df0e3536d3450435bdccdbe9c878736}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOCRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga29fbf71f71ea27ffa38e7283b6dce03d}\label{group___r_c_c___exported___macros_ga29fbf71f71ea27ffa38e7283b6dce03d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIODRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga38fcc37f656d6f5e5698d9eb01d4c552}\label{group___r_c_c___exported___macros_ga38fcc37f656d6f5e5698d9eb01d4c552}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOERST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9f9a67f57c0ca219d0cf0c2e07114f27}\label{group___r_c_c___exported___macros_ga9f9a67f57c0ca219d0cf0c2e07114f27}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOFRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae5e39d5fdc6dee36bba521d096ca320d}\label{group___r_c_c___exported___macros_gae5e39d5fdc6dee36bba521d096ca320d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOGRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaaf11aa8bacb98c4e567bbaa58635acec}\label{group___r_c_c___exported___macros_gaaf11aa8bacb98c4e567bbaa58635acec}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOHRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3342b2d378fe67eec9777df0b5546168}\label{group___r_c_c___exported___macros_ga3342b2d378fe67eec9777df0b5546168}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOJRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7071459911285782901533c8ba08c7d2}\label{group___r_c_c___exported___macros_ga7071459911285782901533c8ba08c7d2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+GPIOKRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2a445bd5c2f1e75bb54c710bf3f51e72}\label{group___r_c_c___exported___macros_ga2a445bd5c2f1e75bb54c710bf3f51e72}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$AHB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+AHB4\+RSTR\+\_\+\+BDMARST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga63084f40abfd18f7ebe8fec367cc13cc}\label{group___r_c_c___exported___macros_ga63084f40abfd18f7ebe8fec367cc13cc}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB3\+RSTR = 0x00000008U) /$\ast$ Rests LTDC $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the APB3 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac4ec64e3a68e07e0cc6d08d0b921ea4d}\label{group___r_c_c___exported___macros_gac4ec64e3a68e07e0cc6d08d0b921ea4d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB3\+RSTR = 0x00U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa18895c87ff88482233d6cf395e80177}\label{group___r_c_c___exported___macros_gaa18895c87ff88482233d6cf395e80177}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+L\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR = 0x\+EAFFC3\+FFU) /$\ast$ Resets TIM2..\+TIM7, TIM12..\+TIM14, LPTIM1, SPI2, SPI3, SPDIFRX, USART2, USART3, UART4, UART5, I2\+C1..\+I2\+C3, I2\+C5, CEC, DAC12, UART7 and UART8 $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the APB1 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga14baa94c3edea6bbab72d832a8e54e6f}\label{group___r_c_c___exported___macros_ga14baa94c3edea6bbab72d832a8e54e6f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+H\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR = 0x03000136U) /$\ast$ Resets CRS, SWP, OPAMP, MDIOS, FDCAN, TIM23 and TIM24 $\ast$/
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1010b7c4a9122449860babb341f01d7b}\label{group___r_c_c___exported___macros_ga1010b7c4a9122449860babb341f01d7b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM2\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga80ff127f3c25bde58ee5c1f224e2dca4}\label{group___r_c_c___exported___macros_ga80ff127f3c25bde58ee5c1f224e2dca4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM3\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga16ff4de009e6cf02e8bfff068866837a}\label{group___r_c_c___exported___macros_ga16ff4de009e6cf02e8bfff068866837a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM4\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga20ca12317dd14485d79902863aad063b}\label{group___r_c_c___exported___macros_ga20ca12317dd14485d79902863aad063b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM5\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3446c3ea4d5e101b591fcb0222d0fb10}\label{group___r_c_c___exported___macros_ga3446c3ea4d5e101b591fcb0222d0fb10}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM6\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga350e60b0e21e094ff1624e1da9855e65}\label{group___r_c_c___exported___macros_ga350e60b0e21e094ff1624e1da9855e65}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM7\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1c4fa1efafbaad1e9ac513412df04f21}\label{group___r_c_c___exported___macros_ga1c4fa1efafbaad1e9ac513412df04f21}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM12\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac3ec3222d8441040695cb64a7be91026}\label{group___r_c_c___exported___macros_gac3ec3222d8441040695cb64a7be91026}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM13\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaee5b3b45c9e419c7dc2815fea8ca131f}\label{group___r_c_c___exported___macros_gaee5b3b45c9e419c7dc2815fea8ca131f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM14\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga76cc40a6695938f9b0fb602a68a4ac31}\label{group___r_c_c___exported___macros_ga76cc40a6695938f9b0fb602a68a4ac31}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+LPTIM1\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga869e4f5c1132e3dfce084099cf454c51}\label{group___r_c_c___exported___macros_ga869e4f5c1132e3dfce084099cf454c51}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI2\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gafb0c679992eba330a2d47ac722a5c143}\label{group___r_c_c___exported___macros_gafb0c679992eba330a2d47ac722a5c143}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI3\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga49a1b5553c9de47f520c0cb7e9451718}\label{group___r_c_c___exported___macros_ga49a1b5553c9de47f520c0cb7e9451718}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPDIFRXRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab4de80173ffa0e599baab0e76d562cc3}\label{group___r_c_c___exported___macros_gab4de80173ffa0e599baab0e76d562cc3}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART2\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8902e16d49b4335d213b6a115c19127b}\label{group___r_c_c___exported___macros_ga8902e16d49b4335d213b6a115c19127b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART3\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga462f7bbb84307a5841556d43d7932d83}\label{group___r_c_c___exported___macros_ga462f7bbb84307a5841556d43d7932d83}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART4\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga326264be9dae134e1bdccdd0161b23d1}\label{group___r_c_c___exported___macros_ga326264be9dae134e1bdccdd0161b23d1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART5\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga551c171f88af86ca985db634ac9e3275}\label{group___r_c_c___exported___macros_ga551c171f88af86ca985db634ac9e3275}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C1\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaed404dfdc9bc032cf718b7ed17f664f0}\label{group___r_c_c___exported___macros_gaed404dfdc9bc032cf718b7ed17f664f0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C2\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf0d824c0c76161daaefa6fd7ba2c0302}\label{group___r_c_c___exported___macros_gaf0d824c0c76161daaefa6fd7ba2c0302}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C3\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0bc74333a544b2c4b8dc6eddd8fe5a8f}\label{group___r_c_c___exported___macros_ga0bc74333a544b2c4b8dc6eddd8fe5a8f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+CECRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae56392937e585b8e8f2073715f4b31fe}\label{group___r_c_c___exported___macros_gae56392937e585b8e8f2073715f4b31fe}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+DAC12\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga01ea883740306b58beb1a7413bc41109}\label{group___r_c_c___exported___macros_ga01ea883740306b58beb1a7413bc41109}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART7\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac9bb36a0223b0dedf911cfb6fe4aeef1}\label{group___r_c_c___exported___macros_gac9bb36a0223b0dedf911cfb6fe4aeef1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) $\vert$= (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART8\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga03a62cae9d5aa34f2809ec31fd0c6e36}\label{group___r_c_c___exported___macros_ga03a62cae9d5aa34f2809ec31fd0c6e36}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) $\vert$= (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+CRSRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga285f7056b4628ec4eb05bab2ed439262}\label{group___r_c_c___exported___macros_ga285f7056b4628ec4eb05bab2ed439262}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) $\vert$= (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+SWPMIRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7b583a5b7aa68cbc039d02a3cdb25e1f}\label{group___r_c_c___exported___macros_ga7b583a5b7aa68cbc039d02a3cdb25e1f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) $\vert$= (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+OPAMPRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1ef8a00aeccfbba36f65cb9f6c36b89f}\label{group___r_c_c___exported___macros_ga1ef8a00aeccfbba36f65cb9f6c36b89f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) $\vert$= (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+MDIOSRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa02c2ff6abe9d2d36bb37f51ad97b73a}\label{group___r_c_c___exported___macros_gaa02c2ff6abe9d2d36bb37f51ad97b73a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) $\vert$= (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+FDCANRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7dfde454ff8311d433c54ba8abf81d25}\label{group___r_c_c___exported___macros_ga7dfde454ff8311d433c54ba8abf81d25}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+L\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR = 0x00U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabec528aae84205f623c35e7408fa3a88}\label{group___r_c_c___exported___macros_gabec528aae84205f623c35e7408fa3a88}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+H\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR = 0x00U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4b1b3b45c95788edb29ccd2bf6994826}\label{group___r_c_c___exported___macros_ga4b1b3b45c95788edb29ccd2bf6994826}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM2\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga27cf9c39217fff6ae9bce2285d9aff8c}\label{group___r_c_c___exported___macros_ga27cf9c39217fff6ae9bce2285d9aff8c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM3\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaab43d37f4682740d15c4b1fadb908d51}\label{group___r_c_c___exported___macros_gaab43d37f4682740d15c4b1fadb908d51}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM4\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf7e0cde5ea8f6425d87ebf2d91e8b360}\label{group___r_c_c___exported___macros_gaf7e0cde5ea8f6425d87ebf2d91e8b360}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM5\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7eba1763b83169bc7cec3e10bfbccf20}\label{group___r_c_c___exported___macros_ga7eba1763b83169bc7cec3e10bfbccf20}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM6\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4451d9cbc82223d913fae1f6b8187996}\label{group___r_c_c___exported___macros_ga4451d9cbc82223d913fae1f6b8187996}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM7\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab26147981205dd120cfc129d3031459c}\label{group___r_c_c___exported___macros_gab26147981205dd120cfc129d3031459c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM12\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad95dc322d87913d9bee93a1f41ff5403}\label{group___r_c_c___exported___macros_gad95dc322d87913d9bee93a1f41ff5403}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM13\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga241bf274a6fba46a49b50aedaf1e08d3}\label{group___r_c_c___exported___macros_ga241bf274a6fba46a49b50aedaf1e08d3}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+TIM14\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga70b1086ae23902e74a5a2a596a848430}\label{group___r_c_c___exported___macros_ga70b1086ae23902e74a5a2a596a848430}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+LPTIM1\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gacb910fd0c3c5a27d020ef3df20fce4c7}\label{group___r_c_c___exported___macros_gacb910fd0c3c5a27d020ef3df20fce4c7}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI2\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1fb7a5367cfed25545058af0eb4f55f1}\label{group___r_c_c___exported___macros_ga1fb7a5367cfed25545058af0eb4f55f1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPI3\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa34fa6ad8e85c14915f8d7d3e36fdd0b}\label{group___r_c_c___exported___macros_gaa34fa6ad8e85c14915f8d7d3e36fdd0b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+SPDIFRXRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8baebf28a2739de5f3c5ef72519b9499}\label{group___r_c_c___exported___macros_ga8baebf28a2739de5f3c5ef72519b9499}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART2\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga25b71d0f7fb3b9455fb360fcb780c492}\label{group___r_c_c___exported___macros_ga25b71d0f7fb3b9455fb360fcb780c492}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+USART3\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabbfb393dffbb0652bbd581302f4de609}\label{group___r_c_c___exported___macros_gabbfb393dffbb0652bbd581302f4de609}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART4\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7009cc550412874444d1d519b0b56b07}\label{group___r_c_c___exported___macros_ga7009cc550412874444d1d519b0b56b07}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART5\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9}\label{group___r_c_c___exported___macros_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C1\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2fa8cc909b285813af86c253ec110356}\label{group___r_c_c___exported___macros_ga2fa8cc909b285813af86c253ec110356}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C2\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga383f01978613c3b08659efab5153b4b9}\label{group___r_c_c___exported___macros_ga383f01978613c3b08659efab5153b4b9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+I2\+C3\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6a8c5a752f83da738f47125c3d754fc9}\label{group___r_c_c___exported___macros_ga6a8c5a752f83da738f47125c3d754fc9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+CECRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7612487bb6026a54e42e9fe46fbd9c90}\label{group___r_c_c___exported___macros_ga7612487bb6026a54e42e9fe46fbd9c90}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+DAC12\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaeee4f925c087fe23254850891330c5b5}\label{group___r_c_c___exported___macros_gaeee4f925c087fe23254850891330c5b5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART7\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabb419c2b0ac65b965ccdba4645ef9ff5}\label{group___r_c_c___exported___macros_gabb419c2b0ac65b965ccdba4645ef9ff5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+LRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+LRSTR\+\_\+\+UART8\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga17634ef4587b3247b81e73af7e0b32be}\label{group___r_c_c___exported___macros_ga17634ef4587b3247b81e73af7e0b32be}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+CRSRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae36339b1b0b08a2faafbcfd7af3021f4}\label{group___r_c_c___exported___macros_gae36339b1b0b08a2faafbcfd7af3021f4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+SWPMIRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga037bf7392d6912aca9ad82fa90bb6197}\label{group___r_c_c___exported___macros_ga037bf7392d6912aca9ad82fa90bb6197}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+OPAMPRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac433dc93cc9d7df37b9dc56825d67452}\label{group___r_c_c___exported___macros_gac433dc93cc9d7df37b9dc56825d67452}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+MDIOSRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaed526041543102b96f321df46ba3a8df}\label{group___r_c_c___exported___macros_gaed526041543102b96f321df46ba3a8df}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB1\+HRSTR) \&= $\sim$ (RCC\+\_\+\+APB1\+HRSTR\+\_\+\+FDCANRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8788da8c644ad0cc54912baede7d49b4}\label{group___r_c_c___exported___macros_ga8788da8c644ad0cc54912baede7d49b4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR = 0x405730\+F3U)  /$\ast$ Resets TIM1, TIM8, USART1, USART6, UART9, USART10, SPI1, SPI4, TIM15..\+TIM17, SPI5, SAI1 and DFSDM1 $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the APB2 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac423d6a52fa42423119844e4a7d68c7b}\label{group___r_c_c___exported___macros_gac423d6a52fa42423119844e4a7d68c7b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabec722f05fbf534feb64a767b1bac1ba}\label{group___r_c_c___exported___macros_gabec722f05fbf534feb64a767b1bac1ba}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5db01cf30bf3c5c7fc0b42220f4c70ad}\label{group___r_c_c___exported___macros_ga5db01cf30bf3c5c7fc0b42220f4c70ad}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga36242e7bdc7abbbdc33c06e72c4b45c7}\label{group___r_c_c___exported___macros_ga36242e7bdc7abbbdc33c06e72c4b45c7}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga87e6bc588fa1d5ce3928d2fd2a3156a4}\label{group___r_c_c___exported___macros_ga87e6bc588fa1d5ce3928d2fd2a3156a4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga79eef5116f30b60d64a7ef5bce8fca05}\label{group___r_c_c___exported___macros_ga79eef5116f30b60d64a7ef5bce8fca05}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaff60b9ea69452692f5d15054cf45c0d5}\label{group___r_c_c___exported___macros_gaff60b9ea69452692f5d15054cf45c0d5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga08cdf6a4295cfb02eae6a70aecf2e3ee}\label{group___r_c_c___exported___macros_ga08cdf6a4295cfb02eae6a70aecf2e3ee}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga829f154bfefa2317311c97650f1264aa}\label{group___r_c_c___exported___macros_ga829f154bfefa2317311c97650f1264aa}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac704a83b1296914d004b6c915758eaeb}\label{group___r_c_c___exported___macros_gac704a83b1296914d004b6c915758eaeb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga08adabe36014364464e61606606e184d}\label{group___r_c_c___exported___macros_ga08adabe36014364464e61606606e184d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga145e3e9e6051bd665ab278f90ef7e406}\label{group___r_c_c___exported___macros_ga145e3e9e6051bd665ab278f90ef7e406}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) $\vert$= (RCC\+\_\+\+APB2\+RSTR\+\_\+\+DFSDM1\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae1e413d623154942d5bbe89769161ece}\label{group___r_c_c___exported___macros_gae1e413d623154942d5bbe89769161ece}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR = 0x00U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1857f223177c9548ce1bae9753e0a7b4}\label{group___r_c_c___exported___macros_ga1857f223177c9548ce1bae9753e0a7b4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1eb65ddc0b32886b140d71e252dc4727}\label{group___r_c_c___exported___macros_ga1eb65ddc0b32886b140d71e252dc4727}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga243061674e38d05d222697046d43813a}\label{group___r_c_c___exported___macros_ga243061674e38d05d222697046d43813a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6b60ae1fd712732bea57de27f79a20d3}\label{group___r_c_c___exported___macros_ga6b60ae1fd712732bea57de27f79a20d3}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad7b4bc8c8a9146529a175c45eecf25e5}\label{group___r_c_c___exported___macros_gad7b4bc8c8a9146529a175c45eecf25e5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8ac40732e63db2fff9e31d57b841c633}\label{group___r_c_c___exported___macros_ga8ac40732e63db2fff9e31d57b841c633}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI4\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2a3e73be86af6fa124bbd5447b732de4}\label{group___r_c_c___exported___macros_ga2a3e73be86af6fa124bbd5447b732de4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaccce3b7168e4357d179cb5c978a7bfe6}\label{group___r_c_c___exported___macros_gaccce3b7168e4357d179cb5c978a7bfe6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga48ebe709fd10e1594c70752a05644a85}\label{group___r_c_c___exported___macros_ga48ebe709fd10e1594c70752a05644a85}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaffa4ac19e4880063de6fe38ec07ef993}\label{group___r_c_c___exported___macros_gaffa4ac19e4880063de6fe38ec07ef993}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI5\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6f43cdb59c0bf2f5315ff8a576db05ef}\label{group___r_c_c___exported___macros_ga6f43cdb59c0bf2f5315ff8a576db05ef}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6be678fc18675f06ee7dc84c96d5c10c}\label{group___r_c_c___exported___macros_ga6be678fc18675f06ee7dc84c96d5c10c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB2\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB2\+RSTR\+\_\+\+DFSDM1\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa2f753ddb995e36a2c2751da62833c2d}\label{group___r_c_c___exported___macros_gaa2f753ddb995e36a2c2751da62833c2d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB4\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR = 0x0420\+DEAAU)  /$\ast$ Resets SYSCFG, LPUART1, SPI6, I2\+C4, LPTIM2..\+LPTIM5, COMP12, VREF, SAI4 and DTS $\ast$/
\begin{DoxyCompactList}\small\item\em Force or release the APB4 peripheral reset. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga143ff27d8f59a39732efd79539e3765a}\label{group___r_c_c___exported___macros_ga143ff27d8f59a39732efd79539e3765a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) $\vert$= (RCC\+\_\+\+APB4\+RSTR\+\_\+\+SYSCFGRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae490f9c0107ca58b2881ee5237653076}\label{group___r_c_c___exported___macros_gae490f9c0107ca58b2881ee5237653076}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) $\vert$= (RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPUART1\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3c63279f892ce515d74ee8facfee1345}\label{group___r_c_c___exported___macros_ga3c63279f892ce515d74ee8facfee1345}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) $\vert$= (RCC\+\_\+\+APB4\+RSTR\+\_\+\+SPI6\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaced9e506d046565160936d9c9dd99270}\label{group___r_c_c___exported___macros_gaced9e506d046565160936d9c9dd99270}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) $\vert$= (RCC\+\_\+\+APB4\+RSTR\+\_\+\+I2\+C4\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gafaeb34a2efd7f91b417eee60045579fe}\label{group___r_c_c___exported___macros_gafaeb34a2efd7f91b417eee60045579fe}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) $\vert$= (RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM2\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7f72dd7e26af888a3e9d5ea861c87113}\label{group___r_c_c___exported___macros_ga7f72dd7e26af888a3e9d5ea861c87113}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) $\vert$= (RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM3\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga830e19f51e822adef788129e05aac694}\label{group___r_c_c___exported___macros_ga830e19f51e822adef788129e05aac694}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) $\vert$= (RCC\+\_\+\+APB4\+RSTR\+\_\+\+COMP12\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga680ee80cebdcf3e1c79b59d22656ddbc}\label{group___r_c_c___exported___macros_ga680ee80cebdcf3e1c79b59d22656ddbc}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+FORCE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) $\vert$= (RCC\+\_\+\+APB4\+RSTR\+\_\+\+VREFRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaccdb8e62485525ac1ec078a9174e9c43}\label{group___r_c_c___exported___macros_gaccdb8e62485525ac1ec078a9174e9c43}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB4\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR = 0x00U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga56de80d50f5ab276ebdeee16a0e2a31b}\label{group___r_c_c___exported___macros_ga56de80d50f5ab276ebdeee16a0e2a31b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB4\+RSTR\+\_\+\+SYSCFGRST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2353b603aec972b0bc0afa52ce78ad42}\label{group___r_c_c___exported___macros_ga2353b603aec972b0bc0afa52ce78ad42}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPUART1\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gadc8c017d7fa2e91725be59bd017ae940}\label{group___r_c_c___exported___macros_gadc8c017d7fa2e91725be59bd017ae940}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB4\+RSTR\+\_\+\+SPI6\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga97aa6b28e75f886f4aaf4a928423ba6b}\label{group___r_c_c___exported___macros_ga97aa6b28e75f886f4aaf4a928423ba6b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB4\+RSTR\+\_\+\+I2\+C4\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga55d7026280dfc8ef6c58f573412c3c4a}\label{group___r_c_c___exported___macros_ga55d7026280dfc8ef6c58f573412c3c4a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM2\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaca9be6ebd880ff54875f7cad38777528}\label{group___r_c_c___exported___macros_gaca9be6ebd880ff54875f7cad38777528}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB4\+RSTR\+\_\+\+LPTIM3\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5b2dbcf6d9afe303b6c8bf355f9e0a78}\label{group___r_c_c___exported___macros_ga5b2dbcf6d9afe303b6c8bf355f9e0a78}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB4\+RSTR\+\_\+\+COMP12\+RST)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf0325ef9d7f6366680213c6842ec2281}\label{group___r_c_c___exported___macros_gaf0325ef9d7f6366680213c6842ec2281}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+RELEASE\+\_\+\+RESET}()~(RCC-\/$>$APB4\+RSTR) \&= $\sim$ (RCC\+\_\+\+APB4\+RSTR\+\_\+\+VREFRST)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga527ed7b397149fd6fc69d281ce39f8d8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN))
\begin{DoxyCompactList}\small\item\em Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gafa223ffa1ab2f096cbadc67d6230f25b}\label{group___r_c_c___exported___macros_gafa223ffa1ab2f096cbadc67d6230f25b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DMA2\+DLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga48733d5087a91250ee7248adc6b835b2}\label{group___r_c_c___exported___macros_ga48733d5087a91250ee7248adc6b835b2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FLASHLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga387cf373f0b77ef8d434a3a6f93bbd11}\label{group___r_c_c___exported___macros_ga387cf373f0b77ef8d434a3a6f93bbd11}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga864140e8659290a56eea3230bbb2ecc2}\label{group___r_c_c___exported___macros_ga864140e8659290a56eea3230bbb2ecc2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+SDMMC1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga34b8b55871660e1453c9a1cba26bbe16}\label{group___r_c_c___exported___macros_ga34b8b55871660e1453c9a1cba26bbe16}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gacc02075039fec54004eb8d44b6a25f40}\label{group___r_c_c___exported___macros_gacc02075039fec54004eb8d44b6a25f40}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM2\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gafb5213b8591abbf0de732b8531e35221}\label{group___r_c_c___exported___macros_gafb5213b8591abbf0de732b8531e35221}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ITCM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+ITCMLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab1615c5c7ca332bb42e6874ddf4adfe1}\label{group___r_c_c___exported___macros_gab1615c5c7ca332bb42e6874ddf4adfe1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+AXISRAM1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gafde32128bda5f711dc59922d4e8fa10d}\label{group___r_c_c___exported___macros_gafde32128bda5f711dc59922d4e8fa10d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D1\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE  /$\ast$ For backward compatibility $\ast$/
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0ac8a7117cbc4d03c18e6b3817c2dde1}\label{group___r_c_c___exported___macros_ga0ac8a7117cbc4d03c18e6b3817c2dde1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga987769071231aca8feb402621a72d69d}\label{group___r_c_c___exported___macros_ga987769071231aca8feb402621a72d69d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DMA2\+DLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga929bb0b8ae2f4da5481d73f265cacce0}\label{group___r_c_c___exported___macros_ga929bb0b8ae2f4da5481d73f265cacce0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FLASHLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6b5acf19e24d90165eb5bd6bee84f5be}\label{group___r_c_c___exported___macros_ga6b5acf19e24d90165eb5bd6bee84f5be}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabe72608d1927f58cffdec6c56c51f002}\label{group___r_c_c___exported___macros_gabe72608d1927f58cffdec6c56c51f002}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+SDMMC1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0f27a00f4e5d25cf14a70a6819c985b8}\label{group___r_c_c___exported___macros_ga0f27a00f4e5d25cf14a70a6819c985b8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf146cdadd9f1a4dd7ce42493eb7a61b6}\label{group___r_c_c___exported___macros_gaf146cdadd9f1a4dd7ce42493eb7a61b6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM2\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga73b7a67f51facccf07e2fb653d5a1292}\label{group___r_c_c___exported___macros_ga73b7a67f51facccf07e2fb653d5a1292}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ITCM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+ITCMLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2259e9075e553b5e64ad82c2b822a7c5}\label{group___r_c_c___exported___macros_ga2259e9075e553b5e64ad82c2b822a7c5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB3\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+AXISRAM1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga78b194c07dfae0174e34a18d0922484d}\label{group___r_c_c___exported___macros_ga78b194c07dfae0174e34a18d0922484d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D1\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE      /$\ast$ For backward compatibility $\ast$/
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae1d931934bb3e3f9f6e42c496800a364}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN)    != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB3 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5e8b096901cdeeeccac9c39b1c6753cd}\label{group___r_c_c___exported___macros_ga5e8b096901cdeeeccac9c39b1c6753cd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DMA2\+DLPEN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa385b298d6125a8dc4fd3b49e23f0d26}\label{group___r_c_c___exported___macros_gaa385b298d6125a8dc4fd3b49e23f0d26}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FLASHLPEN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga48c04810c9a18c1a80f14361b3c421c6}\label{group___r_c_c___exported___macros_ga48c04810c9a18c1a80f14361b3c421c6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN)     != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8669fae9cd9180844501db82f72f3b4f}\label{group___r_c_c___exported___macros_ga8669fae9cd9180844501db82f72f3b4f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+SDMMC1\+LPEN)  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga816617af01b59bfd6e8c5f42b72233fa}\label{group___r_c_c___exported___macros_ga816617af01b59bfd6e8c5f42b72233fa}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM1\+LPEN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3b8fff00a0e0a80f2b4f48a41c42d4f1}\label{group___r_c_c___exported___macros_ga3b8fff00a0e0a80f2b4f48a41c42d4f1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM2\+LPEN)   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gacc37d35d33af3f4f3967ba5100ebfc8d}\label{group___r_c_c___exported___macros_gacc37d35d33af3f4f3967ba5100ebfc8d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ITCM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+ITCMLPEN)    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabb4fa89d88c9fcb245cf9951532350da}\label{group___r_c_c___exported___macros_gabb4fa89d88c9fcb245cf9951532350da}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+AXISRAM1\+LPEN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa25dd2ce45cc50a194ffac5b037d76a8}\label{group___r_c_c___exported___macros_gaa25dd2ce45cc50a194ffac5b037d76a8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabd2e91a84b9316eb88d75348fffe3852}\label{group___r_c_c___exported___macros_gabd2e91a84b9316eb88d75348fffe3852}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DMA2\+DLPEN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4695f616857083134141c3cd2e4a70fb}\label{group___r_c_c___exported___macros_ga4695f616857083134141c3cd2e4a70fb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FLASHLPEN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab0219202590eeb28176221cfdfdb0a36}\label{group___r_c_c___exported___macros_gab0219202590eeb28176221cfdfdb0a36}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FMCLPEN)     == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8b41f06ce1b40fd1e0481be7e364e6f6}\label{group___r_c_c___exported___macros_ga8b41f06ce1b40fd1e0481be7e364e6f6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+SDMMC1\+LPEN)  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5686775d5257bb3143b991dfbbf70efb}\label{group___r_c_c___exported___macros_ga5686775d5257bb3143b991dfbbf70efb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM1\+LPEN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf8a57ca9ab0c284c40f98ecda6d5ae0e}\label{group___r_c_c___exported___macros_gaf8a57ca9ab0c284c40f98ecda6d5ae0e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DTCM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+DTCM2\+LPEN)   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2d58397078cade84c900e152e1a59417}\label{group___r_c_c___exported___macros_ga2d58397078cade84c900e152e1a59417}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ITCM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+ITCMLPEN)    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaaec9e224ba424f7b02fc742b50484d18}\label{group___r_c_c___exported___macros_gaaec9e224ba424f7b02fc742b50484d18}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AXISRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+AXISRAML1\+PEN) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga568e4d004285fe009bc4e5d33e13af61}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN))
\begin{DoxyCompactList}\small\item\em ENABLE or disable the AHB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga16c048816a705de87bb5fd3ce4003a82}\label{group___r_c_c___exported___macros_ga16c048816a705de87bb5fd3ce4003a82}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7336fd2924664e2428c5f04a1fa75ce8}\label{group___r_c_c___exported___macros_ga7336fd2924664e2428c5f04a1fa75ce8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ADC12\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac53609690b72e5b0177fda3a5ea7887d}\label{group___r_c_c___exported___macros_gac53609690b72e5b0177fda3a5ea7887d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab96a7ad0a8f234de3bf493b8b94b6da8}\label{group___r_c_c___exported___macros_gab96a7ad0a8f234de3bf493b8b94b6da8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSULPILPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8786d21490439ef0564edff087203245}\label{group___r_c_c___exported___macros_ga8786d21490439ef0564edff087203245}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6af5c50e1a578bcc17c9514c5ab976c9}\label{group___r_c_c___exported___macros_ga6af5c50e1a578bcc17c9514c5ab976c9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga648fe32985a490feaf13406d49cbb2c3}\label{group___r_c_c___exported___macros_ga648fe32985a490feaf13406d49cbb2c3}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ADC12\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaca89ff50d50b87d715c9aaf57a18efd3}\label{group___r_c_c___exported___macros_gaca89ff50d50b87d715c9aaf57a18efd3}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga35a673b52ba1ef37b7d178c2e88dab7a}\label{group___r_c_c___exported___macros_ga35a673b52ba1ef37b7d178c2e88dab7a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB1\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSULPILPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2840d82c5565e7690a69a6848fa50fea}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN))          != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB1 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaffd54b2e17f88a7dbf9f3d30c728d8f1}\label{group___r_c_c___exported___macros_gaffd54b2e17f88a7dbf9f3d30c728d8f1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN))          != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaacfd31147f3f7e34f8a865f7c9acc9c8}\label{group___r_c_c___exported___macros_gaacfd31147f3f7e34f8a865f7c9acc9c8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ADC12\+LPEN))         != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga17e69a2906c969125f8038ae44c3fc06}\label{group___r_c_c___exported___macros_ga17e69a2906c969125f8038ae44c3fc06}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSLPEN))     != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa009ac7dc7938194c7bee96502fdced2}\label{group___r_c_c___exported___macros_gaa009ac7dc7938194c7bee96502fdced2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSULPILPEN)) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac5b14fe76c4661619636fcdf08e2a874}\label{group___r_c_c___exported___macros_gac5b14fe76c4661619636fcdf08e2a874}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN))          == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaef7e3ef7b34fec8e351c0d35a0c0b914}\label{group___r_c_c___exported___macros_gaef7e3ef7b34fec8e351c0d35a0c0b914}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN))          == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf40601b803ae6495021ee70a608aad45}\label{group___r_c_c___exported___macros_gaf40601b803ae6495021ee70a608aad45}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ADC12\+LPEN))         == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga44134ce70f9ef101f60e465c6a205ba6}\label{group___r_c_c___exported___macros_ga44134ce70f9ef101f60e465c6a205ba6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSLPEN))     == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9246214e057bc8254d415b3d85b6039c}\label{group___r_c_c___exported___macros_ga9246214e057bc8254d415b3d85b6039c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+USB1\+OTGHSULPILPEN)) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf6fa397bcd717325032e3425fd424988}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN))
\begin{DoxyCompactList}\small\item\em ENABLE or disable the AHB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga03ec704e7309312630b3a572fb6f8856}\label{group___r_c_c___exported___macros_ga03ec704e7309312630b3a572fb6f8856}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa6517155182446b08768d9b04d999109}\label{group___r_c_c___exported___macros_gaa6517155182446b08768d9b04d999109}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SDMMC2\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga87889c93ead3c6df30a6245a0452c6c1}\label{group___r_c_c___exported___macros_ga87889c93ead3c6df30a6245a0452c6c1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf99a20c212073269549d84bcb46db552}\label{group___r_c_c___exported___macros_gaf99a20c212073269549d84bcb46db552}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM2\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga79206abe44d6019725e0c0240ec46778}\label{group___r_c_c___exported___macros_ga79206abe44d6019725e0c0240ec46778}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae85e4ea41a2b365ee27c459ddcb9a3a1}\label{group___r_c_c___exported___macros_gae85e4ea41a2b365ee27c459ddcb9a3a1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6858d94090ebde724466b3208505aa18}\label{group___r_c_c___exported___macros_ga6858d94090ebde724466b3208505aa18}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SDMMC2\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga06ab0f05dc3d2e6494f8f33a1b20e0af}\label{group___r_c_c___exported___macros_ga06ab0f05dc3d2e6494f8f33a1b20e0af}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gafc915e334b12654dbee1293a1f422afe}\label{group___r_c_c___exported___macros_gafc915e334b12654dbee1293a1f422afe}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB2\+LPENR \&= $\sim$ (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM2\+LPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7ddec13decdd551aa0a332fb7ca606dc}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN))    != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB2 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga536dc31ed0e24ad8b82f5b8c2a920b42}\label{group___r_c_c___exported___macros_ga536dc31ed0e24ad8b82f5b8c2a920b42}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN))     != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga17855a8d94f794a26b7e552f98761bdb}\label{group___r_c_c___exported___macros_ga17855a8d94f794a26b7e552f98761bdb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SDMMC2\+LPEN))  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab2a227ce9c4d9dd6572f737a35093452}\label{group___r_c_c___exported___macros_gab2a227ce9c4d9dd6572f737a35093452}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM1\+LPEN)) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga73a8946f61c7e631f44c04f745256263}\label{group___r_c_c___exported___macros_ga73a8946f61c7e631f44c04f745256263}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM2\+LPEN)) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga55238f2da587a7e788ad56c9f4015eb0}\label{group___r_c_c___exported___macros_ga55238f2da587a7e788ad56c9f4015eb0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN))    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac7b5c1c60774ca2af36591d897eb352b}\label{group___r_c_c___exported___macros_gac7b5c1c60774ca2af36591d897eb352b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN))     == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3e6e9992bd17add8476c9c78ab6fdf81}\label{group___r_c_c___exported___macros_ga3e6e9992bd17add8476c9c78ab6fdf81}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+SDMMC2\+LPEN))  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga09e3b51afc877c3c070fee083d4b4b58}\label{group___r_c_c___exported___macros_ga09e3b51afc877c3c070fee083d4b4b58}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM1\+LPEN)) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5aa8207736e7fdf84282865b69879a1b}\label{group___r_c_c___exported___macros_ga5aa8207736e7fdf84282865b69879a1b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+AHBSRAM2\+LPEN)) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaff8820b47bd3764e7cded76b9368460b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN)
\begin{DoxyCompactList}\small\item\em ENABLE or disable the AHB4 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0e718efc965ab07752cd865c3f33551a}\label{group___r_c_c___exported___macros_ga0e718efc965ab07752cd865c3f33551a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOBLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac62505cc695d985fcf18ca1fd2f1a421}\label{group___r_c_c___exported___macros_gac62505cc695d985fcf18ca1fd2f1a421}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOCLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5f04963ee5709230888d50574008372f}\label{group___r_c_c___exported___macros_ga5f04963ee5709230888d50574008372f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIODLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga18d20464a11db42973a0cc6df21b0e22}\label{group___r_c_c___exported___macros_ga18d20464a11db42973a0cc6df21b0e22}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOELPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac520a0043affccd819818a11b19523a2}\label{group___r_c_c___exported___macros_gac520a0043affccd819818a11b19523a2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOFLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab1d4773e76bae0871b8dace747971fc4}\label{group___r_c_c___exported___macros_gab1d4773e76bae0871b8dace747971fc4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOGLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3e9419b44e83ed1e6951801c390a69ad}\label{group___r_c_c___exported___macros_ga3e9419b44e83ed1e6951801c390a69ad}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOHLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4b59e596f774910fdf675befd61ea83b}\label{group___r_c_c___exported___macros_ga4b59e596f774910fdf675befd61ea83b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOJLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae1c1d324cc316103d8e0ee35fe34ecec}\label{group___r_c_c___exported___macros_gae1c1d324cc316103d8e0ee35fe34ecec}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOKLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad0431377e09fdac4ad169bb3015f32e5}\label{group___r_c_c___exported___macros_gad0431377e09fdac4ad169bb3015f32e5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BDMALPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8cc3c41c9546756c91829cb28a690f9d}\label{group___r_c_c___exported___macros_ga8cc3c41c9546756c91829cb28a690f9d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BKPRAMLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae18312e0b7b58cbbbff58475c75b95d8}\label{group___r_c_c___exported___macros_gae18312e0b7b58cbbbff58475c75b95d8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D3\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$AHB4\+LPENR  $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+D3\+SRAM1\+LPEN))
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad6753edbd9047eeac39ae4f234642942}\label{group___r_c_c___exported___macros_gad6753edbd9047eeac39ae4f234642942}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0a20ad851a2ef9e1ccdbf280dcd1dc44}\label{group___r_c_c___exported___macros_ga0a20ad851a2ef9e1ccdbf280dcd1dc44}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOBLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga293f9870ba631d23f8011bad12420f83}\label{group___r_c_c___exported___macros_ga293f9870ba631d23f8011bad12420f83}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOCLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8520028c77aa2ecdd497c313665fa381}\label{group___r_c_c___exported___macros_ga8520028c77aa2ecdd497c313665fa381}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIODLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2204e5cccaf75bc541f901fd2beb7381}\label{group___r_c_c___exported___macros_ga2204e5cccaf75bc541f901fd2beb7381}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOELPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga035d018d1c3984de9cc06dcb661fff60}\label{group___r_c_c___exported___macros_ga035d018d1c3984de9cc06dcb661fff60}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOFLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga296c8414e577cab553cc903752315a88}\label{group___r_c_c___exported___macros_ga296c8414e577cab553cc903752315a88}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOGLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3150a9552cca2ec7e0f00d799fc52adb}\label{group___r_c_c___exported___macros_ga3150a9552cca2ec7e0f00d799fc52adb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOHLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1996a49dd130e12d3524d50a926e1165}\label{group___r_c_c___exported___macros_ga1996a49dd130e12d3524d50a926e1165}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOJLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4814e1e336da024a4136adb3a53e2b74}\label{group___r_c_c___exported___macros_ga4814e1e336da024a4136adb3a53e2b74}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOKLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8b6072932da701ed5716826ffab00478}\label{group___r_c_c___exported___macros_ga8b6072932da701ed5716826ffab00478}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BDMALPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gacfa339b4c8ec42b6934283889235cf60}\label{group___r_c_c___exported___macros_gacfa339b4c8ec42b6934283889235cf60}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BKPRAMLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6cc356a806f7c624f800a9492c1e2a4c}\label{group___r_c_c___exported___macros_ga6cc356a806f7c624f800a9492c1e2a4c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D3\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$AHB4\+LPENR  \&= $\sim$ (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+D3\+SRAM1\+LPEN))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabfca340e2266b35f9eb8bda9f24fb272}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN))   != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the AHB4 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae5f9c8d570ca5ce52bd3d1766ad96265}\label{group___r_c_c___exported___macros_gae5f9c8d570ca5ce52bd3d1766ad96265}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOBLPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga91d9bb261e4eb51ae5c83276ca94ba9e}\label{group___r_c_c___exported___macros_ga91d9bb261e4eb51ae5c83276ca94ba9e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOCLPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9be4e7cb3610f3242eedb2c38f05cafe}\label{group___r_c_c___exported___macros_ga9be4e7cb3610f3242eedb2c38f05cafe}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIODLPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaaaf7c0b082ec2d976c4ac33c4f1fd461}\label{group___r_c_c___exported___macros_gaaaf7c0b082ec2d976c4ac33c4f1fd461}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOELPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab2fca3cfeeeb50539e2c5702cff4d719}\label{group___r_c_c___exported___macros_gab2fca3cfeeeb50539e2c5702cff4d719}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOFLPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6696a0a055bb4707b05e237c8a10334b}\label{group___r_c_c___exported___macros_ga6696a0a055bb4707b05e237c8a10334b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOGLPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac60e430f28a40aecfc376ad9c00e94f5}\label{group___r_c_c___exported___macros_gac60e430f28a40aecfc376ad9c00e94f5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOHLPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga037d2c0720e41f95708e7adff6e457d9}\label{group___r_c_c___exported___macros_ga037d2c0720e41f95708e7adff6e457d9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOJLPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab656df04e2f912ef03ad867c8474c59a}\label{group___r_c_c___exported___macros_gab656df04e2f912ef03ad867c8474c59a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOKLPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga684a1747a24069506d11c29e963e4282}\label{group___r_c_c___exported___macros_ga684a1747a24069506d11c29e963e4282}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BDMALPEN))    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3984d0f524fdb339fa86dd1a7816d500}\label{group___r_c_c___exported___macros_ga3984d0f524fdb339fa86dd1a7816d500}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BKPRAMLPEN))  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga78d7778645b0061009e140a15657806d}\label{group___r_c_c___exported___macros_ga78d7778645b0061009e140a15657806d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D3\+SRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+D3\+SRAM1\+LPEN)) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gafb90a4c788e0b1e1dee61e462ada7f17}\label{group___r_c_c___exported___macros_gafb90a4c788e0b1e1dee61e462ada7f17}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2eac033c5d40d9e6eda85985322ece6f}\label{group___r_c_c___exported___macros_ga2eac033c5d40d9e6eda85985322ece6f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOBLPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4dd6a13690da372d5ea52476d0f972c8}\label{group___r_c_c___exported___macros_ga4dd6a13690da372d5ea52476d0f972c8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOCLPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gafdc54fb0d223358257ea5c9f2d9c2db6}\label{group___r_c_c___exported___macros_gafdc54fb0d223358257ea5c9f2d9c2db6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIODLPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf8ff1048471b8b380eed743946d73b73}\label{group___r_c_c___exported___macros_gaf8ff1048471b8b380eed743946d73b73}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOELPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac1d248974d2d16be159c52beb41bb648}\label{group___r_c_c___exported___macros_gac1d248974d2d16be159c52beb41bb648}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOFLPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga965ed6d910633d0f9006e287f96bbc68}\label{group___r_c_c___exported___macros_ga965ed6d910633d0f9006e287f96bbc68}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOGLPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae53e66bfd35d315af80f7d33a811de7c}\label{group___r_c_c___exported___macros_gae53e66bfd35d315af80f7d33a811de7c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOHLPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga91835ace86b5463c56457f28a8bb568d}\label{group___r_c_c___exported___macros_ga91835ace86b5463c56457f28a8bb568d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOJLPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9fa340508e667c6519c6dee2e84de8ec}\label{group___r_c_c___exported___macros_ga9fa340508e667c6519c6dee2e84de8ec}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOKLPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga609e5d6832a211eb9fb4b786dc32282f}\label{group___r_c_c___exported___macros_ga609e5d6832a211eb9fb4b786dc32282f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BDMALPEN))    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga58e45333355491459650af183b1bb75e}\label{group___r_c_c___exported___macros_ga58e45333355491459650af183b1bb75e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+BKPRAMLPEN))  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9e3e795656b8fe351274c934acc5666e}\label{group___r_c_c___exported___macros_ga9e3e795656b8fe351274c934acc5666e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+D3\+SRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+D3\+SRAM1\+LPEN)) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga375ff76fe5812805a080131198a26c5f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$APB3\+LPENR) $\vert$= (RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN)
\begin{DoxyCompactList}\small\item\em ENABLE or disable the APB3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga218478aee9dda3df93254bb83db8fb08}\label{group___r_c_c___exported___macros_ga218478aee9dda3df93254bb83db8fb08}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB3\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad17ddfd08db9b3e7f85417e6b3ddd99f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((RCC-\/$>$APB3\+LPENR \& (RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN)) != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB3 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac36b126e0a4d17c7f5358d3ca4c63790}\label{group___r_c_c___exported___macros_gac36b126e0a4d17c7f5358d3ca4c63790}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB3\+LPENR \& (RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN)) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga975142c90b4e1baf21b361524518235d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN)
\begin{DoxyCompactList}\small\item\em ENABLE or disable the APB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2e165dd342f4ab6ea9b2edab08723cf8}\label{group___r_c_c___exported___macros_ga2e165dd342f4ab6ea9b2edab08723cf8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM3\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7911836a0e66ab2e4719b298f74b783b}\label{group___r_c_c___exported___macros_ga7911836a0e66ab2e4719b298f74b783b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM4\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae99e46f9e40655dc9b5c07b03fdc4a4e}\label{group___r_c_c___exported___macros_gae99e46f9e40655dc9b5c07b03fdc4a4e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM5\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga906c45719dcf2113473f2c3281926368}\label{group___r_c_c___exported___macros_ga906c45719dcf2113473f2c3281926368}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM6\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2a1c22a18251e0dac7f77ba8398af543}\label{group___r_c_c___exported___macros_ga2a1c22a18251e0dac7f77ba8398af543}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM7\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad8b3e0a9f9cb30a02d3c3e5070a9ee29}\label{group___r_c_c___exported___macros_gad8b3e0a9f9cb30a02d3c3e5070a9ee29}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM12\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae00ec905f6763aaaa93e6ed69afbd48c}\label{group___r_c_c___exported___macros_gae00ec905f6763aaaa93e6ed69afbd48c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM13\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaabdcae7edf493254fee3064775ab5023}\label{group___r_c_c___exported___macros_gaabdcae7edf493254fee3064775ab5023}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM14\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae4782a5ec14457be65b7329655014ef7}\label{group___r_c_c___exported___macros_gae4782a5ec14457be65b7329655014ef7}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+LPTIM1\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8a281ca72aff1c9fa87755c3854cc316}\label{group___r_c_c___exported___macros_ga8a281ca72aff1c9fa87755c3854cc316}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI2\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae6fb9249362d38de5191ea0bf8bb1922}\label{group___r_c_c___exported___macros_gae6fb9249362d38de5191ea0bf8bb1922}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI3\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6eaa577e71e8f881d33e2df3e3e7738e}\label{group___r_c_c___exported___macros_ga6eaa577e71e8f881d33e2df3e3e7738e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPDIFRXLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga12132da4a7f5c62f32cd9d91b1c99495}\label{group___r_c_c___exported___macros_ga12132da4a7f5c62f32cd9d91b1c99495}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART2\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2a18798b0e216c3ccc3caa76e741a689}\label{group___r_c_c___exported___macros_ga2a18798b0e216c3ccc3caa76e741a689}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART3\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac2ea0bded521d6ef463f543719ac6bc2}\label{group___r_c_c___exported___macros_gac2ea0bded521d6ef463f543719ac6bc2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART4\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga81daeac46390e57328957a5b2d020b1b}\label{group___r_c_c___exported___macros_ga81daeac46390e57328957a5b2d020b1b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART5\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga894dbeada170b01faef303d35de84917}\label{group___r_c_c___exported___macros_ga894dbeada170b01faef303d35de84917}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C1\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac0167c77fa1c00add900bb1cf788e68c}\label{group___r_c_c___exported___macros_gac0167c77fa1c00add900bb1cf788e68c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C2\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga989121c3284e586d4fb14549d15dc0db}\label{group___r_c_c___exported___macros_ga989121c3284e586d4fb14549d15dc0db}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C3\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac9504845ea6557f9b54541005e2a7e07}\label{group___r_c_c___exported___macros_gac9504845ea6557f9b54541005e2a7e07}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf79b935243146cbfeaa3c68e8083a49c}\label{group___r_c_c___exported___macros_gaf79b935243146cbfeaa3c68e8083a49c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+DAC12\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga619f901afe8c514f0782a0ab22465519}\label{group___r_c_c___exported___macros_ga619f901afe8c514f0782a0ab22465519}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART7\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga649a26c04fcad09ba3597c8829f8e9eb}\label{group___r_c_c___exported___macros_ga649a26c04fcad09ba3597c8829f8e9eb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART8\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga01c12160e77cd6927939b64a90261a4b}\label{group___r_c_c___exported___macros_ga01c12160e77cd6927939b64a90261a4b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+HLPENR) $\vert$= (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+CRSLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf03dc6334b362f8768275ee55fd9b6c3}\label{group___r_c_c___exported___macros_gaf03dc6334b362f8768275ee55fd9b6c3}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+HLPENR) $\vert$= (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+SWPMILPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa3cc4ffe474843e54c8b354b28111a37}\label{group___r_c_c___exported___macros_gaa3cc4ffe474843e54c8b354b28111a37}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+HLPENR) $\vert$= (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+OPAMPLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gade3ce45ec47456ff982ee212d0a0f2e0}\label{group___r_c_c___exported___macros_gade3ce45ec47456ff982ee212d0a0f2e0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+HLPENR) $\vert$= (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+MDIOSLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf73805f2b1d1b15745831004c975189e}\label{group___r_c_c___exported___macros_gaf73805f2b1d1b15745831004c975189e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB1\+HLPENR) $\vert$= (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+FDCANLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga65aef0935a6eb3e1ee17e9d19ec6ee8e}\label{group___r_c_c___exported___macros_ga65aef0935a6eb3e1ee17e9d19ec6ee8e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf380a14a537b7a6e1c0e20fea72d65aa}\label{group___r_c_c___exported___macros_gaf380a14a537b7a6e1c0e20fea72d65aa}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM3\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6d1fd6d4f7375b4abf93bd2ec4948d1d}\label{group___r_c_c___exported___macros_ga6d1fd6d4f7375b4abf93bd2ec4948d1d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM4\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaac91e3596950c8d33760debce6b0e416}\label{group___r_c_c___exported___macros_gaac91e3596950c8d33760debce6b0e416}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM5\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3dd5073cae99e103545801e21f6e25fb}\label{group___r_c_c___exported___macros_ga3dd5073cae99e103545801e21f6e25fb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM6\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga65016901a197f433425aca0a206b0c77}\label{group___r_c_c___exported___macros_ga65016901a197f433425aca0a206b0c77}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM7\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga505a2a0607d8b7993e365d169aa9b53a}\label{group___r_c_c___exported___macros_ga505a2a0607d8b7993e365d169aa9b53a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM12\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga329e7011f85631cd41cfaa2dc7467934}\label{group___r_c_c___exported___macros_ga329e7011f85631cd41cfaa2dc7467934}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM13\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7f7d650bc39949c0612a553fecd46fa7}\label{group___r_c_c___exported___macros_ga7f7d650bc39949c0612a553fecd46fa7}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM14\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5f05fa1cd35c33e8c10ee13eca75e304}\label{group___r_c_c___exported___macros_ga5f05fa1cd35c33e8c10ee13eca75e304}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+LPTIM1\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4fff9b3416d2940cac20962e6d5655ec}\label{group___r_c_c___exported___macros_ga4fff9b3416d2940cac20962e6d5655ec}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI2\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf53bea66d100b5039d4db0140a9948bf}\label{group___r_c_c___exported___macros_gaf53bea66d100b5039d4db0140a9948bf}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI3\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7579bcc778f7c9ef723e592ea7416d0a}\label{group___r_c_c___exported___macros_ga7579bcc778f7c9ef723e592ea7416d0a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPDIFRXLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3ad038000c76cee2e7ca00d56ba64c17}\label{group___r_c_c___exported___macros_ga3ad038000c76cee2e7ca00d56ba64c17}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART2\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa395d9d235caf02cac62e5dfb1d0c957}\label{group___r_c_c___exported___macros_gaa395d9d235caf02cac62e5dfb1d0c957}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART3\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad07183bab161bd0524036c2dcce2ab9c}\label{group___r_c_c___exported___macros_gad07183bab161bd0524036c2dcce2ab9c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART4\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6425e05b7e3d30a060b075575740a9bb}\label{group___r_c_c___exported___macros_ga6425e05b7e3d30a060b075575740a9bb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART5\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac7dc1c5239cd70bee94eefa3d91cdd7a}\label{group___r_c_c___exported___macros_gac7dc1c5239cd70bee94eefa3d91cdd7a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C1\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga46fe2d4331320cfe49b751b5488fc0cd}\label{group___r_c_c___exported___macros_ga46fe2d4331320cfe49b751b5488fc0cd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C2\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6bd3af59e8a11e3321a41bc29ba51f18}\label{group___r_c_c___exported___macros_ga6bd3af59e8a11e3321a41bc29ba51f18}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C3\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5a734374b6688f2d5e54f90d002cd634}\label{group___r_c_c___exported___macros_ga5a734374b6688f2d5e54f90d002cd634}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8fa5627785efb9a9ec810523c33b105b}\label{group___r_c_c___exported___macros_ga8fa5627785efb9a9ec810523c33b105b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+DAC12\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaee0e23b484918cc87d4f7f902b737dae}\label{group___r_c_c___exported___macros_gaee0e23b484918cc87d4f7f902b737dae}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART7\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga10a9bf8a3752536b50ebda7a812b63f6}\label{group___r_c_c___exported___macros_ga10a9bf8a3752536b50ebda7a812b63f6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+LLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART8\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga37f3316b0cfa308ebc3ef3aa84329ff0}\label{group___r_c_c___exported___macros_ga37f3316b0cfa308ebc3ef3aa84329ff0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+CRSLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga87bd77e6140cca652e154d6977ef5b17}\label{group___r_c_c___exported___macros_ga87bd77e6140cca652e154d6977ef5b17}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+SWPMILPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga23945074edb08935c4d17c3580e60f0d}\label{group___r_c_c___exported___macros_ga23945074edb08935c4d17c3580e60f0d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+OPAMPLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga62c60a404680928671a35c9063623bbe}\label{group___r_c_c___exported___macros_ga62c60a404680928671a35c9063623bbe}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+MDIOSLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad292d7990e0189bce51c404c4f98f5fa}\label{group___r_c_c___exported___macros_gad292d7990e0189bce51c404c4f98f5fa}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB1\+HLPENR) \&= $\sim$ (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+FDCANLPEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf38181befdeecf6a61c03885d3645bf1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN))    != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB1 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabe8c0a343d9bb288dae09aadbab028a6}\label{group___r_c_c___exported___macros_gabe8c0a343d9bb288dae09aadbab028a6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM3\+LPEN))    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga57a6fc55a53a8c9d8cc0303ec5d7177e}\label{group___r_c_c___exported___macros_ga57a6fc55a53a8c9d8cc0303ec5d7177e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM4\+LPEN))    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa32ba6dea54de9af4f8f9eaadbd90df8}\label{group___r_c_c___exported___macros_gaa32ba6dea54de9af4f8f9eaadbd90df8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM5\+LPEN))    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8d5d8a349946a4c0698d754ee107c3cf}\label{group___r_c_c___exported___macros_ga8d5d8a349946a4c0698d754ee107c3cf}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM6\+LPEN))    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab1c825aefb8ae4ab199150ce061e7a8e}\label{group___r_c_c___exported___macros_gab1c825aefb8ae4ab199150ce061e7a8e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM7\+LPEN))    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac4317d5e98fb245f87ecea642732c7fd}\label{group___r_c_c___exported___macros_gac4317d5e98fb245f87ecea642732c7fd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM12\+LPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga800d326a63101506b52340cc38990f8c}\label{group___r_c_c___exported___macros_ga800d326a63101506b52340cc38990f8c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM13\+LPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa280dfb85ebcc1d58d93cb9ced93a86f}\label{group___r_c_c___exported___macros_gaa280dfb85ebcc1d58d93cb9ced93a86f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM14\+LPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaffbc4ed076ab667f6d48b734a8d2220e}\label{group___r_c_c___exported___macros_gaffbc4ed076ab667f6d48b734a8d2220e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+LPTIM1\+LPEN))  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad6ee3d390b2b2748575725f5b0c42cfc}\label{group___r_c_c___exported___macros_gad6ee3d390b2b2748575725f5b0c42cfc}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI2\+LPEN))    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga817817bac995cdace960abeeea6a26b6}\label{group___r_c_c___exported___macros_ga817817bac995cdace960abeeea6a26b6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI3\+LPEN))    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac0f75445a2e4abb6179df72dbc997b53}\label{group___r_c_c___exported___macros_gac0f75445a2e4abb6179df72dbc997b53}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPDIFRXLPEN)) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga91dc6d0fdf5c1c70158336df3bf5e097}\label{group___r_c_c___exported___macros_ga91dc6d0fdf5c1c70158336df3bf5e097}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART2\+LPEN))  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga998cffc84c7d5866a7e4cfae1f764327}\label{group___r_c_c___exported___macros_ga998cffc84c7d5866a7e4cfae1f764327}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART3\+LPEN))  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5504a1aef7fbc81176238cc55e180e61}\label{group___r_c_c___exported___macros_ga5504a1aef7fbc81176238cc55e180e61}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART4\+LPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga02d346b69a45b942d0e7eeb5e31d597b}\label{group___r_c_c___exported___macros_ga02d346b69a45b942d0e7eeb5e31d597b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART5\+LPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga39a3efabea0fb3cffae7be7726dd668e}\label{group___r_c_c___exported___macros_ga39a3efabea0fb3cffae7be7726dd668e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C1\+LPEN))    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaffe9902aa539eca59920b6b165bd1c71}\label{group___r_c_c___exported___macros_gaffe9902aa539eca59920b6b165bd1c71}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C2\+LPEN))    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaae09cbe8d45bdf89178a4adfed223f4b}\label{group___r_c_c___exported___macros_gaae09cbe8d45bdf89178a4adfed223f4b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C3\+LPEN))    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga672f324f8570e73bd6b5e76f542d5654}\label{group___r_c_c___exported___macros_ga672f324f8570e73bd6b5e76f542d5654}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN))     != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaee42b788e5d19b53922f273c8bc4a835}\label{group___r_c_c___exported___macros_gaee42b788e5d19b53922f273c8bc4a835}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+DAC12\+LPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga50fe316bea792eb1ae49c13445496193}\label{group___r_c_c___exported___macros_ga50fe316bea792eb1ae49c13445496193}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART7\+LPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2ae6d306df3dcdc37c26446506f948c2}\label{group___r_c_c___exported___macros_ga2ae6d306df3dcdc37c26446506f948c2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART8\+LPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5789d67fc7f3ba6bd9dd5f3bb422f724}\label{group___r_c_c___exported___macros_ga5789d67fc7f3ba6bd9dd5f3bb422f724}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+CRSLPEN))     != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab5e167f35d61f42ae60e6cc003ee28ee}\label{group___r_c_c___exported___macros_gab5e167f35d61f42ae60e6cc003ee28ee}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+SWPMILPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaaa2baaafae70189f5ee828764fd3e0aa}\label{group___r_c_c___exported___macros_gaaa2baaafae70189f5ee828764fd3e0aa}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+OPAMPLPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga886a7a99bee302cc8025968bc1132686}\label{group___r_c_c___exported___macros_ga886a7a99bee302cc8025968bc1132686}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+MDIOSLPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga42fa6778a49adc95f45fe3a629019fad}\label{group___r_c_c___exported___macros_ga42fa6778a49adc95f45fe3a629019fad}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+FDCANLPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0a89c97a19d5057d710e475ff24b71ec}\label{group___r_c_c___exported___macros_ga0a89c97a19d5057d710e475ff24b71ec}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN))    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gade73c47dc34e5841b826a0e641220801}\label{group___r_c_c___exported___macros_gade73c47dc34e5841b826a0e641220801}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM3\+LPEN))    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa138ce5c7fcfcfd42726b03e7de02c41}\label{group___r_c_c___exported___macros_gaa138ce5c7fcfcfd42726b03e7de02c41}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM4\+LPEN))    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaae1f723dc4b64657e58112c53514e8bc}\label{group___r_c_c___exported___macros_gaae1f723dc4b64657e58112c53514e8bc}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM5\+LPEN))    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaafa07cf3cfeac5be4071e52201dfcc7d}\label{group___r_c_c___exported___macros_gaafa07cf3cfeac5be4071e52201dfcc7d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM6\+LPEN))    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga64c55482f4bb2cdb236796b18c28d786}\label{group___r_c_c___exported___macros_ga64c55482f4bb2cdb236796b18c28d786}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM7\+LPEN))    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5cc99570c53f54e236d951d4e00525ee}\label{group___r_c_c___exported___macros_ga5cc99570c53f54e236d951d4e00525ee}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM12\+LPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab81e27646b973bb95acac933c79c4522}\label{group___r_c_c___exported___macros_gab81e27646b973bb95acac933c79c4522}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM13\+LPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad93c4faee8e545c41c29bdf53aa866a6}\label{group___r_c_c___exported___macros_gad93c4faee8e545c41c29bdf53aa866a6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM14\+LPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4b5d0c823a0efc995389abaa7e8bef4a}\label{group___r_c_c___exported___macros_ga4b5d0c823a0efc995389abaa7e8bef4a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+LPTIM1\+LPEN))  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga38ba0cbb661739ca615881f2ecfcd1c4}\label{group___r_c_c___exported___macros_ga38ba0cbb661739ca615881f2ecfcd1c4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI2\+LPEN))    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1cb97681bfd048c5adda494d33b18392}\label{group___r_c_c___exported___macros_ga1cb97681bfd048c5adda494d33b18392}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPI3\+LPEN))    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9c6086aa8fadfd15c8024f9e00abe392}\label{group___r_c_c___exported___macros_ga9c6086aa8fadfd15c8024f9e00abe392}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+SPDIFRXLPEN)) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad83f4e02928278fc0d9373020a82f4e0}\label{group___r_c_c___exported___macros_gad83f4e02928278fc0d9373020a82f4e0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART2\+LPEN))  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad5c5c2cf7612ea68ae679de26f0bc26e}\label{group___r_c_c___exported___macros_gad5c5c2cf7612ea68ae679de26f0bc26e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+USART3\+LPEN))  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf8226e0579e9204a426d86d21e6c1ee0}\label{group___r_c_c___exported___macros_gaf8226e0579e9204a426d86d21e6c1ee0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART4\+LPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab5d9590d92d52ff1aaa141bc565c6f84}\label{group___r_c_c___exported___macros_gab5d9590d92d52ff1aaa141bc565c6f84}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART5\+LPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga133208873edc0be1774bf4f3c224a2ac}\label{group___r_c_c___exported___macros_ga133208873edc0be1774bf4f3c224a2ac}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C1\+LPEN))    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga901cecc03cce495d9f01a7228a3bce1c}\label{group___r_c_c___exported___macros_ga901cecc03cce495d9f01a7228a3bce1c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C2\+LPEN))    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga06401c2fc03285cb8a484569d0ec2f3a}\label{group___r_c_c___exported___macros_ga06401c2fc03285cb8a484569d0ec2f3a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+I2\+C3\+LPEN))    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga13ddac274cda1dcd7017b16cf2bad5a9}\label{group___r_c_c___exported___macros_ga13ddac274cda1dcd7017b16cf2bad5a9}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+CECLPEN))     == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5d3b944dd9166218818cd1bf16076c7f}\label{group___r_c_c___exported___macros_ga5d3b944dd9166218818cd1bf16076c7f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+DAC12\+LPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0b97aa0da40ed7519b3ddeb8267cccd8}\label{group___r_c_c___exported___macros_ga0b97aa0da40ed7519b3ddeb8267cccd8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART7\+LPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf2de27f622cf9f740a925dcf1b533bdd}\label{group___r_c_c___exported___macros_gaf2de27f622cf9f740a925dcf1b533bdd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+UART8\+LPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae42efe2b704fd28cb1111dc9661be826}\label{group___r_c_c___exported___macros_gae42efe2b704fd28cb1111dc9661be826}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+CRSLPEN))     == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7ba527b8f5c4a0cefb2aacb5a9d926f0}\label{group___r_c_c___exported___macros_ga7ba527b8f5c4a0cefb2aacb5a9d926f0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+SWPMILPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf1816902da3b642b59136e69e6e48cc4}\label{group___r_c_c___exported___macros_gaf1816902da3b642b59136e69e6e48cc4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+OPAMPLPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab435aa267105d0d86b4ea3446f1ce47f}\label{group___r_c_c___exported___macros_gab435aa267105d0d86b4ea3446f1ce47f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+MDIOSLPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4903ead1ee0b00aa284d6e8c24d3c237}\label{group___r_c_c___exported___macros_ga4903ead1ee0b00aa284d6e8c24d3c237}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB1\+HLPENR \& (RCC\+\_\+\+APB1\+HLPENR\+\_\+\+FDCANLPEN))   == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6ce02f1b2689c664010bebc2363d1db4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN)
\begin{DoxyCompactList}\small\item\em ENABLE or disable the APB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0b7b3e090b53ddcf951239d450c5d23e}\label{group___r_c_c___exported___macros_ga0b7b3e090b53ddcf951239d450c5d23e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga454514918be60a95069da332eb212712}\label{group___r_c_c___exported___macros_ga454514918be60a95069da332eb212712}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga47fc15bdbf943a0b7164d888f1811184}\label{group___r_c_c___exported___macros_ga47fc15bdbf943a0b7164d888f1811184}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga41997855b2cc7563c8ed0c9873d32daf}\label{group___r_c_c___exported___macros_ga41997855b2cc7563c8ed0c9873d32daf}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf66efe83b28ede4592f8bc8c4e10b8d3}\label{group___r_c_c___exported___macros_gaf66efe83b28ede4592f8bc8c4e10b8d3}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3f40eb9b31422b08cb8b6bc7a9274e43}\label{group___r_c_c___exported___macros_ga3f40eb9b31422b08cb8b6bc7a9274e43}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM15\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9d7cd1e7ba9c04c2a37cf547b07a27aa}\label{group___r_c_c___exported___macros_ga9d7cd1e7ba9c04c2a37cf547b07a27aa}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM16\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa4eb2686ca0bb9c4c816e7f708b03c1c}\label{group___r_c_c___exported___macros_gaa4eb2686ca0bb9c4c816e7f708b03c1c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM17\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf0183ac6107344a8dcc43e1ab795644b}\label{group___r_c_c___exported___macros_gaf0183ac6107344a8dcc43e1ab795644b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaeb86a4570fd6d66626d25d45b7e9d86e}\label{group___r_c_c___exported___macros_gaeb86a4570fd6d66626d25d45b7e9d86e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7aedb3c7d37dfaf81cd3444982990e92}\label{group___r_c_c___exported___macros_ga7aedb3c7d37dfaf81cd3444982990e92}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+DFSDM1\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga990bf7664ac6c430c239eab292ec7ed5}\label{group___r_c_c___exported___macros_ga990bf7664ac6c430c239eab292ec7ed5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga95ea11d39c41c23f619668ce078d4d8d}\label{group___r_c_c___exported___macros_ga95ea11d39c41c23f619668ce078d4d8d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga75ec6abe2e15eaa24893a8cc83f4cb50}\label{group___r_c_c___exported___macros_ga75ec6abe2e15eaa24893a8cc83f4cb50}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7df7a1b0a2e5d8b9318cf68de7665b3b}\label{group___r_c_c___exported___macros_ga7df7a1b0a2e5d8b9318cf68de7665b3b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2abe90eeb15890f45e28e8926bf70838}\label{group___r_c_c___exported___macros_ga2abe90eeb15890f45e28e8926bf70838}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6953cffe3f6f2c92414df6c3ff07bb95}\label{group___r_c_c___exported___macros_ga6953cffe3f6f2c92414df6c3ff07bb95}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4e21e14c5cf621bcfc7d7cb248f5e11a}\label{group___r_c_c___exported___macros_ga4e21e14c5cf621bcfc7d7cb248f5e11a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM15\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa98366992888d759ed4cd6734fd1e706}\label{group___r_c_c___exported___macros_gaa98366992888d759ed4cd6734fd1e706}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM16\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9fd10178bcccbf50e734d39da1340cdf}\label{group___r_c_c___exported___macros_ga9fd10178bcccbf50e734d39da1340cdf}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM17\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga282b97b01275b2926059e1a9469c3aef}\label{group___r_c_c___exported___macros_ga282b97b01275b2926059e1a9469c3aef}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga443ab84b0451a65d63416c0b8750a238}\label{group___r_c_c___exported___macros_ga443ab84b0451a65d63416c0b8750a238}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9065870baf7d1bcdaf8e3789d2a21d0e}\label{group___r_c_c___exported___macros_ga9065870baf7d1bcdaf8e3789d2a21d0e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB2\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB2\+LPENR\+\_\+\+DFSDM1\+LPEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0b265851c7557da6b372ff462819caa9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN))   != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB2 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9a9f2ce9884285efd81f5fa66242cc9f}\label{group___r_c_c___exported___macros_ga9a9f2ce9884285efd81f5fa66242cc9f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1059a391a514543547809a524b4cdf0d}\label{group___r_c_c___exported___macros_ga1059a391a514543547809a524b4cdf0d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN)) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7699273dbae6749ce8debf9971c72ffc}\label{group___r_c_c___exported___macros_ga7699273dbae6749ce8debf9971c72ffc}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN)) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2db4e1edb831584a39e791c16edfea28}\label{group___r_c_c___exported___macros_ga2db4e1edb831584a39e791c16edfea28}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga56ffeb3ac3595705bd1e8be895242943}\label{group___r_c_c___exported___macros_ga56ffeb3ac3595705bd1e8be895242943}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga44817c5edd50805a6a4a101c463e2578}\label{group___r_c_c___exported___macros_ga44817c5edd50805a6a4a101c463e2578}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM15\+LPEN))  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gacb9f81eb8d1fe44a89ac57c1fc3a5b2f}\label{group___r_c_c___exported___macros_gacb9f81eb8d1fe44a89ac57c1fc3a5b2f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM16\+LPEN))  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga29de4124122709afb5d1497b9de3926b}\label{group___r_c_c___exported___macros_ga29de4124122709afb5d1497b9de3926b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM17\+LPEN))  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga25d02f053a40bef81c45562486cbaf8d}\label{group___r_c_c___exported___macros_ga25d02f053a40bef81c45562486cbaf8d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9104ce5c4edc990dbea591e10e221d76}\label{group___r_c_c___exported___macros_ga9104ce5c4edc990dbea591e10e221d76}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN))   != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaeb7cfaffc1d33f868990e53399c38466}\label{group___r_c_c___exported___macros_gaeb7cfaffc1d33f868990e53399c38466}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+DFSDM1\+LPEN)) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga78a957797ebffd3e539bb4c833c29a3d}\label{group___r_c_c___exported___macros_ga78a957797ebffd3e539bb4c833c29a3d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga605970ce7bf7802eba14e5edf27973f6}\label{group___r_c_c___exported___macros_ga605970ce7bf7802eba14e5edf27973f6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2123ed8a27c8cf060899c1e7a923b8c8}\label{group___r_c_c___exported___macros_ga2123ed8a27c8cf060899c1e7a923b8c8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN)) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3fe070ff84207cc0827889954947815d}\label{group___r_c_c___exported___macros_ga3fe070ff84207cc0827889954947815d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN)) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab9a82b96c7950398956ee6f58c3d5dda}\label{group___r_c_c___exported___macros_gab9a82b96c7950398956ee6f58c3d5dda}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gafaac663897775c9d6c6ed2f8dadafcf8}\label{group___r_c_c___exported___macros_gafaac663897775c9d6c6ed2f8dadafcf8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI4\+LPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0dd995c3eeef42487d978242fcc9327b}\label{group___r_c_c___exported___macros_ga0dd995c3eeef42487d978242fcc9327b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM15\+LPEN))  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9b203fb1b015bc48bd3a707654d501ba}\label{group___r_c_c___exported___macros_ga9b203fb1b015bc48bd3a707654d501ba}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM16\+LPEN))  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6907183c65e23c16e829a0a9cbeda1fb}\label{group___r_c_c___exported___macros_ga6907183c65e23c16e829a0a9cbeda1fb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM17\+LPEN))  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga87122c894f691156d000537b3e963e5d}\label{group___r_c_c___exported___macros_ga87122c894f691156d000537b3e963e5d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI5\+LPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga260939535e89c796b23f9c79a23967e6}\label{group___r_c_c___exported___macros_ga260939535e89c796b23f9c79a23967e6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+SAI1\+LPEN))   == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga70452f78490e8ec79583a7f20a72a300}\label{group___r_c_c___exported___macros_ga70452f78490e8ec79583a7f20a72a300}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+DFSDM1\+LPEN)) == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga6e3a8ca9e554e3aa7aba57d034725655}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN)
\begin{DoxyCompactList}\small\item\em ENABLE or disable the APB4 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab94c265a4ca002e409bec72c7554cefb}\label{group___r_c_c___exported___macros_gab94c265a4ca002e409bec72c7554cefb}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPUART1\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga01dbcba6b868c630282dd1d257f25311}\label{group___r_c_c___exported___macros_ga01dbcba6b868c630282dd1d257f25311}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SPI6\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac4953c32722168b9a7b9374a33ce322d}\label{group___r_c_c___exported___macros_gac4953c32722168b9a7b9374a33ce322d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+I2\+C4\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga458e8b510bea25ae7b8ac85227583295}\label{group___r_c_c___exported___macros_ga458e8b510bea25ae7b8ac85227583295}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM2\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad8ed5eb87e476b99c98c7918c34b7c1d}\label{group___r_c_c___exported___macros_gad8ed5eb87e476b99c98c7918c34b7c1d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM3\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga392c4fe607eae3a45ebd35146858669c}\label{group___r_c_c___exported___macros_ga392c4fe607eae3a45ebd35146858669c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+COMP12\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga45e9f2c9470e641323883e853e9105d6}\label{group___r_c_c___exported___macros_ga45e9f2c9470e641323883e853e9105d6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+VREFLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga88df2fc3db08b8e36f044f9a477fc176}\label{group___r_c_c___exported___macros_ga88df2fc3db08b8e36f044f9a477fc176}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}()~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+RTCAPBLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga04863ff5c2174552387c549f0410df43}\label{group___r_c_c___exported___macros_ga04863ff5c2174552387c549f0410df43}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaea69ea8dcb91d9778c2d917ed1f4cf47}\label{group___r_c_c___exported___macros_gaea69ea8dcb91d9778c2d917ed1f4cf47}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPUART1\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga11068bf054b592ea8e5b119ab0befe00}\label{group___r_c_c___exported___macros_ga11068bf054b592ea8e5b119ab0befe00}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SPI6\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6f6259ffb1496dc1499503f8fb07e97c}\label{group___r_c_c___exported___macros_ga6f6259ffb1496dc1499503f8fb07e97c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+I2\+C4\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3a0712524061bcf92235794d83a84f9c}\label{group___r_c_c___exported___macros_ga3a0712524061bcf92235794d83a84f9c}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM2\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9b663d4793c921b3d1ffce0daf3bab05}\label{group___r_c_c___exported___macros_ga9b663d4793c921b3d1ffce0daf3bab05}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM3\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa1a947e4280fa738b1fe5d7fd7f3a8a8}\label{group___r_c_c___exported___macros_gaa1a947e4280fa738b1fe5d7fd7f3a8a8}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+COMP12\+LPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8dd40df7093d14722124999c9d163e50}\label{group___r_c_c___exported___macros_ga8dd40df7093d14722124999c9d163e50}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+VREFLPEN)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4ab0cf422d99e8e9558387a53c4f0faa}\label{group___r_c_c___exported___macros_ga4ab0cf422d99e8e9558387a53c4f0faa}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}()~(RCC-\/$>$APB4\+LPENR) \&= $\sim$ (RCC\+\_\+\+APB4\+LPENR\+\_\+\+RTCAPBLPEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0e518b9a088d789d700d121db458403a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN))  != 0U)
\begin{DoxyCompactList}\small\item\em Get the enable or disable status of the APB4 peripheral clock during Low Poser (Sleep) mode. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabfabd5ae7c0d36c5971387ed58059f67}\label{group___r_c_c___exported___macros_gabfabd5ae7c0d36c5971387ed58059f67}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPUART1\+LPEN)) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa94ae1e15ebd96821bed1f8d516872f7}\label{group___r_c_c___exported___macros_gaa94ae1e15ebd96821bed1f8d516872f7}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SPI6\+LPEN))    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga06b54222bdf37fafcfa3eaf1df9c9f86}\label{group___r_c_c___exported___macros_ga06b54222bdf37fafcfa3eaf1df9c9f86}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+I2\+C4\+LPEN))    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga448c06537741a356609e5f9dfa27509e}\label{group___r_c_c___exported___macros_ga448c06537741a356609e5f9dfa27509e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM2\+LPEN))  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf946200af5edff168dc7be8ea0e03b15}\label{group___r_c_c___exported___macros_gaf946200af5edff168dc7be8ea0e03b15}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM3\+LPEN))  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga41eac71f0342b8a8c7eb590fec286e9f}\label{group___r_c_c___exported___macros_ga41eac71f0342b8a8c7eb590fec286e9f}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+COMP12\+LPEN))  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab66a966201197e0ea49eb02773a30a25}\label{group___r_c_c___exported___macros_gab66a966201197e0ea49eb02773a30a25}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+VREFLPEN))    != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9bfdf9d711e4cbf9f9027ddac1dbe4b4}\label{group___r_c_c___exported___macros_ga9bfdf9d711e4cbf9f9027ddac1dbe4b4}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+RTCAPBLPEN))  != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga564fe78887dba5a7da7da1b9f2ffb372}\label{group___r_c_c___exported___macros_ga564fe78887dba5a7da7da1b9f2ffb372}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN))  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7710f33531a498c0def848039e06827a}\label{group___r_c_c___exported___macros_ga7710f33531a498c0def848039e06827a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPUART1\+LPEN)) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga260929e1f658f1f9f7589abf0a54a903}\label{group___r_c_c___exported___macros_ga260929e1f658f1f9f7589abf0a54a903}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SPI6\+LPEN))    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga73a6c540dbeb7699b176f0a86f5bce2e}\label{group___r_c_c___exported___macros_ga73a6c540dbeb7699b176f0a86f5bce2e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+I2\+C4\+LPEN))    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga65f3f62a0fb9aa17dd0ff5e4effa5844}\label{group___r_c_c___exported___macros_ga65f3f62a0fb9aa17dd0ff5e4effa5844}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM2\+LPEN))  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabdf84d1ac3080ff253b46394c27a0a90}\label{group___r_c_c___exported___macros_gabdf84d1ac3080ff253b46394c27a0a90}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+LPTIM3\+LPEN))  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2077836bb17a4f47f3d0cd43612af4a0}\label{group___r_c_c___exported___macros_ga2077836bb17a4f47f3d0cd43612af4a0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+COMP12\+LPEN))  == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab1dba9ff04cc491a3d4c7730e45aa288}\label{group___r_c_c___exported___macros_gab1dba9ff04cc491a3d4c7730e45aa288}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+VREFLPEN))    == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga930107f543859fab6fb3fdf3634321f6}\label{group___r_c_c___exported___macros_ga930107f543859fab6fb3fdf3634321f6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}()~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+RTCAPBLPEN))  == 0U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga0b407a9e7c3eda603326c29e57d065e4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\+\_\+\+CR\+\_\+\+HSIDIV}} , (uint32\+\_\+t)(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable or disable peripheral bus clock when D3 domain is in DRUN. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+HSI\+\_\+\+DIVIDER}}()~((uint32\+\_\+t)(READ\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\+\_\+\+CR\+\_\+\+HSIDIV}})))
\begin{DoxyCompactList}\small\item\em Macro to get the HSI divider. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaab944f562b53fc74bcc0e4958388fd42}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal High Speed oscillator (HSI). \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0c0dc8bc0ef58703782f45b4e487c031}\label{group___r_c_c___exported___macros_ga0c0dc8bc0ef58703782f45b4e487c031}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7bccced288554b8598110b465701fad0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST}}(\+\_\+\+\_\+\+HSICalibration\+Value\+\_\+\+\_\+)~               MODIFY\+\_\+\+REG(RCC-\/$>$HSICFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4142773cbc937f72e59f77ea1b8128c2}{RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+HSICalibration\+Value\+\_\+\+\_\+) $<$$<$ RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+\+Pos);
\begin{DoxyCompactList}\small\item\em Macro to adjust the Internal High Speed oscillator (HSI) calibration value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae069a430441e0547d753a7b47feaebd1}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSISTOP\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\+\_\+\+CR\+\_\+\+HSIKERON}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the force of the Internal High Speed oscillator (HSI) in STOP mode to be quickly available as kernel clock for some peripherals. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaca5ca4b6c2cbd0e638b4c3b8b71cbc61}\label{group___r_c_c___exported___macros_gaca5ca4b6c2cbd0e638b4c3b8b71cbc61}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSISTOP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\+\_\+\+CR\+\_\+\+HSIKERON}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga93d851ecdcd6c910044b0533261945f3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI48\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca95d519a1d398b417e5ce4b3fd14c51}{RCC\+\_\+\+CR\+\_\+\+HSI48\+ON}});
\begin{DoxyCompactList}\small\item\em Macro to enable or disable the Internal High Speed oscillator for USB (HSI48). \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga963c000b8bce770c16acb68476919120}\label{group___r_c_c___exported___macros_ga963c000b8bce770c16acb68476919120}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI48\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca95d519a1d398b417e5ce4b3fd14c51}{RCC\+\_\+\+CR\+\_\+\+HSI48\+ON}});
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa84c473d288b2cd3f4e651ffedb24bf2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSI\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b501eadb2c4fd9aa2a9c32502e5653}{RCC\+\_\+\+CR\+\_\+\+CSION}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal oscillator (CSI). \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga38ba86c735ee6c2c84eb4a3db654dd91}\label{group___r_c_c___exported___macros_ga38ba86c735ee6c2c84eb4a3db654dd91}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSI\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b501eadb2c4fd9aa2a9c32502e5653}{RCC\+\_\+\+CR\+\_\+\+CSION}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga54e1aa79a9bcfa75e52f2125d45ebb45}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST}}(\+\_\+\+\_\+\+CSICalibration\+Value\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro Adjusts the Internal oscillator (CSI) calibration value. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gabd28d1ef7255a06b8a2aa9d478a175df}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSISTOP\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ce8304061c77e829afaa5f2abc4711}{RCC\+\_\+\+CR\+\_\+\+CSIKERON}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the force of the Low-\/power Internal oscillator (CSI) in STOP mode to be quickly available as kernel clock for USARTs and I2\+Cs. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf2e8867dca9dc1487419487025317839}\label{group___r_c_c___exported___macros_gaf2e8867dca9dc1487419487025317839}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSISTOP\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ce8304061c77e829afaa5f2abc4711}{RCC\+\_\+\+CR\+\_\+\+CSIKERON}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga560de8b8991db4a296de878a7a8aa58b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CSR, RCC\+\_\+\+CSR\+\_\+\+LSION)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4f96095bb4acda60b7f66d5d927da181}\label{group___r_c_c___exported___macros_ga4f96095bb4acda60b7f66d5d927da181}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CSR, RCC\+\_\+\+CSR\+\_\+\+LSION)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa3d98648399f15d02645ef84f6ca8e4b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configure the External High Speed oscillator ({\bfseries{HSE}}). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gab7cc36427c31da645a0e38e181f8ce0f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+RTCEN)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the the RTC clock. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaab5eeb81fc9f0c8d4450069f7a751855}\label{group___r_c_c___exported___macros_gaab5eeb81fc9f0c8d4450069f7a751855}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+RTCEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKPRESCALER}}(\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macros to configure the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga2b1e5349631886f29040d7a31c002718}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+)
\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad40d00ff1c984ebd011ea9f6e7f93c44}\label{group___r_c_c___exported___macros_gad40d00ff1c984ebd011ea9f6e7f93c44}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+RTC\+\_\+\+SOURCE}()~((uint32\+\_\+t)(READ\+\_\+\+BIT(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+RTCSEL)))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3bf7da608ff985873ca8e248fb1dc4f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE}}()~SET\+\_\+\+BIT(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+BDRST)
\begin{DoxyCompactList}\small\item\em Macros to force or release the Backup domain reset. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga14f32622c65f4ae239ba8cb00d510321}\label{group___r_c_c___exported___macros_ga14f32622c65f4ae239ba8cb00d510321}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+RELEASE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+BDRST)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaaf196a2df41b0bcbc32745c2b218e696}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cad9a81f5c5544f46c742ae1aa64ae2}{RCC\+\_\+\+CR\+\_\+\+PLL1\+ON}})
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the main PLL. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga718a6afcb1492cc2796be78445a7d5ab}\label{group___r_c_c___exported___macros_ga718a6afcb1492cc2796be78445a7d5ab}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cad9a81f5c5544f46c742ae1aa64ae2}{RCC\+\_\+\+CR\+\_\+\+PLL1\+ON}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLCLKOUT\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+Clock\+Out\+\_\+\+\_\+)~SET\+\_\+\+BIT(RCC-\/$>$PLLCFGR, (\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+Clock\+Out\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enables or disables each clock output (PLL\+\_\+\+P\+\_\+\+CLK, PLL\+\_\+\+Q\+\_\+\+CLK, PLL\+\_\+\+R\+\_\+\+CLK) \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad5e1cc5aa5e64ef76506478bf3f23e1d}\label{group___r_c_c___exported___macros_gad5e1cc5aa5e64ef76506478bf3f23e1d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLCLKOUT\+\_\+\+DISABLE}(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+Clock\+Out\+\_\+\+\_\+)~CLEAR\+\_\+\+BIT(RCC-\/$>$PLLCFGR, (\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+Clock\+Out\+\_\+\+\_\+))
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga55ff917129b4eafb127d90ba35a0ce0e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLFRACN\+\_\+\+ENABLE}}()~SET\+\_\+\+BIT(RCC-\/$>$PLLCFGR, RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+FRACEN)
\begin{DoxyCompactList}\small\item\em Enables or disables Fractional Part Of The Multiplication Factor of PLL1 VCO. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad7afed1d1075825e286f7880b8f72dd1}\label{group___r_c_c___exported___macros_gad7afed1d1075825e286f7880b8f72dd1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLFRACN\+\_\+\+DISABLE}()~CLEAR\+\_\+\+BIT(RCC-\/$>$PLLCFGR, RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+FRACEN)
\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga69b310a74311ec6719ab9463ecaebcb9}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLM1\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLN1\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLP1\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLQ1\+\_\+\+\_\+,  \+\_\+\+\_\+\+PLLR1\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macro to configures the main PLL clock source, multiplication and division factors. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaf9a8466f991888332ec978dc92c62d7d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+PLLSOURCE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+)~MODIFY\+\_\+\+REG(RCC-\/$>$PLLCKSELR, RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC, (\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the PLLs clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gaa7662098d7459db3e7888ed8e60c88c6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLFRACN\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+FRACN\+\_\+\+\_\+)~MODIFY\+\_\+\+REG(RCC-\/$>$PLL1\+FRACR, RCC\+\_\+\+PLL1\+FRACR\+\_\+\+FRACN1, (uint32\+\_\+t)(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+FRACN\+\_\+\+\_\+) $<$$<$ RCC\+\_\+\+PLL1\+FRACR\+\_\+\+FRACN1\+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Macro to configures the main PLL clock Fractional Part Of The Multiplication Factor. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3c75fa8ed4bf3c61dd2ac24b41da6f6d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+VCIRANGE}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCIRange\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$PLLCFGR, RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE, (\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCIRange\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to select the PLL1 reference frequency range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga1cfc604e0630d8556dd383cf3d50b9e8}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+VCORANGE}}(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCORange\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$PLLCFGR, RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+VCOSEL, (\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCORange\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to select the PLL1 reference frequency range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gac99c2453d9e77c8b457acc0210e754c2}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SYSCLK\+\_\+\+SOURCE}}()~((uint32\+\_\+t)(RCC-\/$>$CFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}))
\begin{DoxyCompactList}\small\item\em Macro to get the clock source used as system clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga32f72b8c5b7e97b415867c57f9fafed6}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+)~MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}, (\+\_\+\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the system clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_ga3ea1390f8124e2b3b8d53e95541d6e53}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE}}()~((uint32\+\_\+t)(RCC-\/$>$PLLCKSELR \& RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC))
\begin{DoxyCompactList}\small\item\em Macro to get the oscillator used as PLL clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gad6731530ebbbcc0696e9bd94eb0d2724}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+LSEDRIVE\+\_\+\+\_\+)~               MODIFY\+\_\+\+REG(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+LSEDRV, (uint32\+\_\+t)(\+\_\+\+\_\+\+LSEDRIVE\+\_\+\+\_\+));
\begin{DoxyCompactList}\small\item\em Macro to configure the External Low Speed oscillator (LSE) drive capability. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gada37410b216acbb9cd062f17c585517b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WAKEUPSTOP\+\_\+\+CLK\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+STOPWUCLK\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623e4f1eb613f4793d3d500c1cfd746a}{RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK}}, (\+\_\+\+\_\+\+RCC\+\_\+\+STOPWUCLK\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the wake up from stop clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___exported___macros_gae392379f2184e3e299cfe4f31d603ca3}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+KERWAKEUPSTOP\+\_\+\+CLK\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+RCC\+\_\+\+STOPKERWUCLK\+\_\+\+\_\+)~                  MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc89cbee6dc0e89e1c453fbfea80bd2}{RCC\+\_\+\+CFGR\+\_\+\+STOPKERWUCK}}, (\+\_\+\+\_\+\+RCC\+\_\+\+STOPKERWUCLK\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the Kernel wake up from stop clock. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4249cf06f1a18ad29e2e6773fc621cc5}\label{group___r_c_c___exported___macros_ga4249cf06f1a18ad29e2e6773fc621cc5}} 
\#define {\bfseries RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE}()~((RCC-\/$>$PLLCKSELR \& RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC) $>$$>$ RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC\+\_\+\+Pos)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab9359545aecbdd372d75527e563004ad}\label{group___r_c_c___exported___macros_gab9359545aecbdd372d75527e563004ad}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_ADC12\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC12\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_ADC12\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC12\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC12\_CLK\_ENABLE}{\_\_HAL\_RCC\_ADC12\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ADC12EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_ADC12EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5d1408c8cb75e7e9c323312789c20c36}\label{group___r_c_c___exported___macros_ga5d1408c8cb75e7e9c323312789c20c36}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_AHBSRAM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_AHBSRAM1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_AHBSRAM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_AHBSRAM1\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_AHBSRAM1\_CLK\_ENABLE}{\_\_HAL\_RCC\_AHBSRAM1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AHBSRAM1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AHBSRAM1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gafadfbac9c200b0ebd5f13284a9ec977d}\label{group___r_c_c___exported___macros_gafadfbac9c200b0ebd5f13284a9ec977d}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_AHBSRAM2\_CLK\_ENABLE@{\_\_HAL\_RCC\_AHBSRAM2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_AHBSRAM2\_CLK\_ENABLE@{\_\_HAL\_RCC\_AHBSRAM2\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_AHBSRAM2\_CLK\_ENABLE}{\_\_HAL\_RCC\_AHBSRAM2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHBSRAM2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AHBSRAM2EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_AHBSRAM2EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3bf7da608ff985873ca8e248fb1dc4f0}\label{group___r_c_c___exported___macros_ga3bf7da608ff985873ca8e248fb1dc4f0}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_BACKUPRESET\_FORCE@{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}
\index{\_\_HAL\_RCC\_BACKUPRESET\_FORCE@{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~SET\+\_\+\+BIT(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+BDRST)}



Macros to force or release the Backup domain reset. 

\begin{DoxyNote}{Note}
This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC\+\_\+\+BDCR register. 

The BKPSRAM is not affected by this reset. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae8e5f06bff47402b632f4f76a9113791}\label{group___r_c_c___exported___macros_gae8e5f06bff47402b632f4f76a9113791}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_BDMA\_CLK\_ENABLE@{\_\_HAL\_RCC\_BDMA\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_BDMA\_CLK\_ENABLE@{\_\_HAL\_RCC\_BDMA\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_BDMA\_CLK\_ENABLE}{\_\_HAL\_RCC\_BDMA\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BDMA\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_BDMAEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_BDMAEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab3971cefc9881ed9e08a8a856712b19a}\label{group___r_c_c___exported___macros_gab3971cefc9881ed9e08a8a856712b19a}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_BKPRAM\_CLK\_ENABLE@{\_\_HAL\_RCC\_BKPRAM\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_BKPRAM\_CLK\_ENABLE@{\_\_HAL\_RCC\_BKPRAM\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_BKPRAM\_CLK\_ENABLE}{\_\_HAL\_RCC\_BKPRAM\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPRAM\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_BKPRAMEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_BKPRAMEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf9c86fbf588ae5fecb93cc2228dd2e73}\label{group___r_c_c___exported___macros_gaf9c86fbf588ae5fecb93cc2228dd2e73}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_CEC\_CLK\_ENABLE@{\_\_HAL\_RCC\_CEC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_CEC\_CLK\_ENABLE@{\_\_HAL\_RCC\_CEC\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CEC\_CLK\_ENABLE}{\_\_HAL\_RCC\_CEC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_CECEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_CECEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad6f0669bdae3809539ea44671e973c5f}\label{group___r_c_c___exported___macros_gad6f0669bdae3809539ea44671e973c5f}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_COMP12\_CLK\_ENABLE@{\_\_HAL\_RCC\_COMP12\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_COMP12\_CLK\_ENABLE@{\_\_HAL\_RCC\_COMP12\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_COMP12\_CLK\_ENABLE}{\_\_HAL\_RCC\_COMP12\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP12\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_COMP12EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_COMP12EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaacbeee793dfe93384ba7526eb243f6cc}\label{group___r_c_c___exported___macros_gaacbeee793dfe93384ba7526eb243f6cc}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_CRS\_CLK\_ENABLE@{\_\_HAL\_RCC\_CRS\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_CRS\_CLK\_ENABLE@{\_\_HAL\_RCC\_CRS\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CRS\_CLK\_ENABLE}{\_\_HAL\_RCC\_CRS\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_CRSEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_CRSEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga54e1aa79a9bcfa75e52f2125d45ebb45}\label{group___r_c_c___exported___macros_ga54e1aa79a9bcfa75e52f2125d45ebb45}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_CSI\_CALIBRATIONVALUE\_ADJUST@{\_\_HAL\_RCC\_CSI\_CALIBRATIONVALUE\_ADJUST}}
\index{\_\_HAL\_RCC\_CSI\_CALIBRATIONVALUE\_ADJUST@{\_\_HAL\_RCC\_CSI\_CALIBRATIONVALUE\_ADJUST}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CSI\_CALIBRATIONVALUE\_ADJUST}{\_\_HAL\_RCC\_CSI\_CALIBRATIONVALUE\_ADJUST}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+CSICalibration\+Value\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{           \textcolor{keywordflow}{do} \{                                                                                                                          \(\backslash\)}
\DoxyCodeLine{               MODIFY\_REG(RCC-\/>CSICFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841b37f161d57def8ced6cd757ab0461}{RCC\_CSICFGR\_CSITRIM}}, (uint32\_t)(\_\_CSICalibrationValue\_\_) << RCC\_CSICFGR\_CSITRIM\_Pos);            \(\backslash\)}
\DoxyCodeLine{               \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Macro Adjusts the Internal oscillator (CSI) calibration value. 

\begin{DoxyNote}{Note}
The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal CSI RC. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+CSICalibration\+Value\+\_\+\+\_\+} & specifies the calibration trimming value. This parameter must be a number between 0 and 0x1F. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa84c473d288b2cd3f4e651ffedb24bf2}\label{group___r_c_c___exported___macros_gaa84c473d288b2cd3f4e651ffedb24bf2}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_CSI\_ENABLE@{\_\_HAL\_RCC\_CSI\_ENABLE}}
\index{\_\_HAL\_RCC\_CSI\_ENABLE@{\_\_HAL\_RCC\_CSI\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CSI\_ENABLE}{\_\_HAL\_RCC\_CSI\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSI\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b501eadb2c4fd9aa2a9c32502e5653}{RCC\+\_\+\+CR\+\_\+\+CSION}})}



Macros to enable or disable the Internal oscillator (CSI). 

\begin{DoxyNote}{Note}
The CSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after start-\/up from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). 

CSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the CSI. 

After enabling the CSI, the application software should wait on CSIRDY flag to be set indicating that CSI clock is stable and can be used as system clock source. 

When the CSI is stopped, CSIRDY flag goes low after 6 CSI oscillator clock cycles. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabd28d1ef7255a06b8a2aa9d478a175df}\label{group___r_c_c___exported___macros_gabd28d1ef7255a06b8a2aa9d478a175df}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_CSISTOP\_ENABLE@{\_\_HAL\_RCC\_CSISTOP\_ENABLE}}
\index{\_\_HAL\_RCC\_CSISTOP\_ENABLE@{\_\_HAL\_RCC\_CSISTOP\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CSISTOP\_ENABLE}{\_\_HAL\_RCC\_CSISTOP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CSISTOP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ce8304061c77e829afaa5f2abc4711}{RCC\+\_\+\+CR\+\_\+\+CSIKERON}})}



Macros to enable or disable the force of the Low-\/power Internal oscillator (CSI) in STOP mode to be quickly available as kernel clock for USARTs and I2\+Cs. 

\begin{DoxyNote}{Note}
Keeping the CSI ON in STOP mode allows to avoid slowing down the communication speed because of the CSI start-\/up time. 

The enable of this function has not effect on the CSION bit. This parameter can be\+: ENABLE or DISABLE. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7b3fd516eb04132930f2ac69b80eef6c}\label{group___r_c_c___exported___macros_ga7b3fd516eb04132930f2ac69b80eef6c}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_DAC12\_CLK\_ENABLE@{\_\_HAL\_RCC\_DAC12\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DAC12\_CLK\_ENABLE@{\_\_HAL\_RCC\_DAC12\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DAC12\_CLK\_ENABLE}{\_\_HAL\_RCC\_DAC12\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC12\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_DAC12EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_DAC12EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga16fbc8a6891716f91d96e23fd17c01e2}\label{group___r_c_c___exported___macros_ga16fbc8a6891716f91d96e23fd17c01e2}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_DCMI\_CLK\_ENABLE@{\_\_HAL\_RCC\_DCMI\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DCMI\_CLK\_ENABLE@{\_\_HAL\_RCC\_DCMI\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DCMI\_CLK\_ENABLE}{\_\_HAL\_RCC\_DCMI\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_DCMIEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enable or disable the AHB2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf6fa397bcd717325032e3425fd424988}\label{group___r_c_c___exported___macros_gaf6fa397bcd717325032e3425fd424988}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_DCMI\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(RCC-\/$>$AHB2\+LPENR $\vert$= (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN))}



ENABLE or disable the AHB2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. 

By default, all peripheral clocks are ENABLEd during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4db4d98f8081cf6642175d0527453331}\label{group___r_c_c___exported___macros_ga4db4d98f8081cf6642175d0527453331}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_DCMI\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((RCC-\/$>$AHB2\+ENR \& RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN)    != 0U)}



Get the enable or disable status of the AHB2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7ddec13decdd551aa0a332fb7ca606dc}\label{group___r_c_c___exported___macros_ga7ddec13decdd551aa0a332fb7ca606dc}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_ENABLED}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_DCMI\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((RCC-\/$>$AHB2\+LPENR \& (RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN))    != 0U)}



Get the enable or disable status of the AHB2 peripheral clock during Low Poser (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5f260959a6bfdd82918320b1b106aab2}\label{group___r_c_c___exported___macros_ga5f260959a6bfdd82918320b1b106aab2}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_DFSDM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DFSDM1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DFSDM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DFSDM1\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DFSDM1\_CLK\_ENABLE}{\_\_HAL\_RCC\_DFSDM1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_DFSDM1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga49fc2c82ba0753e462ea8eb91c634a98}\label{group___r_c_c___exported___macros_ga49fc2c82ba0753e462ea8eb91c634a98}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enable or disable the AHB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga568e4d004285fe009bc4e5d33e13af61}\label{group___r_c_c___exported___macros_ga568e4d004285fe009bc4e5d33e13af61}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(RCC-\/$>$AHB1\+LPENR $\vert$= (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN))}



ENABLE or disable the AHB1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. 

By default, all peripheral clocks are ENABLEd during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaab05e603c9cadd72e4b6397837b46cef}\label{group___r_c_c___exported___macros_gaab05e603c9cadd72e4b6397837b46cef}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((RCC-\/$>$AHB1\+ENR \& RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN)          != 0U)}



Get the enable or disable status of the AHB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2840d82c5565e7690a69a6848fa50fea}\label{group___r_c_c___exported___macros_ga2840d82c5565e7690a69a6848fa50fea}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_ENABLED}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((RCC-\/$>$AHB1\+LPENR \& (RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN))          != 0U)}



Get the enable or disable status of the AHB1 peripheral clock during Low Poser (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1b5c4bd52d8e7c70e105dd415a191afd}\label{group___r_c_c___exported___macros_ga1b5c4bd52d8e7c70e105dd415a191afd}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}{\_\_HAL\_RCC\_DMA2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_DMA2EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga91061f59b5314335cc2ec6f5e0f1ffcb}\label{group___r_c_c___exported___macros_ga91061f59b5314335cc2ec6f5e0f1ffcb}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_DMA2D\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA2D\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA2D\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA2D\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA2D\_CLK\_ENABLE}{\_\_HAL\_RCC\_DMA2D\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_DMA2DEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_DMA2DEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga214e3b2bdfcfde732b66cee97b45ae7c}\label{group___r_c_c___exported___macros_ga214e3b2bdfcfde732b66cee97b45ae7c}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_FDCAN\_CLK\_ENABLE@{\_\_HAL\_RCC\_FDCAN\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_FDCAN\_CLK\_ENABLE@{\_\_HAL\_RCC\_FDCAN\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FDCAN\_CLK\_ENABLE}{\_\_HAL\_RCC\_FDCAN\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FDCAN\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_FDCANEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_FDCANEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4f95da0bcb204e40ca556b27290a7541}\label{group___r_c_c___exported___macros_ga4f95da0bcb204e40ca556b27290a7541}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_FMC\_CLK\_ENABLE@{\_\_HAL\_RCC\_FMC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_FMC\_CLK\_ENABLE@{\_\_HAL\_RCC\_FMC\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FMC\_CLK\_ENABLE}{\_\_HAL\_RCC\_FMC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_FMCEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}\label{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GET\_HSI\_DIVIDER@{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}}
\index{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER@{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+HSI\+\_\+\+DIVIDER(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(READ\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\+\_\+\+CR\+\_\+\+HSIDIV}})))}



Macro to get the HSI divider. 


\begin{DoxyRetVals}{Return values}
{\em The} & HSI divider. The returned value can be one of the following\+:
\begin{DoxyItemize}
\item RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+1 HSI oscillator divided by 1 (default after reset)
\item RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+2 HSI oscillator divided by 2
\item RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+4 HSI oscillator divided by 4
\item RCC\+\_\+\+CR\+\_\+\+HSIDIV\+\_\+8 HSI oscillator divided by 8 
\end{DoxyItemize}\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3ea1390f8124e2b3b8d53e95541d6e53}\label{group___r_c_c___exported___macros_ga3ea1390f8124e2b3b8d53e95541d6e53}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE@{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}}
\index{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE@{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(RCC-\/$>$PLLCKSELR \& RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC))}



Macro to get the oscillator used as PLL clock source. 


\begin{DoxyRetVals}{Return values}
{\em The} & oscillator used as PLL clock source. The returned value can be one of the following\+:
\begin{DoxyItemize}
\item RCC\+\_\+\+PLLSOURCE\+\_\+\+NONE\+: No oscillator is used as PLL clock source.
\item RCC\+\_\+\+PLLSOURCE\+\_\+\+CSI\+: CSI oscillator is used as PLL clock source.
\item RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI\+: HSI oscillator is used as PLL clock source.
\item RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE\+: HSE oscillator is used as PLL clock source. 
\end{DoxyItemize}\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac99c2453d9e77c8b457acc0210e754c2}\label{group___r_c_c___exported___macros_gac99c2453d9e77c8b457acc0210e754c2}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE@{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE@{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}{\_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+SYSCLK\+\_\+\+SOURCE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((uint32\+\_\+t)(RCC-\/$>$CFGR \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}))}



Macro to get the clock source used as system clock. 


\begin{DoxyRetVals}{Return values}
{\em The} & clock source used as system clock. The returned value can be one of the following\+:
\begin{DoxyItemize}
\item RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+CSI\+: CSI used as system clock.
\item RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI\+: HSI used as system clock.
\item RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE\+: HSE used as system clock.
\item RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL\+: PLL used as system clock. 
\end{DoxyItemize}\\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1fde58d775fd2458002df817a68f486e}\label{group___r_c_c___exported___macros_ga1fde58d775fd2458002df817a68f486e}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOAEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOAEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enable or disable the AHB4 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaff8820b47bd3764e7cded76b9368460b}\label{group___r_c_c___exported___macros_gaff8820b47bd3764e7cded76b9368460b}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(RCC-\/$>$AHB4\+LPENR) $\vert$= (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN)}



ENABLE or disable the AHB4 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. 

By default, all peripheral clocks are ENABLEd during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad1edbd9407c814110f04c1a609a214e4}\label{group___r_c_c___exported___macros_gad1edbd9407c814110f04c1a609a214e4}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((RCC-\/$>$AHB4\+ENR \& RCC\+\_\+\+AHB4\+ENR\+\_\+\+GPIOAEN)  != 0U)}



Get the enable or disable status of the AHB4 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabfca340e2266b35f9eb8bda9f24fb272}\label{group___r_c_c___exported___macros_gabfca340e2266b35f9eb8bda9f24fb272}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((RCC-\/$>$AHB4\+LPENR \& (RCC\+\_\+\+AHB4\+LPENR\+\_\+\+GPIOALPEN))   != 0U)}



Get the enable or disable status of the AHB4 peripheral clock during Low Poser (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5ad43f3f4d8163d40f7d402ef75d27c5}\label{group___r_c_c___exported___macros_ga5ad43f3f4d8163d40f7d402ef75d27c5}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOBEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOBEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga5ebfeb136612f370950f52306d29b6fd}\label{group___r_c_c___exported___macros_ga5ebfeb136612f370950f52306d29b6fd}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOCEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOCEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga74340ce0f556e370aafc2b8ecdf2dd31}\label{group___r_c_c___exported___macros_ga74340ce0f556e370aafc2b8ecdf2dd31}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIODEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIODEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2cba7d47b6aee57d469f1d8972d442f1}\label{group___r_c_c___exported___macros_ga2cba7d47b6aee57d469f1d8972d442f1}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOEEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOEEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga84098c3c8735d401024a1fb762e9527f}\label{group___r_c_c___exported___macros_ga84098c3c8735d401024a1fb762e9527f}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOFEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOFEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf0816a01f8153700ff758c8783e84e9e}\label{group___r_c_c___exported___macros_gaf0816a01f8153700ff758c8783e84e9e}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOG\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOGEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOGEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga041e72359b94f19569e774030fc6ebff}\label{group___r_c_c___exported___macros_ga041e72359b94f19569e774030fc6ebff}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOH\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOHEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOHEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabe4d1d0276f070b4501a141fd4006d7c}\label{group___r_c_c___exported___macros_gabe4d1d0276f070b4501a141fd4006d7c}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GPIOJ\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOJ\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOJ\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOJ\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOJ\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOJ\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOJEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOJEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gacef87b3ea226e2ffd67c644da64bd387}\label{group___r_c_c___exported___macros_gacef87b3ea226e2ffd67c644da64bd387}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_GPIOK\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOK\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOK\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOK\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOK\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOK\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOKEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB4ENR, RCC\_AHB4ENR\_GPIOKEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa3d98648399f15d02645ef84f6ca8e4b}\label{group___r_c_c___exported___macros_gaa3d98648399f15d02645ef84f6ca8e4b}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_HSE\_CONFIG@{\_\_HAL\_RCC\_HSE\_CONFIG}}
\index{\_\_HAL\_RCC\_HSE\_CONFIG@{\_\_HAL\_RCC\_HSE\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSE\_CONFIG}{\_\_HAL\_RCC\_HSE\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSE\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+STATE\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                    \textcolor{keywordflow}{do} \{                                        \(\backslash\)}
\DoxyCodeLine{                      if ((\_\_STATE\_\_) == RCC\_HSE\_ON)            \(\backslash\)}
\DoxyCodeLine{                      \{                                         \(\backslash\)}
\DoxyCodeLine{                        SET\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}});         \(\backslash\)}
\DoxyCodeLine{                      \}                                         \(\backslash\)}
\DoxyCodeLine{                      \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} ((\_\_STATE\_\_) == RCC\_HSE\_OFF)      \(\backslash\)}
\DoxyCodeLine{                      \{                                         \(\backslash\)}
\DoxyCodeLine{                        CLEAR\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}});       \(\backslash\)}
\DoxyCodeLine{                        CLEAR\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}});      \(\backslash\)}
\DoxyCodeLine{                      \}                                         \(\backslash\)}
\DoxyCodeLine{                      \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} ((\_\_STATE\_\_) == RCC\_HSE\_BYPASS)   \(\backslash\)}
\DoxyCodeLine{                      \{                                         \(\backslash\)}
\DoxyCodeLine{                        SET\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}});        \(\backslash\)}
\DoxyCodeLine{                        SET\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}});         \(\backslash\)}
\DoxyCodeLine{                      \}                                         \(\backslash\)}
\DoxyCodeLine{                      \textcolor{keywordflow}{else}                                      \(\backslash\)}
\DoxyCodeLine{                      \{                                         \(\backslash\)}
\DoxyCodeLine{                        CLEAR\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}});       \(\backslash\)}
\DoxyCodeLine{                        CLEAR\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}});      \(\backslash\)}
\DoxyCodeLine{                      \}                                         \(\backslash\)}
\DoxyCodeLine{                    \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Macro to configure the External High Speed oscillator ({\bfseries{HSE}}). 

\begin{DoxyNote}{Note}
After enabling the HSE (RCC\+\_\+\+HSE\+\_\+\+ON, RCC\+\_\+\+HSE\+\_\+\+BYPASS or RCC\+\_\+\+HSE\+\_\+\+BYPASS\+\_\+\+DIGITAL), the application software should wait on HSERDY flag to be set indicating that HSE clock is stable and can be used to clock the PLL and/or system clock. 

HSE state can not be changed if it is used directly or through the PLL as system clock. In this case, you have to select another source of the system clock then change the HSE state (ex. disable it). 

The HSE is stopped by hardware when entering STOP and STANDBY modes. 

This function reset the CSSON bit, so if the clock security system(\+CSS) was previously enabled you have to enable it again after calling this function. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+STATE\+\_\+\+\_\+} & specifies the new state of the HSE. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+HSE\+\_\+\+OFF\+: turn OFF the HSE oscillator, HSERDY flag goes low after 6 HSE oscillator clock cycles. \item RCC\+\_\+\+HSE\+\_\+\+ON\+: turn ON the HSE oscillator. \item RCC\+\_\+\+HSE\+\_\+\+BYPASS\+: HSE oscillator bypassed with external clock. \item RCC\+\_\+\+HSE\+\_\+\+BYPASS\+\_\+\+DIGITAL\+: HSE oscillator bypassed with digital external clock. ($\ast$)\end{DoxyItemize}
($\ast$)\+: Only available on stm32h7a3xx, stm32h7b3xx and stm32h7b0xx family lines. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga93d851ecdcd6c910044b0533261945f3}\label{group___r_c_c___exported___macros_ga93d851ecdcd6c910044b0533261945f3}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_HSI48\_ENABLE@{\_\_HAL\_RCC\_HSI48\_ENABLE}}
\index{\_\_HAL\_RCC\_HSI48\_ENABLE@{\_\_HAL\_RCC\_HSI48\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSI48\_ENABLE}{\_\_HAL\_RCC\_HSI48\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI48\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca95d519a1d398b417e5ce4b3fd14c51}{RCC\+\_\+\+CR\+\_\+\+HSI48\+ON}});}



Macro to enable or disable the Internal High Speed oscillator for USB (HSI48). 

\begin{DoxyNote}{Note}
After enabling the HSI48, the application software should wait on HSI48\+RDY flag to be set indicating that HSI48 clock is stable and can be used to clock the USB. 

The HSI48 is stopped by hardware when entering STOP and STANDBY modes. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7bccced288554b8598110b465701fad0}\label{group___r_c_c___exported___macros_ga7bccced288554b8598110b465701fad0}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST@{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}}
\index{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST@{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}{\_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CALIBRATIONVALUE\+\_\+\+ADJUST(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+HSICalibration\+Value\+\_\+\+\_\+ }\end{DoxyParamCaption})~               MODIFY\+\_\+\+REG(RCC-\/$>$HSICFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4142773cbc937f72e59f77ea1b8128c2}{RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+HSICalibration\+Value\+\_\+\+\_\+) $<$$<$ RCC\+\_\+\+HSICFGR\+\_\+\+HSITRIM\+\_\+\+Pos);}



Macro to adjust the Internal High Speed oscillator (HSI) calibration value. 

\begin{DoxyNote}{Note}
The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+HSICalibration\+Value\+\_\+\+\_\+} & specifies the calibration trimming value. This parameter must be a number between 0 and 0x7F (3F for Rev Y device). \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0b407a9e7c3eda603326c29e57d065e4}\label{group___r_c_c___exported___macros_ga0b407a9e7c3eda603326c29e57d065e4}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_HSI\_CONFIG@{\_\_HAL\_RCC\_HSI\_CONFIG}}
\index{\_\_HAL\_RCC\_HSI\_CONFIG@{\_\_HAL\_RCC\_HSI\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSI\_CONFIG}{\_\_HAL\_RCC\_HSI\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+STATE\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\+\_\+\+CR\+\_\+\+HSIDIV}} , (uint32\+\_\+t)(\+\_\+\+\_\+\+STATE\+\_\+\+\_\+))}



Enable or disable peripheral bus clock when D3 domain is in DRUN. 

\begin{DoxyNote}{Note}
After reset (default config), peripheral clock is disabled when CPU is in CSTOP
\end{DoxyNote}
Macro to enable or disable the Internal High Speed oscillator (HSI). \begin{DoxyNote}{Note}
After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used to clock the PLL and/or system clock. 

HSI can not be stopped if it is used directly or through the PLL as system clock. In this case, you have to select another source of the system clock then stop the HSI. 

The HSI is stopped by hardware when entering STOP and STANDBY modes. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+STATE\+\_\+\+\_\+} & specifies the new state of the HSI. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+HSI\+\_\+\+OFF turn OFF the HSI oscillator \item RCC\+\_\+\+HSI\+\_\+\+ON turn ON the HSI oscillator \item RCC\+\_\+\+HSI\+\_\+\+DIV1 turn ON the HSI oscillator and divide it by 1 (default after reset) \item RCC\+\_\+\+HSI\+\_\+\+DIV2 turn ON the HSI oscillator and divide it by 2 \item RCC\+\_\+\+HSI\+\_\+\+DIV4 turn ON the HSI oscillator and divide it by 4 \item RCC\+\_\+\+HSI\+\_\+\+DIV8 turn ON the HSI oscillator and divide it by 8 \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaab944f562b53fc74bcc0e4958388fd42}\label{group___r_c_c___exported___macros_gaab944f562b53fc74bcc0e4958388fd42}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_HSI\_ENABLE@{\_\_HAL\_RCC\_HSI\_ENABLE}}
\index{\_\_HAL\_RCC\_HSI\_ENABLE@{\_\_HAL\_RCC\_HSI\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSI\_ENABLE}{\_\_HAL\_RCC\_HSI\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSI\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}})}



Macros to enable or disable the Internal High Speed oscillator (HSI). 

\begin{DoxyNote}{Note}
The HSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after start-\/up from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). 

HSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the HSI. 

After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used as system clock source. This parameter can be\+: ENABLE or DISABLE. 

When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae069a430441e0547d753a7b47feaebd1}\label{group___r_c_c___exported___macros_gae069a430441e0547d753a7b47feaebd1}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_HSISTOP\_ENABLE@{\_\_HAL\_RCC\_HSISTOP\_ENABLE}}
\index{\_\_HAL\_RCC\_HSISTOP\_ENABLE@{\_\_HAL\_RCC\_HSISTOP\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSISTOP\_ENABLE}{\_\_HAL\_RCC\_HSISTOP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HSISTOP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\+\_\+\+CR\+\_\+\+HSIKERON}})}



Macros to enable or disable the force of the Internal High Speed oscillator (HSI) in STOP mode to be quickly available as kernel clock for some peripherals. 

\begin{DoxyNote}{Note}
Keeping the HSI ON in STOP mode allows to avoid slowing down the communication speed because of the HSI start-\/up time. 

The enable of this function has not effect on the HSION bit. This parameter can be\+: ENABLE or DISABLE. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaaeae5b9e93721dd4e34274600996baeb}\label{group___r_c_c___exported___macros_gaaeae5b9e93721dd4e34274600996baeb}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}{\_\_HAL\_RCC\_I2C1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_I2C1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_I2C1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7826848ae938c7f59984d12bc883a6f0}\label{group___r_c_c___exported___macros_ga7826848ae938c7f59984d12bc883a6f0}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}{\_\_HAL\_RCC\_I2C2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_I2C2EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_I2C2EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1c510498725fb0c1245edaae3d9b1e53}\label{group___r_c_c___exported___macros_ga1c510498725fb0c1245edaae3d9b1e53}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}{\_\_HAL\_RCC\_I2C3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_I2C3EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_I2C3EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae802f53baca2b5b60de58f5ad60097d6}\label{group___r_c_c___exported___macros_gae802f53baca2b5b60de58f5ad60097d6}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_I2C4\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C4\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_I2C4\_CLK\_ENABLE@{\_\_HAL\_RCC\_I2C4\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_I2C4\_CLK\_ENABLE}{\_\_HAL\_RCC\_I2C4\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C4\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_I2C4EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_I2C4EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae392379f2184e3e299cfe4f31d603ca3}\label{group___r_c_c___exported___macros_gae392379f2184e3e299cfe4f31d603ca3}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_KERWAKEUPSTOP\_CLK\_CONFIG@{\_\_HAL\_RCC\_KERWAKEUPSTOP\_CLK\_CONFIG}}
\index{\_\_HAL\_RCC\_KERWAKEUPSTOP\_CLK\_CONFIG@{\_\_HAL\_RCC\_KERWAKEUPSTOP\_CLK\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_KERWAKEUPSTOP\_CLK\_CONFIG}{\_\_HAL\_RCC\_KERWAKEUPSTOP\_CLK\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+KERWAKEUPSTOP\+\_\+\+CLK\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RCC\+\_\+\+STOPKERWUCLK\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc89cbee6dc0e89e1c453fbfea80bd2}{RCC\+\_\+\+CFGR\+\_\+\+STOPKERWUCK}}, (\+\_\+\+\_\+\+RCC\+\_\+\+STOPKERWUCLK\+\_\+\+\_\+))}



Macro to configure the Kernel wake up from stop clock. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RCC\+\_\+\+STOPKERWUCLK\+\_\+\+\_\+} & specifies the Kernel clock source used after wake up from stop This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+STOP\+\_\+\+KERWAKEUPCLOCK\+\_\+\+CSI\+: CSI selected as Kernel clock source \item RCC\+\_\+\+STOP\+\_\+\+KERWAKEUPCLOCK\+\_\+\+HSI\+: HSI selected as Kernel clock source \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7e1e013e28c2c8049e057d5f797ef077}\label{group___r_c_c___exported___macros_ga7e1e013e28c2c8049e057d5f797ef077}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}{\_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_LPTIM1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_LPTIM1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0eabc2676cb7daf17802807e13fc7a7d}\label{group___r_c_c___exported___macros_ga0eabc2676cb7daf17802807e13fc7a7d}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE}{\_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_LPTIM2EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_LPTIM2EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4efc1029c8575db1e6d7515b2dea94d6}\label{group___r_c_c___exported___macros_ga4efc1029c8575db1e6d7515b2dea94d6}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_LPTIM3\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_LPTIM3\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPTIM3\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPTIM3\_CLK\_ENABLE}{\_\_HAL\_RCC\_LPTIM3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM3\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_LPTIM3EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_LPTIM3EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4411749d5b9d76cf908e26239e4b213d}\label{group___r_c_c___exported___macros_ga4411749d5b9d76cf908e26239e4b213d}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE}{\_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_LPUART1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_LPUART1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad6731530ebbbcc0696e9bd94eb0d2724}\label{group___r_c_c___exported___macros_gad6731530ebbbcc0696e9bd94eb0d2724}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_LSEDRIVE\_CONFIG@{\_\_HAL\_RCC\_LSEDRIVE\_CONFIG}}
\index{\_\_HAL\_RCC\_LSEDRIVE\_CONFIG@{\_\_HAL\_RCC\_LSEDRIVE\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSEDRIVE\_CONFIG}{\_\_HAL\_RCC\_LSEDRIVE\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSEDRIVE\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+LSEDRIVE\+\_\+\+\_\+ }\end{DoxyParamCaption})~               MODIFY\+\_\+\+REG(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+LSEDRV, (uint32\+\_\+t)(\+\_\+\+\_\+\+LSEDRIVE\+\_\+\+\_\+));}



Macro to configure the External Low Speed oscillator (LSE) drive capability. 

\begin{DoxyNote}{Note}
As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using HAL\+\_\+\+PWR\+\_\+\+Enable\+Bk\+Up\+Access() function before to configure the LSE (to be done once after reset). 

On STM32\+H7 Rev.\+B and above devices this can\textquotesingle{}t be updated while LSE is ON. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+LSEDRIVE\+\_\+\+\_\+} & specifies the new state of the LSE drive capability. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+LSEDRIVE\+\_\+\+LOW\+: LSE oscillator low drive capability. \item RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMLOW\+: LSE oscillator medium low drive capability. \item RCC\+\_\+\+LSEDRIVE\+\_\+\+MEDIUMHIGH\+: LSE oscillator medium high drive capability. \item RCC\+\_\+\+LSEDRIVE\+\_\+\+HIGH\+: LSE oscillator high drive capability. \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga560de8b8991db4a296de878a7a8aa58b}\label{group___r_c_c___exported___macros_ga560de8b8991db4a296de878a7a8aa58b}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_LSI\_ENABLE@{\_\_HAL\_RCC\_LSI\_ENABLE}}
\index{\_\_HAL\_RCC\_LSI\_ENABLE@{\_\_HAL\_RCC\_LSI\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_LSI\_ENABLE}{\_\_HAL\_RCC\_LSI\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LSI\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~SET\+\_\+\+BIT(RCC-\/$>$CSR, RCC\+\_\+\+CSR\+\_\+\+LSION)}



Macros to enable or disable the Internal Low Speed oscillator (LSI). 

\begin{DoxyNote}{Note}
After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC. 

LSI can not be disabled if the IWDG is running. 

When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga472f1ec70a704f3ba78d9865b02c5759}\label{group___r_c_c___exported___macros_ga472f1ec70a704f3ba78d9865b02c5759}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_MDIOS\_CLK\_ENABLE@{\_\_HAL\_RCC\_MDIOS\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_MDIOS\_CLK\_ENABLE@{\_\_HAL\_RCC\_MDIOS\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_MDIOS\_CLK\_ENABLE}{\_\_HAL\_RCC\_MDIOS\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDIOS\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_MDIOSEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_MDIOSEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6c173343c4052340b4bb7789b598017e}\label{group___r_c_c___exported___macros_ga6c173343c4052340b4bb7789b598017e}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_MDMA\_CLK\_ENABLE@{\_\_HAL\_RCC\_MDMA\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_MDMA\_CLK\_ENABLE@{\_\_HAL\_RCC\_MDMA\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_MDMA\_CLK\_ENABLE}{\_\_HAL\_RCC\_MDMA\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_MDMAEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_MDMAEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enable or disable the AHB3 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga527ed7b397149fd6fc69d281ce39f8d8}\label{group___r_c_c___exported___macros_ga527ed7b397149fd6fc69d281ce39f8d8}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_MDMA\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_MDMA\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_MDMA\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_MDMA\_CLK\_SLEEP\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_MDMA\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_MDMA\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(RCC-\/$>$AHB3\+LPENR $\vert$= (RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN))}



Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga759feae123cb720c81a2c51faa5d6f4d}\label{group___r_c_c___exported___macros_ga759feae123cb720c81a2c51faa5d6f4d}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_MDMA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_MDMA\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_MDMA\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_MDMA\_IS\_CLK\_ENABLED}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_MDMA\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_MDMA\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((RCC-\/$>$AHB3\+ENR \& RCC\+\_\+\+AHB3\+ENR\+\_\+\+MDMAEN)   != 0U)}



Get the enable or disable status of the AHB3 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae1d931934bb3e3f9f6e42c496800a364}\label{group___r_c_c___exported___macros_gae1d931934bb3e3f9f6e42c496800a364}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_MDMA\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_MDMA\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_MDMA\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_MDMA\_IS\_CLK\_SLEEP\_ENABLED}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_MDMA\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_MDMA\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MDMA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((RCC-\/$>$AHB3\+LPENR \& RCC\+\_\+\+AHB3\+LPENR\+\_\+\+MDMALPEN)    != 0U)}



Get the enable or disable status of the AHB3 peripheral clock during Low Poser (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6e71c993204f3f8bccda80231e70c025}\label{group___r_c_c___exported___macros_ga6e71c993204f3f8bccda80231e70c025}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_OPAMP\_CLK\_ENABLE@{\_\_HAL\_RCC\_OPAMP\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_OPAMP\_CLK\_ENABLE@{\_\_HAL\_RCC\_OPAMP\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_OPAMP\_CLK\_ENABLE}{\_\_HAL\_RCC\_OPAMP\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_OPAMPEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_OPAMPEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga69b310a74311ec6719ab9463ecaebcb9}\label{group___r_c_c___exported___macros_ga69b310a74311ec6719ab9463ecaebcb9}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_PLL\_CONFIG@{\_\_HAL\_RCC\_PLL\_CONFIG}}
\index{\_\_HAL\_RCC\_PLL\_CONFIG@{\_\_HAL\_RCC\_PLL\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_CONFIG}{\_\_HAL\_RCC\_PLL\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLM1\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLN1\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLP1\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLQ1\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+PLLR1\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                  \textcolor{keywordflow}{do}\{ MODIFY\_REG(RCC-\/>PLLCKSELR, (RCC\_PLLCKSELR\_PLLSRC | RCC\_PLLCKSELR\_DIVM1) , ((\_\_RCC\_PLLSOURCE\_\_) | ( (\_\_PLLM1\_\_) <<4U)));  \(\backslash\)}
\DoxyCodeLine{                      WRITE\_REG (RCC-\/>PLL1DIVR , ( (((\_\_PLLN1\_\_) -\/ 1U )\& RCC\_PLL1DIVR\_N1) | ((((\_\_PLLP1\_\_) -\/1U ) << 9U) \& RCC\_PLL1DIVR\_P1) | \(\backslash\)}
\DoxyCodeLine{                                ((((\_\_PLLQ1\_\_) -\/1U) << 16U)\& RCC\_PLL1DIVR\_Q1) | ((((\_\_PLLR1\_\_) -\/ 1U) << 24U)\& RCC\_PLL1DIVR\_R1))); \(\backslash\)}
\DoxyCodeLine{                    \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Macro to configures the main PLL clock source, multiplication and division factors. 

\begin{DoxyNote}{Note}
This function must be used only when the main PLL is disabled.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+\_\+} & specifies the PLL entry clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+PLLSOURCE\+\_\+\+CSI\+: CSI oscillator clock selected as PLL clock entry \item RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI\+: HSI oscillator clock selected as PLL clock entry \item RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE\+: HSE oscillator clock selected as PLL clock entry \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
This clock source ({\bfseries{RCC\+\_\+\+PLLSource}}) is common for the main PLL1 (main PLL) and PLL2 \& PLL3 .
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLM1\+\_\+\+\_\+} & specifies the division factor for PLL VCO input clock This parameter must be a number between 1 and 63. \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 16 MHz.
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLN1\+\_\+\+\_\+} & specifies the multiplication factor for PLL VCO output clock This parameter must be a number between 4 and 512 or between 8 and 420($\ast$). \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
You have to set the PLLN parameter correctly to ensure that the VCO output frequency is between 150 and 420 MHz (when in medium VCO range) or between 192 and 836 MHZ or between 128 and 560 MHZ($\ast$) (when in wide VCO range)
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLP1\+\_\+\+\_\+} & specifies the division factor for system clock. This parameter must be a number between 2 or 1($\ast$$\ast$) and 128 (where odd numbers are not allowed)\\
\hline
{\em \+\_\+\+\_\+\+PLLQ1\+\_\+\+\_\+} & specifies the division factor for peripheral kernel clocks This parameter must be a number between 1 and 128\\
\hline
{\em \+\_\+\+\_\+\+PLLR1\+\_\+\+\_\+} & specifies the division factor for peripheral kernel clocks This parameter must be a number between 1 and 128\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
To insure an optimal behavior of the PLL when one of the post-\/divider (DIVP, DIVQ or DIVR) is not used, application shall clear the enable bit (DIVy\+EN) and assign lowest possible value to {\bfseries{PLL1P}}, {\bfseries{PLL1Q}} or {\bfseries{PLL1R}} parameters. 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
($\ast$) \+: For stm32h7a3xx and stm32h7b3xx family lines. ($\ast$$\ast$)\+: For stm32h72xxx and stm32h73xxx family lines. \mbox{\Hypertarget{group___r_c_c___exported___macros_gaaf196a2df41b0bcbc32745c2b218e696}\label{group___r_c_c___exported___macros_gaaf196a2df41b0bcbc32745c2b218e696}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_PLL\_ENABLE@{\_\_HAL\_RCC\_PLL\_ENABLE}}
\index{\_\_HAL\_RCC\_PLL\_ENABLE@{\_\_HAL\_RCC\_PLL\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_ENABLE}{\_\_HAL\_RCC\_PLL\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~SET\+\_\+\+BIT(RCC-\/$>$CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cad9a81f5c5544f46c742ae1aa64ae2}{RCC\+\_\+\+CR\+\_\+\+PLL1\+ON}})}



Macros to enable or disable the main PLL. 

\begin{DoxyNote}{Note}
After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source. 

The main PLL can not be disabled if it is used as system clock source 

The main PLL is disabled by hardware when entering STOP and STANDBY modes. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf9a8466f991888332ec978dc92c62d7d}\label{group___r_c_c___exported___macros_gaf9a8466f991888332ec978dc92c62d7d}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG@{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG}}
\index{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG@{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG}{\_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+PLLSOURCE\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~MODIFY\+\_\+\+REG(RCC-\/$>$PLLCKSELR, RCC\+\_\+\+PLLCKSELR\+\_\+\+PLLSRC, (\+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+))}



Macro to configure the PLLs clock source. 

\begin{DoxyNote}{Note}
This function must be used only when all PLLs are disabled. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+PLLSOURCE\+\_\+\+\_\+} & specifies the PLLs entry clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+PLLSOURCE\+\_\+\+CSI\+: CSI oscillator clock selected as PLL clock entry \item RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI\+: HSI oscillator clock selected as PLL clock entry \item RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE\+: HSE oscillator clock selected as PLL clock entry \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3c75fa8ed4bf3c61dd2ac24b41da6f6d}\label{group___r_c_c___exported___macros_ga3c75fa8ed4bf3c61dd2ac24b41da6f6d}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_PLL\_VCIRANGE@{\_\_HAL\_RCC\_PLL\_VCIRANGE}}
\index{\_\_HAL\_RCC\_PLL\_VCIRANGE@{\_\_HAL\_RCC\_PLL\_VCIRANGE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_VCIRANGE}{\_\_HAL\_RCC\_PLL\_VCIRANGE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+VCIRANGE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCIRange\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$PLLCFGR, RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+RGE, (\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCIRange\+\_\+\+\_\+))}



Macro to select the PLL1 reference frequency range. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCIRange\+\_\+\+\_\+} & specifies the PLL1 input frequency range This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+0\+: Range frequency is between 1 and 2 MHz \item RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+1\+: Range frequency is between 2 and 4 MHz \item RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+2\+: Range frequency is between 4 and 8 MHz \item RCC\+\_\+\+PLL1\+VCIRANGE\+\_\+3\+: Range frequency is between 8 and 16 MHz \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga1cfc604e0630d8556dd383cf3d50b9e8}\label{group___r_c_c___exported___macros_ga1cfc604e0630d8556dd383cf3d50b9e8}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_PLL\_VCORANGE@{\_\_HAL\_RCC\_PLL\_VCORANGE}}
\index{\_\_HAL\_RCC\_PLL\_VCORANGE@{\_\_HAL\_RCC\_PLL\_VCORANGE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLL\_VCORANGE}{\_\_HAL\_RCC\_PLL\_VCORANGE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLL\+\_\+\+VCORANGE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCORange\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$PLLCFGR, RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+VCOSEL, (\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCORange\+\_\+\+\_\+))}



Macro to select the PLL1 reference frequency range. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+VCORange\+\_\+\+\_\+} & specifies the PLL1 input frequency range This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+PLL1\+VCOWIDE\+: Range frequency is between 192 and 836 MHz or between 128 to 560 MHz($\ast$) \item RCC\+\_\+\+PLL1\+VCOMEDIUM\+: Range frequency is between 150 and 420 MHz\end{DoxyItemize}
($\ast$) \+: For stm32h7a3xx and stm32h7b3xx family lines.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}\label{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE@{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}
\index{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE@{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLCLKOUT\+\_\+\+ENABLE(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+Clock\+Out\+\_\+\+\_\+ }\end{DoxyParamCaption})~SET\+\_\+\+BIT(RCC-\/$>$PLLCFGR, (\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+Clock\+Out\+\_\+\+\_\+))}



Enables or disables each clock output (PLL\+\_\+\+P\+\_\+\+CLK, PLL\+\_\+\+Q\+\_\+\+CLK, PLL\+\_\+\+R\+\_\+\+CLK) 

\begin{DoxyNote}{Note}
Enabling/disabling those Clocks can be done only when the PLL is disabled. This is mainly used to save Power. (The ck\+\_\+pll\+\_\+p of the System PLL cannot be stopped if used as System Clock). 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+Clock\+Out\+\_\+\+\_\+} & specifies the PLL clock to be outputted This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+PLL1\+\_\+\+DIVP\+: This clock is used to generate system clock up to 550MHZ($\ast$), 480MHZ($\ast$$\ast$) or 280MHZ($\ast$$\ast$$\ast$) \item RCC\+\_\+\+PLL1\+\_\+\+DIVQ\+: This clock is used to generate peripherals clock up to 550MHZ($\ast$), 480MHZ($\ast$$\ast$) or 280MHZ($\ast$$\ast$$\ast$) \item RCC\+\_\+\+PLL1\+\_\+\+DIVR\+: This clock is used to generate peripherals clock up to 550MHZ($\ast$), 480MHZ($\ast$$\ast$) or 280MHZ($\ast$$\ast$$\ast$)\end{DoxyItemize}
($\ast$) \+: For stm32h72xxx and stm32h73xxx family lines and requires to enable the CPU\+\_\+\+FREQ\+\_\+\+BOOST flash option byte, 520MHZ otherwise. ($\ast$$\ast$) \+: For stm32h74xx and stm32h75xx family lines and requires the board to be connected on LDO regulator not SMPS, 400MHZ otherwise. ($\ast$$\ast$$\ast$)\+: For stm32h7a3xx, stm32h7b3xx and stm32h7b0xx family lines.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaa7662098d7459db3e7888ed8e60c88c6}\label{group___r_c_c___exported___macros_gaa7662098d7459db3e7888ed8e60c88c6}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_PLLFRACN\_CONFIG@{\_\_HAL\_RCC\_PLLFRACN\_CONFIG}}
\index{\_\_HAL\_RCC\_PLLFRACN\_CONFIG@{\_\_HAL\_RCC\_PLLFRACN\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLFRACN\_CONFIG}{\_\_HAL\_RCC\_PLLFRACN\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLFRACN\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+FRACN\+\_\+\+\_\+ }\end{DoxyParamCaption})~MODIFY\+\_\+\+REG(RCC-\/$>$PLL1\+FRACR, RCC\+\_\+\+PLL1\+FRACR\+\_\+\+FRACN1, (uint32\+\_\+t)(\+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+FRACN\+\_\+\+\_\+) $<$$<$ RCC\+\_\+\+PLL1\+FRACR\+\_\+\+FRACN1\+\_\+\+Pos)}



Macro to configures the main PLL clock Fractional Part Of The Multiplication Factor. 

\begin{DoxyNote}{Note}
These bits can be written at any time, allowing dynamic fine-\/tuning of the PLL1 VCO
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RCC\+\_\+\+PLL1\+FRACN\+\_\+\+\_\+} & specifies Fractional Part Of The Multiplication Factor for PLL1 VCO It should be a value between 0 and 8191 \\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
Warning\+: The software has to set correctly these bits to insure that the VCO output frequency is between its valid frequency range, which is\+: 192 to 836 MHz or 128 to 560 MHz($\ast$) if PLL1\+VCOSEL = 0 150 to 420 MHz if PLL1\+VCOSEL = 1.
\end{DoxyNote}
($\ast$) \+: For stm32h7a3xx and stm32h7b3xx family lines.


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga55ff917129b4eafb127d90ba35a0ce0e}\label{group___r_c_c___exported___macros_ga55ff917129b4eafb127d90ba35a0ce0e}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_PLLFRACN\_ENABLE@{\_\_HAL\_RCC\_PLLFRACN\_ENABLE}}
\index{\_\_HAL\_RCC\_PLLFRACN\_ENABLE@{\_\_HAL\_RCC\_PLLFRACN\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PLLFRACN\_ENABLE}{\_\_HAL\_RCC\_PLLFRACN\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PLLFRACN\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~SET\+\_\+\+BIT(RCC-\/$>$PLLCFGR, RCC\+\_\+\+PLLCFGR\+\_\+\+PLL1\+FRACEN)}



Enables or disables Fractional Part Of The Multiplication Factor of PLL1 VCO. 

\begin{DoxyNote}{Note}
Enabling/disabling Fractional Part can be any time without the need to stop the PLL1 
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga01b37cc75f9a14a55b9e89e8ccfac8af}\label{group___r_c_c___exported___macros_ga01b37cc75f9a14a55b9e89e8ccfac8af}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_RNG\_CLK\_ENABLE@{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE@{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}{\_\_HAL\_RCC\_RNG\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_RNGEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3f5e59e7d2bee567c40205a30c3d4977}\label{group___r_c_c___exported___macros_ga3f5e59e7d2bee567c40205a30c3d4977}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_RTC\_CLK\_ENABLE@{\_\_HAL\_RCC\_RTC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_RTC\_CLK\_ENABLE@{\_\_HAL\_RCC\_RTC\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTC\_CLK\_ENABLE}{\_\_HAL\_RCC\_RTC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_RTCAPBEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_RTCAPBEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}\label{group___r_c_c___exported___macros_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_RTC\_CLKPRESCALER@{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}}
\index{\_\_HAL\_RCC\_RTC\_CLKPRESCALER@{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CLKPRESCALER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 (((\_\_RTCCLKSource\_\_) \& RCC\_BDCR\_RTCSEL) == RCC\_BDCR\_RTCSEL) ?    \(\backslash\)}
\DoxyCodeLine{                                                 MODIFY\_REG(RCC-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{RCC\_CFGR\_RTCPRE}}, (((\_\_RTCCLKSource\_\_) \& 0xFFFFCFFU) >> 4)) : CLEAR\_BIT(RCC-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{RCC\_CFGR\_RTCPRE}})}

\end{DoxyCode}


Macros to configure the RTC clock (RTCCLK). 

\begin{DoxyNote}{Note}
As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using the Power Backup Access macro before to configure the RTC clock source (to be done once after reset). 

Once the RTC clock is configured it can\textquotesingle{}t be changed unless the Backup domain is reset using \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+Backup\+Reset\+\_\+\+RELEASE() macro, or by a Power On Reset (POR). 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+} & specifies the RTC clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSE\+: LSE selected as RTC clock. \item RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSI\+: LSI selected as RTC clock. \item RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIVx\+: HSE clock divided by x selected as RTC clock, where x\+:\mbox{[}2,31\mbox{]} \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. 

The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source). 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2b1e5349631886f29040d7a31c002718}\label{group___r_c_c___exported___macros_ga2b1e5349631886f29040d7a31c002718}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_RTC\_CONFIG@{\_\_HAL\_RCC\_RTC\_CONFIG}}
\index{\_\_HAL\_RCC\_RTC\_CONFIG@{\_\_HAL\_RCC\_RTC\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTC\_CONFIG}{\_\_HAL\_RCC\_RTC\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RTCCLKSource\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                    \textcolor{keywordflow}{do} \{ \mbox{\hyperlink{group___r_c_c___exported___macros_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}}(\_\_RTCCLKSource\_\_);    \(\backslash\)}
\DoxyCodeLine{                                                    RCC-\/>BDCR |= ((\_\_RTCCLKSource\_\_) \& 0x00000FFFU);  \(\backslash\)}
\DoxyCodeLine{                                                   \} \textcolor{keywordflow}{while} (0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab7cc36427c31da645a0e38e181f8ce0f}\label{group___r_c_c___exported___macros_gab7cc36427c31da645a0e38e181f8ce0f}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_RTC\_ENABLE@{\_\_HAL\_RCC\_RTC\_ENABLE}}
\index{\_\_HAL\_RCC\_RTC\_ENABLE@{\_\_HAL\_RCC\_RTC\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTC\_ENABLE}{\_\_HAL\_RCC\_RTC\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RTC\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~SET\+\_\+\+BIT(RCC-\/$>$BDCR, RCC\+\_\+\+BDCR\+\_\+\+RTCEN)}



Macros to enable or disable the the RTC clock. 

\begin{DoxyNote}{Note}
These macros must be used only after the RTC clock source was selected. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf00544b52c47b22490cd0bdf32c8ccfb}\label{group___r_c_c___exported___macros_gaf00544b52c47b22490cd0bdf32c8ccfb}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE}{\_\_HAL\_RCC\_SAI1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SAI1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6608439910ba24a3f1ca91223fef67f2}\label{group___r_c_c___exported___macros_ga6608439910ba24a3f1ca91223fef67f2}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE}{\_\_HAL\_RCC\_SDMMC1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_SDMMC1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB3ENR, RCC\_AHB3ENR\_SDMMC1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab3fe87c8fac4bdbfbf5b441cd3e4f363}\label{group___r_c_c___exported___macros_gab3fe87c8fac4bdbfbf5b441cd3e4f363}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_SDMMC2\_CLK\_ENABLE@{\_\_HAL\_RCC\_SDMMC2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SDMMC2\_CLK\_ENABLE@{\_\_HAL\_RCC\_SDMMC2\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SDMMC2\_CLK\_ENABLE}{\_\_HAL\_RCC\_SDMMC2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC2EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB2ENR, RCC\_AHB2ENR\_SDMMC2EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga92917b1e3f9bfe30b55ee49fbf5a0f90}\label{group___r_c_c___exported___macros_ga92917b1e3f9bfe30b55ee49fbf5a0f90}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_SPDIFRX\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPDIFRX\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPDIFRX\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPDIFRX\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPDIFRX\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPDIFRX\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPDIFRX\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_SPDIFRXEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_SPDIFRXEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga856c7460aa481976644736c703c6702d}\label{group___r_c_c___exported___macros_ga856c7460aa481976644736c703c6702d}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga12352adbb876f2b827d6ac3a04d94e26}\label{group___r_c_c___exported___macros_ga12352adbb876f2b827d6ac3a04d94e26}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_SPI2EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_SPI2EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga16612e19c1a7d4cd3c601bf2be916026}\label{group___r_c_c___exported___macros_ga16612e19c1a7d4cd3c601bf2be916026}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_SPI3EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_SPI3EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2ad5daf60ee8a66825b91afa3eb7f75c}\label{group___r_c_c___exported___macros_ga2ad5daf60ee8a66825b91afa3eb7f75c}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI4\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI4EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga7a70c26339bbcffc2ecd3d7b61066b2c}\label{group___r_c_c___exported___macros_ga7a70c26339bbcffc2ecd3d7b61066b2c}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI5\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI5EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabf2662a3a1baa7261e1bfa1aae10b90f}\label{group___r_c_c___exported___macros_gabf2662a3a1baa7261e1bfa1aae10b90f}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE}{\_\_HAL\_RCC\_SPI6\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_SPI6EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_SPI6EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga503046793c20e98e03e31acbe4810aee}\label{group___r_c_c___exported___macros_ga503046793c20e98e03e31acbe4810aee}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_SWPMI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SWPMI1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SWPMI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SWPMI1\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SWPMI1\_CLK\_ENABLE}{\_\_HAL\_RCC\_SWPMI1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_SWPMIEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1HENR, RCC\_APB1HENR\_SWPMIEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gafc3ffcbb86e4913ae336ba094ca199e1}\label{group___r_c_c___exported___macros_gafc3ffcbb86e4913ae336ba094ca199e1}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE@{\_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE@{\_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE}{\_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_SYSCFGEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_SYSCFGEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enable or disable the APB4 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6e3a8ca9e554e3aa7aba57d034725655}\label{group___r_c_c___exported___macros_ga6e3a8ca9e554e3aa7aba57d034725655}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(RCC-\/$>$APB4\+LPENR) $\vert$= (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN)}



ENABLE or disable the APB4 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. 

By default, all peripheral clocks are ENABLEd during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}\label{group___r_c_c___exported___macros_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((RCC-\/$>$APB4\+ENR \& RCC\+\_\+\+APB4\+ENR\+\_\+\+SYSCFGEN)  != 0U)}



Get the enable or disable status of the APB4 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0e518b9a088d789d700d121db458403a}\label{group___r_c_c___exported___macros_ga0e518b9a088d789d700d121db458403a}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_ENABLED}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((RCC-\/$>$APB4\+LPENR \& (RCC\+\_\+\+APB4\+LPENR\+\_\+\+SYSCFGLPEN))  != 0U)}



Get the enable or disable status of the APB4 peripheral clock during Low Poser (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga32f72b8c5b7e97b415867c57f9fafed6}\label{group___r_c_c___exported___macros_ga32f72b8c5b7e97b415867c57f9fafed6}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_SYSCLK\_CONFIG@{\_\_HAL\_RCC\_SYSCLK\_CONFIG}}
\index{\_\_HAL\_RCC\_SYSCLK\_CONFIG@{\_\_HAL\_RCC\_SYSCLK\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SYSCLK\_CONFIG}{\_\_HAL\_RCC\_SYSCLK\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+ }\end{DoxyParamCaption})~MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}, (\+\_\+\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+))}



Macro to configure the system clock source. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+\_\+} & specifies the system clock source. This parameter can be one of the following values\+:
\begin{DoxyItemize}
\item RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSI\+: HSI oscillator is used as system clock source.
\item RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+CSI\+: CSI oscillator is used as system clock source.
\item RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSE\+: HSE oscillator is used as system clock source.
\item RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+PLLCLK\+: PLL output is used as system clock source. 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga72597483d0d6da14553329d2da3ad45e}\label{group___r_c_c___exported___macros_ga72597483d0d6da14553329d2da3ad45e}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM12\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM12EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM12EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gade7a5313eb8b50127a40c5c130c7f3e1}\label{group___r_c_c___exported___macros_gade7a5313eb8b50127a40c5c130c7f3e1}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM13\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM13EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM13EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga28c0bd63fbc7500f9c209ef42c0931b6}\label{group___r_c_c___exported___macros_ga28c0bd63fbc7500f9c209ef42c0931b6}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM14\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM14EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM14EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gae809da64734c2dbfef1fb6ac8d00d39c}\label{group___r_c_c___exported___macros_gae809da64734c2dbfef1fb6ac8d00d39c}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM15\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM15\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM15\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM15\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM15\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM15\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM15EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga9753b09f531d9d48d31abd4f74c26d26}\label{group___r_c_c___exported___macros_ga9753b09f531d9d48d31abd4f74c26d26}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM16\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM16\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM16\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM16\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM16\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM16\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM16EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga983ec0b6719bbf98e40818a8e6817c58}\label{group___r_c_c___exported___macros_ga983ec0b6719bbf98e40818a8e6817c58}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM17\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM17\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM17\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM17\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM17\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM17\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM17EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad693d7300ed7134b60bb1a645e762358}\label{group___r_c_c___exported___macros_gad693d7300ed7134b60bb1a645e762358}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enable or disable the APB2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga6ce02f1b2689c664010bebc2363d1db4}\label{group___r_c_c___exported___macros_ga6ce02f1b2689c664010bebc2363d1db4}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(RCC-\/$>$APB2\+LPENR) $\vert$= (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN)}



ENABLE or disable the APB2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. 

By default, all peripheral clocks are ENABLEd during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad2b7c3a381d791c4ee728e303935832a}\label{group___r_c_c___exported___macros_gad2b7c3a381d791c4ee728e303935832a}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((RCC-\/$>$APB2\+ENR \& RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN)   != 0U)}



Get the enable or disable status of the APB2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga0b265851c7557da6b372ff462819caa9}\label{group___r_c_c___exported___macros_ga0b265851c7557da6b372ff462819caa9}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((RCC-\/$>$APB2\+LPENR \& (RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN))   != 0U)}



Get the enable or disable status of the APB2 peripheral clock during Low Poser (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga2e895257faa38376b9cdfcd756909a43}\label{group___r_c_c___exported___macros_ga2e895257faa38376b9cdfcd756909a43}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM2EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM2EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enable or disable the APB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga975142c90b4e1baf21b361524518235d}\label{group___r_c_c___exported___macros_ga975142c90b4e1baf21b361524518235d}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(RCC-\/$>$APB1\+LLPENR) $\vert$= (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN)}



ENABLE or disable the APB1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. 

By default, all peripheral clocks are ENABLEd during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gadee5016adb1c8b62a5bb05f055859de0}\label{group___r_c_c___exported___macros_gadee5016adb1c8b62a5bb05f055859de0}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((RCC-\/$>$APB1\+LENR \& RCC\+\_\+\+APB1\+LENR\+\_\+\+TIM2\+EN)    != 0U)}



Get the enable or disable status of the APB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf38181befdeecf6a61c03885d3645bf1}\label{group___r_c_c___exported___macros_gaf38181befdeecf6a61c03885d3645bf1}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((RCC-\/$>$APB1\+LLPENR \& (RCC\+\_\+\+APB1\+LLPENR\+\_\+\+TIM2\+LPEN))    != 0U)}



Get the enable or disable status of the APB1 peripheral clock during Low Poser (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf62d32fdde03df10072d856515692c8d}\label{group___r_c_c___exported___macros_gaf62d32fdde03df10072d856515692c8d}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM3EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM3EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaf9b08205c361d1779b6c7a3afdb67e7c}\label{group___r_c_c___exported___macros_gaf9b08205c361d1779b6c7a3afdb67e7c}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM4\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM4EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM4EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gab6669f7a9f892e39fb22b349c1afd78d}\label{group___r_c_c___exported___macros_gab6669f7a9f892e39fb22b349c1afd78d}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM5\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM5EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM5EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga669982035ad2dd6cf095fd8b281f9dab}\label{group___r_c_c___exported___macros_ga669982035ad2dd6cf095fd8b281f9dab}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM6\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM6EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM6EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga92313068bbe6883497ca424b24f31d44}\label{group___r_c_c___exported___macros_ga92313068bbe6883497ca424b24f31d44}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM7\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM7EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_TIM7EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaaa5393a02b936b1d6de896a6c09103a4}\label{group___r_c_c___exported___macros_gaaa5393a02b936b1d6de896a6c09103a4}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE}{\_\_HAL\_RCC\_TIM8\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM8EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga4a09294d81a526606fb6e2a8bd8f2955}\label{group___r_c_c___exported___macros_ga4a09294d81a526606fb6e2a8bd8f2955}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_UART4\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART4\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_UART4\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART4\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART4\_CLK\_ENABLE}{\_\_HAL\_RCC\_UART4\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_UART4EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_UART4EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga801a26037f0fd4fa1bad78fefe677f89}\label{group___r_c_c___exported___macros_ga801a26037f0fd4fa1bad78fefe677f89}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_UART5\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART5\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_UART5\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART5\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART5\_CLK\_ENABLE}{\_\_HAL\_RCC\_UART5\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_UART5EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_UART5EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaaa03f5b5b0959fbd6989d04516dafa7e}\label{group___r_c_c___exported___macros_gaaa03f5b5b0959fbd6989d04516dafa7e}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_UART7\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART7\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_UART7\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART7\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART7\_CLK\_ENABLE}{\_\_HAL\_RCC\_UART7\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_UART7EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_UART7EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gac55d407e224e9aae78e7a8f8ae55fcbf}\label{group___r_c_c___exported___macros_gac55d407e224e9aae78e7a8f8ae55fcbf}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_UART8\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART8\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_UART8\_CLK\_ENABLE@{\_\_HAL\_RCC\_UART8\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_UART8\_CLK\_ENABLE}{\_\_HAL\_RCC\_UART8\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_UART8EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_UART8EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga932afe7cea6c567ad63e0f83308b9d3e}\label{group___r_c_c___exported___macros_ga932afe7cea6c567ad63e0f83308b9d3e}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_USART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gaaf50c7d2265d978fab8fbb68a518096d}\label{group___r_c_c___exported___macros_gaaf50c7d2265d978fab8fbb68a518096d}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_USART2\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}{\_\_HAL\_RCC\_USART2\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_USART2EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_USART2EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga34a7bf921d694c001b67dcd531c807a3}\label{group___r_c_c___exported___macros_ga34a7bf921d694c001b67dcd531c807a3}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_USART3\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE}{\_\_HAL\_RCC\_USART3\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_USART3EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB1LENR, RCC\_APB1LENR\_USART3EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga840be8a915492c85d968faec688c73ea}\label{group___r_c_c___exported___macros_ga840be8a915492c85d968faec688c73ea}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_USART6\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE}{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART6EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART6EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gabdff3922cc5288bd1bad71b42af2ae94}\label{group___r_c_c___exported___macros_gabdff3922cc5288bd1bad71b42af2ae94}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_ENABLE}{\_\_HAL\_RCC\_USB1\_OTG\_HS\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_USB1OTGHSEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_USB1OTGHSEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad2e166f2522304cb62124bd062b21b0d}\label{group___r_c_c___exported___macros_gad2e166f2522304cb62124bd062b21b0d}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_ENABLE@{\_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_ENABLE}{\_\_HAL\_RCC\_USB1\_OTG\_HS\_ULPI\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB1\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_USB1OTGHSULPIEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>AHB1ENR, RCC\_AHB1ENR\_USB1OTGHSULPIEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga46597d15632e4a35f3354ed3c7f61409}\label{group___r_c_c___exported___macros_ga46597d15632e4a35f3354ed3c7f61409}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_VREF\_CLK\_ENABLE@{\_\_HAL\_RCC\_VREF\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_VREF\_CLK\_ENABLE@{\_\_HAL\_RCC\_VREF\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_VREF\_CLK\_ENABLE}{\_\_HAL\_RCC\_VREF\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+VREF\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_VREFEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB4ENR, RCC\_APB4ENR\_VREFEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gada37410b216acbb9cd062f17c585517b}\label{group___r_c_c___exported___macros_gada37410b216acbb9cd062f17c585517b}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_WAKEUPSTOP\_CLK\_CONFIG@{\_\_HAL\_RCC\_WAKEUPSTOP\_CLK\_CONFIG}}
\index{\_\_HAL\_RCC\_WAKEUPSTOP\_CLK\_CONFIG@{\_\_HAL\_RCC\_WAKEUPSTOP\_CLK\_CONFIG}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WAKEUPSTOP\_CLK\_CONFIG}{\_\_HAL\_RCC\_WAKEUPSTOP\_CLK\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WAKEUPSTOP\+\_\+\+CLK\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+RCC\+\_\+\+STOPWUCLK\+\_\+\+\_\+ }\end{DoxyParamCaption})~                  MODIFY\+\_\+\+REG(RCC-\/$>$CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623e4f1eb613f4793d3d500c1cfd746a}{RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK}}, (\+\_\+\+\_\+\+RCC\+\_\+\+STOPWUCLK\+\_\+\+\_\+))}



Macro to configure the wake up from stop clock. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+RCC\+\_\+\+STOPWUCLK\+\_\+\+\_\+} & specifies the clock source used after wake up from stop This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+STOP\+\_\+\+WAKEUPCLOCK\+\_\+\+CSI\+: CSI selected as system clock source \item RCC\+\_\+\+STOP\+\_\+\+WAKEUPCLOCK\+\_\+\+HSI\+: HSI selected as system clock source \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga178f1c263cb2da5067ae93c4256b2b78}\label{group___r_c_c___exported___macros_ga178f1c263cb2da5067ae93c4256b2b78}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_WWDG1\_CLK\_ENABLE@{\_\_HAL\_RCC\_WWDG1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_WWDG1\_CLK\_ENABLE@{\_\_HAL\_RCC\_WWDG1\_CLK\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG1\_CLK\_ENABLE}{\_\_HAL\_RCC\_WWDG1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t tmpreg; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB3ENR, RCC\_APB3ENR\_WWDG1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB3ENR, RCC\_APB3ENR\_WWDG1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                       \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Enable or disable the APB3 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga375ff76fe5812805a080131198a26c5f}\label{group___r_c_c___exported___macros_ga375ff76fe5812805a080131198a26c5f}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_WWDG1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_WWDG1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_WWDG1\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_WWDG1\_CLK\_SLEEP\_ENABLE}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG1\_CLK\_SLEEP\_ENABLE}{\_\_HAL\_RCC\_WWDG1\_CLK\_SLEEP\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(RCC-\/$>$APB3\+LPENR) $\vert$= (RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN)}



ENABLE or disable the APB3 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is ENABLEd again. 

By default, all peripheral clocks are ENABLEd during SLEEP mode. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_ga3e791527358dfa556ea20e1c52ec36ed}\label{group___r_c_c___exported___macros_ga3e791527358dfa556ea20e1c52ec36ed}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_WWDG1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_WWDG1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_WWDG1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_WWDG1\_IS\_CLK\_ENABLED}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_WWDG1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((RCC-\/$>$APB3\+ENR \& RCC\+\_\+\+APB3\+ENR\+\_\+\+WWDG1\+EN) != 0U)}



Get the enable or disable status of the APB3 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
\mbox{\Hypertarget{group___r_c_c___exported___macros_gad17ddfd08db9b3e7f85417e6b3ddd99f}\label{group___r_c_c___exported___macros_gad17ddfd08db9b3e7f85417e6b3ddd99f}} 
\index{RCC Exported Macros@{RCC Exported Macros}!\_\_HAL\_RCC\_WWDG1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_WWDG1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_WWDG1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_WWDG1\_IS\_CLK\_SLEEP\_ENABLED}!RCC Exported Macros@{RCC Exported Macros}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_WWDG1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_WWDG1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((RCC-\/$>$APB3\+LPENR \& (RCC\+\_\+\+APB3\+LPENR\+\_\+\+WWDG1\+LPEN)) != 0U)}



Get the enable or disable status of the APB3 peripheral clock during Low Poser (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}
