#BLIF generated by VPR  from post-place-and-route implementation
.model complex_multiplier
.inputs clk reset ar[0] ar[1] ar[2] ar[3] ar[4] ar[5] ar[6] ar[7] ar[8] ar[9] ar[10] ar[11] ar[12] ar[13] ar[14] ar[15] ar[16] ar[17] ar[18] ar[19] ai[0] ai[1] ai[2] ai[3] ai[4] ai[5] ai[6] ai[7] ai[8] ai[9] ai[10] ai[11] ai[12] ai[13] ai[14] ai[15] ai[16] ai[17] ai[18] ai[19] br[0] br[1] br[2] br[3] br[4] br[5] br[6] br[7] br[8] br[9] br[10] br[11] br[12] br[13] br[14] br[15] br[16] br[17] bi[0] bi[1] bi[2] bi[3] bi[4] bi[5] bi[6] bi[7] bi[8] bi[9] bi[10] bi[11] bi[12] bi[13] bi[14] bi[15] bi[16] bi[17] 
.outputs pr[0] pr[1] pr[2] pr[3] pr[4] pr[5] pr[6] pr[7] pr[8] pr[9] pr[10] pr[11] pr[12] pr[13] pr[14] pr[15] pr[16] pr[17] pr[18] pr[19] pr[20] pr[21] pr[22] pr[23] pr[24] pr[25] pr[26] pr[27] pr[28] pr[29] pr[30] pr[31] pr[32] pr[33] pr[34] pr[35] pr[36] pr[37] pr[38] pi[0] pi[1] pi[2] pi[3] pi[4] pi[5] pi[6] pi[7] pi[8] pi[9] pi[10] pi[11] pi[12] pi[13] pi[14] pi[15] pi[16] pi[17] pi[18] pi[19] pi[20] pi[21] pi[22] pi[23] pi[24] pi[25] pi[26] pi[27] pi[28] pi[29] pi[30] pi[31] pi[32] pi[33] pi[34] pi[35] pi[36] pi[37] pi[38] 

#IO assignments
.names pr[0]_input_0_0 pr[0]
1 1
.names pr[1]_input_0_0 pr[1]
1 1
.names pr[2]_input_0_0 pr[2]
1 1
.names pr[3]_input_0_0 pr[3]
1 1
.names pr[4]_input_0_0 pr[4]
1 1
.names pr[5]_input_0_0 pr[5]
1 1
.names pr[6]_input_0_0 pr[6]
1 1
.names pr[7]_input_0_0 pr[7]
1 1
.names pr[8]_input_0_0 pr[8]
1 1
.names pr[9]_input_0_0 pr[9]
1 1
.names pr[10]_input_0_0 pr[10]
1 1
.names pr[11]_input_0_0 pr[11]
1 1
.names pr[12]_input_0_0 pr[12]
1 1
.names pr[13]_input_0_0 pr[13]
1 1
.names pr[14]_input_0_0 pr[14]
1 1
.names pr[15]_input_0_0 pr[15]
1 1
.names pr[16]_input_0_0 pr[16]
1 1
.names pr[17]_input_0_0 pr[17]
1 1
.names pr[18]_input_0_0 pr[18]
1 1
.names pr[19]_input_0_0 pr[19]
1 1
.names pr[20]_input_0_0 pr[20]
1 1
.names pr[21]_input_0_0 pr[21]
1 1
.names pr[22]_input_0_0 pr[22]
1 1
.names pr[23]_input_0_0 pr[23]
1 1
.names pr[24]_input_0_0 pr[24]
1 1
.names pr[25]_input_0_0 pr[25]
1 1
.names pr[26]_input_0_0 pr[26]
1 1
.names pr[27]_input_0_0 pr[27]
1 1
.names pr[28]_input_0_0 pr[28]
1 1
.names pr[29]_input_0_0 pr[29]
1 1
.names pr[30]_input_0_0 pr[30]
1 1
.names pr[31]_input_0_0 pr[31]
1 1
.names pr[32]_input_0_0 pr[32]
1 1
.names pr[33]_input_0_0 pr[33]
1 1
.names pr[34]_input_0_0 pr[34]
1 1
.names pr[35]_input_0_0 pr[35]
1 1
.names pr[36]_input_0_0 pr[36]
1 1
.names pr[37]_input_0_0 pr[37]
1 1
.names pr[38]_input_0_0 pr[38]
1 1
.names pi[0]_input_0_0 pi[0]
1 1
.names pi[1]_input_0_0 pi[1]
1 1
.names pi[2]_input_0_0 pi[2]
1 1
.names pi[3]_input_0_0 pi[3]
1 1
.names pi[4]_input_0_0 pi[4]
1 1
.names pi[5]_input_0_0 pi[5]
1 1
.names pi[6]_input_0_0 pi[6]
1 1
.names pi[7]_input_0_0 pi[7]
1 1
.names pi[8]_input_0_0 pi[8]
1 1
.names pi[9]_input_0_0 pi[9]
1 1
.names pi[10]_input_0_0 pi[10]
1 1
.names pi[11]_input_0_0 pi[11]
1 1
.names pi[12]_input_0_0 pi[12]
1 1
.names pi[13]_input_0_0 pi[13]
1 1
.names pi[14]_input_0_0 pi[14]
1 1
.names pi[15]_input_0_0 pi[15]
1 1
.names pi[16]_input_0_0 pi[16]
1 1
.names pi[17]_input_0_0 pi[17]
1 1
.names pi[18]_input_0_0 pi[18]
1 1
.names pi[19]_input_0_0 pi[19]
1 1
.names pi[20]_input_0_0 pi[20]
1 1
.names pi[21]_input_0_0 pi[21]
1 1
.names pi[22]_input_0_0 pi[22]
1 1
.names pi[23]_input_0_0 pi[23]
1 1
.names pi[24]_input_0_0 pi[24]
1 1
.names pi[25]_input_0_0 pi[25]
1 1
.names pi[26]_input_0_0 pi[26]
1 1
.names pi[27]_input_0_0 pi[27]
1 1
.names pi[28]_input_0_0 pi[28]
1 1
.names pi[29]_input_0_0 pi[29]
1 1
.names pi[30]_input_0_0 pi[30]
1 1
.names pi[31]_input_0_0 pi[31]
1 1
.names pi[32]_input_0_0 pi[32]
1 1
.names pi[33]_input_0_0 pi[33]
1 1
.names pi[34]_input_0_0 pi[34]
1 1
.names pi[35]_input_0_0 pi[35]
1 1
.names pi[36]_input_0_0 pi[36]
1 1
.names pi[37]_input_0_0 pi[37]
1 1
.names pi[38]_input_0_0 pi[38]
1 1
.names clk clk_output_0_0
1 1
.names reset reset_output_0_0
1 1
.names ar[0] ar[0]_output_0_0
1 1
.names ar[1] ar[1]_output_0_0
1 1
.names ar[2] ar[2]_output_0_0
1 1
.names ar[3] ar[3]_output_0_0
1 1
.names ar[4] ar[4]_output_0_0
1 1
.names ar[5] ar[5]_output_0_0
1 1
.names ar[6] ar[6]_output_0_0
1 1
.names ar[7] ar[7]_output_0_0
1 1
.names ar[8] ar[8]_output_0_0
1 1
.names ar[9] ar[9]_output_0_0
1 1
.names ar[10] ar[10]_output_0_0
1 1
.names ar[11] ar[11]_output_0_0
1 1
.names ar[12] ar[12]_output_0_0
1 1
.names ar[13] ar[13]_output_0_0
1 1
.names ar[14] ar[14]_output_0_0
1 1
.names ar[15] ar[15]_output_0_0
1 1
.names ar[16] ar[16]_output_0_0
1 1
.names ar[17] ar[17]_output_0_0
1 1
.names ar[18] ar[18]_output_0_0
1 1
.names ar[19] ar[19]_output_0_0
1 1
.names ai[0] ai[0]_output_0_0
1 1
.names ai[1] ai[1]_output_0_0
1 1
.names ai[2] ai[2]_output_0_0
1 1
.names ai[3] ai[3]_output_0_0
1 1
.names ai[4] ai[4]_output_0_0
1 1
.names ai[5] ai[5]_output_0_0
1 1
.names ai[6] ai[6]_output_0_0
1 1
.names ai[7] ai[7]_output_0_0
1 1
.names ai[8] ai[8]_output_0_0
1 1
.names ai[9] ai[9]_output_0_0
1 1
.names ai[10] ai[10]_output_0_0
1 1
.names ai[11] ai[11]_output_0_0
1 1
.names ai[12] ai[12]_output_0_0
1 1
.names ai[13] ai[13]_output_0_0
1 1
.names ai[14] ai[14]_output_0_0
1 1
.names ai[15] ai[15]_output_0_0
1 1
.names ai[16] ai[16]_output_0_0
1 1
.names ai[17] ai[17]_output_0_0
1 1
.names ai[18] ai[18]_output_0_0
1 1
.names ai[19] ai[19]_output_0_0
1 1
.names br[0] br[0]_output_0_0
1 1
.names br[1] br[1]_output_0_0
1 1
.names br[2] br[2]_output_0_0
1 1
.names br[3] br[3]_output_0_0
1 1
.names br[4] br[4]_output_0_0
1 1
.names br[5] br[5]_output_0_0
1 1
.names br[6] br[6]_output_0_0
1 1
.names br[7] br[7]_output_0_0
1 1
.names br[8] br[8]_output_0_0
1 1
.names br[9] br[9]_output_0_0
1 1
.names br[10] br[10]_output_0_0
1 1
.names br[11] br[11]_output_0_0
1 1
.names br[12] br[12]_output_0_0
1 1
.names br[13] br[13]_output_0_0
1 1
.names br[14] br[14]_output_0_0
1 1
.names br[15] br[15]_output_0_0
1 1
.names br[16] br[16]_output_0_0
1 1
.names br[17] br[17]_output_0_0
1 1
.names bi[0] bi[0]_output_0_0
1 1
.names bi[1] bi[1]_output_0_0
1 1
.names bi[2] bi[2]_output_0_0
1 1
.names bi[3] bi[3]_output_0_0
1 1
.names bi[4] bi[4]_output_0_0
1 1
.names bi[5] bi[5]_output_0_0
1 1
.names bi[6] bi[6]_output_0_0
1 1
.names bi[7] bi[7]_output_0_0
1 1
.names bi[8] bi[8]_output_0_0
1 1
.names bi[9] bi[9]_output_0_0
1 1
.names bi[10] bi[10]_output_0_0
1 1
.names bi[11] bi[11]_output_0_0
1 1
.names bi[12] bi[12]_output_0_0
1 1
.names bi[13] bi[13]_output_0_0
1 1
.names bi[14] bi[14]_output_0_0
1 1
.names bi[15] bi[15]_output_0_0
1 1
.names bi[16] bi[16]_output_0_0
1 1
.names bi[17] bi[17]_output_0_0
1 1

#Interconnect
.names clk_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_clock_0_0
1 1
.names clk_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_clock_0_0
1 1
.names clk_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_addcommon[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_addr[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_addi[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[34]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[33]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[37]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[35]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[36]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[36]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[38]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[37]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[35]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[33]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[34]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[32]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[34]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[37]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[36]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[38]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[29]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[29]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[32]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[29]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[32]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[29]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[33]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[37]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[38]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[33]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[35]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[34]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[36]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[38]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[32]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[28]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[27]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[26]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[25]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[35]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[21]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[20]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[23]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[22]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[24]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_commonr2[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_pi[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_pr[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_dd[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_ddd[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dd[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_dddd[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[1]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dd[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[0]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_ddd[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_dddd[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_ar_d[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_ai_d[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[18]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[7]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[9]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[19]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[5]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[8]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[11]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[12]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_ddd[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[4]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[2]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_common[14]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_bi_d[6]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[10]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[13]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[3]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[15]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[16]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_ddd[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_dd[17]_clock_0_0
1 1
.names clk_output_0_0 dffre_br_d[17]_clock_0_0
1 1
.names reset_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_5_0
1 1
.names reset_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_5_0
1 1
.names reset_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_5_0
1 1
.names reset_output_0_0 lut_$abc$22685$li079_li079_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li159_li159_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li061_li061_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li160_li160_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li080_li080_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li063_li063_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li329_li329_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li276_li276_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li330_li330_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li275_li275_input_0_2
1 1
.names reset_output_0_0 lut_$abc$44827$new_new_n1600___input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li312_li312_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li062_li062_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li129_li129_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li128_li128_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li127_li127_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li017_li017_input_0_5
1 1
.names reset_output_0_0 lut_$abc$22685$li018_li018_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li246_li246_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li245_li245_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li244_li244_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li403_li403_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li402_li402_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li425_li425_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li424_li424_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li383_li383_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li427_li427_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li386_li386_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li385_li385_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li384_li384_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li429_li429_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li428_li428_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li387_li387_input_0_2
1 1
.names reset_output_0_0 lut_$abc$44827$new_new_n1379___input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li404_li404_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li057_li057_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li141_li141_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li446_li446_input_0_5
1 1
.names reset_output_0_0 lut_$abc$22685$li405_li405_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li448_li448_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li406_li406_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li484_li484_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li482_li482_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li483_li483_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li401_li401_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li444_li444_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li466_li466_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li465_li465_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li382_li382_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li486_li486_input_0_5
1 1
.names reset_output_0_0 lut_$abc$22685$li485_li485_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li121_li121_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li487_li487_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li464_li464_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li463_li463_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li377_li377_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li460_li460_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li459_li459_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li379_li379_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li380_li380_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li378_li378_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li457_li457_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li362_li362_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li361_li361_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li249_li249_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li250_li250_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li431_li431_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li390_li390_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li479_li479_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li478_li478_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li396_li396_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li397_li397_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li481_li481_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li480_li480_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li399_li399_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li440_li440_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li439_li439_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li395_li395_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li423_li423_input_0_5
1 1
.names reset_output_0_0 lut_$abc$22685$li381_li381_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li344_li344_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li422_li422_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li376_li376_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li477_li477_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li476_li476_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li394_li394_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li442_li442_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li441_li441_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li398_li398_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li443_li443_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li400_li400_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li136_li136_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li363_li363_input_0_1
1 1
.names reset_output_0_0 lut_$abc$44827$new_new_n1164___input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li468_li468_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li205_li205_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li204_li204_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li388_li388_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li369_li369_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li370_li370_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li013_li013_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li254_li254_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li255_li255_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li253_li253_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li235_li235_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li236_li236_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li237_li237_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li273_li273_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li365_li365_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li471_li471_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li206_li206_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li207_li207_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li208_li208_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li437_li437_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li392_li392_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li393_li393_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li435_li435_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li436_li436_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li438_li438_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li125_li125_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li126_li126_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li433_li433_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li391_li391_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li124_li124_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li473_li473_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li209_li209_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li189_li189_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li169_li169_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li367_li367_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li366_li366_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li256_li256_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li368_li368_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li238_li238_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li274_li274_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li328_li328_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li292_li292_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li310_li310_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li407_li407_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li259_li259_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li462_li462_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li461_li461_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li389_li389_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li123_li123_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li426_li426_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li103_li103_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li421_li421_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li375_li375_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li420_li420_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li374_li374_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li373_li373_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li419_li419_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li434_li434_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li069_li069_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li089_li089_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li109_li109_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li130_li130_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li131_li131_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li364_li364_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li252_li252_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li251_li251_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li243_li243_input_0_2
1 1
.names reset_output_0_0 lut_$abc$44827$new_new_n1618___input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li242_li242_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li458_li458_input_0_5
1 1
.names reset_output_0_0 lut_$abc$22685$li418_li418_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li408_li408_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li371_li371_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li409_li409_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li417_li417_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li360_li360_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li248_li248_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li359_li359_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li247_li247_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li229_li229_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li475_li475_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li211_li211_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li474_li474_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li472_li472_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li470_li470_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li188_li188_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li469_li469_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li467_li467_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li148_li148_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li168_li168_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li166_li166_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li186_li186_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li146_li146_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li187_li187_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li167_li167_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li147_li147_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li416_li416_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li415_li415_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li451_li451_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li456_li456_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li070_li070_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li455_li455_input_0_5
1 1
.names reset_output_0_0 lut_$abc$22685$li090_li090_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li454_li454_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li450_li450_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li449_li449_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li358_li358_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li357_li357_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li212_li212_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li192_li192_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li172_li172_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li152_li152_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li210_li210_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li170_li170_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li190_li190_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li215_li215_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li150_li150_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li195_li195_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li175_li175_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li155_li155_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li216_li216_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li139_li139_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li138_li138_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li137_li137_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li115_li115_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li135_li135_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li075_li075_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li095_li095_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li117_li117_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li097_li097_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li077_li077_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li118_li118_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li445_li445_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li071_li071_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li091_li091_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li111_li111_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li412_li412_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li410_li410_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li411_li411_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li107_li107_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li110_li110_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li087_li087_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li067_li067_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li134_li134_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li133_li133_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li432_li432_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li430_li430_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li353_li353_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li352_li352_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li355_li355_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li354_li354_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li356_li356_input_0_5
1 1
.names reset_output_0_0 lut_$abc$22685$li234_li234_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li233_li233_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li225_li225_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li224_li224_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li414_li414_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li372_li372_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li335_li335_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li413_li413_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li241_li241_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li452_li452_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li257_li257_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li453_li453_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li258_li258_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li239_li239_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li240_li240_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li332_li332_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li333_li333_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li334_li334_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li314_li314_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li260_li260_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li296_li296_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li278_li278_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li315_li315_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li261_li261_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li279_li279_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li297_li297_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li316_li316_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li262_li262_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li298_li298_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li280_li280_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li084_li084_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li064_li064_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li104_li104_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li106_li106_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li086_li086_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li066_li066_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li105_li105_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li085_li085_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li116_li116_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li065_li065_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li076_li076_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li096_li096_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li108_li108_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li088_li088_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li068_li068_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li114_li114_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li092_li092_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li072_li072_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li112_li112_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li132_li132_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li178_li178_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li158_li158_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li198_li198_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li218_li218_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li197_li197_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li217_li217_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li157_li157_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li177_li177_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li219_li219_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li199_li199_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li179_li179_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li173_li173_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li093_li093_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li073_li073_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li113_li113_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li176_li176_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li156_li156_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li196_li196_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li174_li174_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li154_li154_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li214_li214_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li194_li194_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li151_li151_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li171_li171_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li191_li191_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li098_li098_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li078_li078_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li094_li094_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li099_li099_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li119_li119_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li183_li183_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li203_li203_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li223_li223_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li163_li163_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li182_li182_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li162_li162_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li222_li222_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li202_li202_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li201_li201_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li221_li221_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li181_li181_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li161_li161_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li220_li220_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li200_li200_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li100_li100_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li120_li120_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li140_li140_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li180_li180_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li102_li102_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li082_li082_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li122_li122_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li142_li142_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li081_li081_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li101_li101_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li143_li143_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li083_li083_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li185_li185_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li165_li165_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li145_li145_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li184_li184_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li164_li164_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li144_li144_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li149_li149_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li231_li231_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li232_li232_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li267_li267_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li321_li321_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li285_li285_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li303_li303_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li323_li323_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li269_li269_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li305_li305_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li287_li287_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li193_li193_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li213_li213_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li153_li153_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li074_li074_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li350_li350_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li336_li336_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li337_li337_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li338_li338_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li340_li340_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li339_li339_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li342_li342_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li341_li341_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li343_li343_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li345_li345_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li351_li351_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li349_li349_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li263_li263_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li318_li318_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li264_li264_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li300_li300_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li282_li282_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li265_li265_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li301_li301_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li319_li319_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li283_li283_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li266_li266_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li320_li320_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li302_li302_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li284_li284_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li268_li268_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li322_li322_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li304_li304_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li286_li286_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li325_li325_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li271_li271_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li289_li289_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li307_li307_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li326_li326_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li272_li272_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li308_li308_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li290_li290_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li270_li270_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li277_li277_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li228_li228_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li227_li227_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li226_li226_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li348_li348_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li347_li347_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li346_li346_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li324_li324_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li230_li230_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li288_li288_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li306_li306_input_0_2
1 1
.names reset_output_0_0 lut_$abc$22685$li327_li327_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li309_li309_input_0_0
1 1
.names reset_output_0_0 lut_$abc$22685$li291_li291_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li281_li281_input_0_4
1 1
.names reset_output_0_0 lut_$abc$22685$li299_li299_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li317_li317_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li293_li293_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li311_li311_input_0_3
1 1
.names reset_output_0_0 lut_$abc$22685$li294_li294_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li331_li331_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li313_li313_input_0_1
1 1
.names reset_output_0_0 lut_$abc$22685$li295_li295_input_0_1
1 1
.names ar[0]_output_0_0 lut_$abc$22685$li144_li144_input_0_4
1 1
.names ar[1]_output_0_0 lut_$abc$22685$li145_li145_input_0_3
1 1
.names ar[2]_output_0_0 lut_$abc$22685$li146_li146_input_0_0
1 1
.names ar[3]_output_0_0 lut_$abc$22685$li147_li147_input_0_3
1 1
.names ar[4]_output_0_0 lut_$abc$22685$li148_li148_input_0_2
1 1
.names ar[5]_output_0_0 lut_$abc$22685$li149_li149_input_0_3
1 1
.names ar[6]_output_0_0 lut_$abc$22685$li150_li150_input_0_0
1 1
.names ar[7]_output_0_0 lut_$abc$22685$li151_li151_input_0_2
1 1
.names ar[8]_output_0_0 lut_$abc$22685$li152_li152_input_0_2
1 1
.names ar[9]_output_0_0 lut_$abc$22685$li153_li153_input_0_0
1 1
.names ar[10]_output_0_0 lut_$abc$22685$li154_li154_input_0_3
1 1
.names ar[11]_output_0_0 lut_$abc$22685$li155_li155_input_0_0
1 1
.names ar[12]_output_0_0 lut_$abc$22685$li156_li156_input_0_0
1 1
.names ar[13]_output_0_0 lut_$abc$22685$li157_li157_input_0_0
1 1
.names ar[14]_output_0_0 lut_$abc$22685$li158_li158_input_0_3
1 1
.names ar[15]_output_0_0 lut_$abc$22685$li159_li159_input_0_3
1 1
.names ar[16]_output_0_0 lut_$abc$22685$li160_li160_input_0_3
1 1
.names ar[17]_output_0_0 lut_$abc$22685$li161_li161_input_0_2
1 1
.names ar[18]_output_0_0 lut_$abc$22685$li162_li162_input_0_1
1 1
.names ar[19]_output_0_0 lut_$abc$22685$li163_li163_input_0_3
1 1
.names ai[0]_output_0_0 lut_$abc$22685$li064_li064_input_0_4
1 1
.names ai[1]_output_0_0 lut_$abc$22685$li065_li065_input_0_0
1 1
.names ai[2]_output_0_0 lut_$abc$22685$li066_li066_input_0_0
1 1
.names ai[3]_output_0_0 lut_$abc$22685$li067_li067_input_0_1
1 1
.names ai[4]_output_0_0 lut_$abc$22685$li068_li068_input_0_1
1 1
.names ai[5]_output_0_0 lut_$abc$22685$li069_li069_input_0_1
1 1
.names ai[6]_output_0_0 lut_$abc$22685$li070_li070_input_0_4
1 1
.names ai[7]_output_0_0 lut_$abc$22685$li071_li071_input_0_4
1 1
.names ai[8]_output_0_0 lut_$abc$22685$li072_li072_input_0_4
1 1
.names ai[9]_output_0_0 lut_$abc$22685$li073_li073_input_0_4
1 1
.names ai[10]_output_0_0 lut_$abc$22685$li074_li074_input_0_1
1 1
.names ai[11]_output_0_0 lut_$abc$22685$li075_li075_input_0_2
1 1
.names ai[12]_output_0_0 lut_$abc$22685$li076_li076_input_0_4
1 1
.names ai[13]_output_0_0 lut_$abc$22685$li077_li077_input_0_2
1 1
.names ai[14]_output_0_0 lut_$abc$22685$li078_li078_input_0_2
1 1
.names ai[15]_output_0_0 lut_$abc$22685$li079_li079_input_0_2
1 1
.names ai[16]_output_0_0 lut_$abc$22685$li080_li080_input_0_0
1 1
.names ai[17]_output_0_0 lut_$abc$22685$li081_li081_input_0_2
1 1
.names ai[18]_output_0_0 lut_$abc$22685$li082_li082_input_0_4
1 1
.names ai[19]_output_0_0 lut_$abc$22685$li083_li083_input_0_0
1 1
.names br[0]_output_0_0 lut_$abc$22685$li278_li278_input_0_0
1 1
.names br[1]_output_0_0 lut_$abc$22685$li279_li279_input_0_4
1 1
.names br[2]_output_0_0 lut_$abc$22685$li280_li280_input_0_0
1 1
.names br[3]_output_0_0 lut_$abc$22685$li281_li281_input_0_0
1 1
.names br[4]_output_0_0 lut_$abc$22685$li282_li282_input_0_4
1 1
.names br[5]_output_0_0 lut_$abc$22685$li283_li283_input_0_1
1 1
.names br[6]_output_0_0 lut_$abc$22685$li284_li284_input_0_4
1 1
.names br[7]_output_0_0 lut_$abc$22685$li285_li285_input_0_2
1 1
.names br[8]_output_0_0 lut_$abc$22685$li286_li286_input_0_0
1 1
.names br[9]_output_0_0 lut_$abc$22685$li287_li287_input_0_2
1 1
.names br[10]_output_0_0 lut_$abc$22685$li288_li288_input_0_4
1 1
.names br[11]_output_0_0 lut_$abc$22685$li289_li289_input_0_0
1 1
.names br[12]_output_0_0 lut_$abc$22685$li290_li290_input_0_3
1 1
.names br[13]_output_0_0 lut_$abc$22685$li291_li291_input_0_2
1 1
.names br[14]_output_0_0 lut_$abc$22685$li292_li292_input_0_2
1 1
.names br[15]_output_0_0 lut_$abc$22685$li293_li293_input_0_1
1 1
.names br[16]_output_0_0 lut_$abc$22685$li294_li294_input_0_3
1 1
.names br[17]_output_0_0 lut_$abc$22685$li295_li295_input_0_4
1 1
.names bi[0]_output_0_0 lut_$abc$22685$li224_li224_input_0_1
1 1
.names bi[1]_output_0_0 lut_$abc$22685$li225_li225_input_0_0
1 1
.names bi[2]_output_0_0 lut_$abc$22685$li226_li226_input_0_3
1 1
.names bi[3]_output_0_0 lut_$abc$22685$li227_li227_input_0_1
1 1
.names bi[4]_output_0_0 lut_$abc$22685$li228_li228_input_0_3
1 1
.names bi[5]_output_0_0 lut_$abc$22685$li229_li229_input_0_0
1 1
.names bi[6]_output_0_0 lut_$abc$22685$li230_li230_input_0_3
1 1
.names bi[7]_output_0_0 lut_$abc$22685$li231_li231_input_0_1
1 1
.names bi[8]_output_0_0 lut_$abc$22685$li232_li232_input_0_3
1 1
.names bi[9]_output_0_0 lut_$abc$22685$li233_li233_input_0_2
1 1
.names bi[10]_output_0_0 lut_$abc$22685$li234_li234_input_0_1
1 1
.names bi[11]_output_0_0 lut_$abc$22685$li235_li235_input_0_4
1 1
.names bi[12]_output_0_0 lut_$abc$22685$li236_li236_input_0_2
1 1
.names bi[13]_output_0_0 lut_$abc$22685$li237_li237_input_0_1
1 1
.names bi[14]_output_0_0 lut_$abc$22685$li238_li238_input_0_4
1 1
.names bi[15]_output_0_0 lut_$abc$22685$li239_li239_input_0_0
1 1
.names bi[16]_output_0_0 lut_$abc$22685$li240_li240_input_0_4
1 1
.names bi[17]_output_0_0 lut_$abc$22685$li241_li241_input_0_1
1 1
.names dffre_pr[0]_output_0_0 pr[0]_input_0_0
1 1
.names dffre_pr[1]_output_0_0 pr[1]_input_0_0
1 1
.names dffre_pr[2]_output_0_0 pr[2]_input_0_0
1 1
.names dffre_pr[3]_output_0_0 pr[3]_input_0_0
1 1
.names dffre_pr[4]_output_0_0 pr[4]_input_0_0
1 1
.names dffre_pr[5]_output_0_0 pr[5]_input_0_0
1 1
.names dffre_pr[6]_output_0_0 pr[6]_input_0_0
1 1
.names dffre_pr[7]_output_0_0 pr[7]_input_0_0
1 1
.names dffre_pr[8]_output_0_0 pr[8]_input_0_0
1 1
.names dffre_pr[9]_output_0_0 pr[9]_input_0_0
1 1
.names dffre_pr[10]_output_0_0 pr[10]_input_0_0
1 1
.names dffre_pr[11]_output_0_0 pr[11]_input_0_0
1 1
.names dffre_pr[12]_output_0_0 pr[12]_input_0_0
1 1
.names dffre_pr[13]_output_0_0 pr[13]_input_0_0
1 1
.names dffre_pr[14]_output_0_0 pr[14]_input_0_0
1 1
.names dffre_pr[15]_output_0_0 pr[15]_input_0_0
1 1
.names dffre_pr[16]_output_0_0 pr[16]_input_0_0
1 1
.names dffre_pr[17]_output_0_0 pr[17]_input_0_0
1 1
.names dffre_pr[18]_output_0_0 pr[18]_input_0_0
1 1
.names dffre_pr[19]_output_0_0 pr[19]_input_0_0
1 1
.names dffre_pr[20]_output_0_0 pr[20]_input_0_0
1 1
.names dffre_pr[21]_output_0_0 pr[21]_input_0_0
1 1
.names dffre_pr[22]_output_0_0 pr[22]_input_0_0
1 1
.names dffre_pr[23]_output_0_0 pr[23]_input_0_0
1 1
.names dffre_pr[24]_output_0_0 pr[24]_input_0_0
1 1
.names dffre_pr[25]_output_0_0 pr[25]_input_0_0
1 1
.names dffre_pr[26]_output_0_0 pr[26]_input_0_0
1 1
.names dffre_pr[27]_output_0_0 pr[27]_input_0_0
1 1
.names dffre_pr[28]_output_0_0 pr[28]_input_0_0
1 1
.names dffre_pr[29]_output_0_0 pr[29]_input_0_0
1 1
.names dffre_pr[30]_output_0_0 pr[30]_input_0_0
1 1
.names dffre_pr[31]_output_0_0 pr[31]_input_0_0
1 1
.names dffre_pr[32]_output_0_0 pr[32]_input_0_0
1 1
.names dffre_pr[33]_output_0_0 pr[33]_input_0_0
1 1
.names dffre_pr[34]_output_0_0 pr[34]_input_0_0
1 1
.names dffre_pr[35]_output_0_0 pr[35]_input_0_0
1 1
.names dffre_pr[36]_output_0_0 pr[36]_input_0_0
1 1
.names dffre_pr[37]_output_0_0 pr[37]_input_0_0
1 1
.names dffre_pr[38]_output_0_0 pr[38]_input_0_0
1 1
.names dffre_pi[0]_output_0_0 pi[0]_input_0_0
1 1
.names dffre_pi[1]_output_0_0 pi[1]_input_0_0
1 1
.names dffre_pi[2]_output_0_0 pi[2]_input_0_0
1 1
.names dffre_pi[3]_output_0_0 pi[3]_input_0_0
1 1
.names dffre_pi[4]_output_0_0 pi[4]_input_0_0
1 1
.names dffre_pi[5]_output_0_0 pi[5]_input_0_0
1 1
.names dffre_pi[6]_output_0_0 pi[6]_input_0_0
1 1
.names dffre_pi[7]_output_0_0 pi[7]_input_0_0
1 1
.names dffre_pi[8]_output_0_0 pi[8]_input_0_0
1 1
.names dffre_pi[9]_output_0_0 pi[9]_input_0_0
1 1
.names dffre_pi[10]_output_0_0 pi[10]_input_0_0
1 1
.names dffre_pi[11]_output_0_0 pi[11]_input_0_0
1 1
.names dffre_pi[12]_output_0_0 pi[12]_input_0_0
1 1
.names dffre_pi[13]_output_0_0 pi[13]_input_0_0
1 1
.names dffre_pi[14]_output_0_0 pi[14]_input_0_0
1 1
.names dffre_pi[15]_output_0_0 pi[15]_input_0_0
1 1
.names dffre_pi[16]_output_0_0 pi[16]_input_0_0
1 1
.names dffre_pi[17]_output_0_0 pi[17]_input_0_0
1 1
.names dffre_pi[18]_output_0_0 pi[18]_input_0_0
1 1
.names dffre_pi[19]_output_0_0 pi[19]_input_0_0
1 1
.names dffre_pi[20]_output_0_0 pi[20]_input_0_0
1 1
.names dffre_pi[21]_output_0_0 pi[21]_input_0_0
1 1
.names dffre_pi[22]_output_0_0 pi[22]_input_0_0
1 1
.names dffre_pi[23]_output_0_0 pi[23]_input_0_0
1 1
.names dffre_pi[24]_output_0_0 pi[24]_input_0_0
1 1
.names dffre_pi[25]_output_0_0 pi[25]_input_0_0
1 1
.names dffre_pi[26]_output_0_0 pi[26]_input_0_0
1 1
.names dffre_pi[27]_output_0_0 pi[27]_input_0_0
1 1
.names dffre_pi[28]_output_0_0 pi[28]_input_0_0
1 1
.names dffre_pi[29]_output_0_0 pi[29]_input_0_0
1 1
.names dffre_pi[30]_output_0_0 pi[30]_input_0_0
1 1
.names dffre_pi[31]_output_0_0 pi[31]_input_0_0
1 1
.names dffre_pi[32]_output_0_0 pi[32]_input_0_0
1 1
.names dffre_pi[33]_output_0_0 pi[33]_input_0_0
1 1
.names dffre_pi[34]_output_0_0 pi[34]_input_0_0
1 1
.names dffre_pi[35]_output_0_0 pi[35]_input_0_0
1 1
.names dffre_pi[36]_output_0_0 pi[36]_input_0_0
1 1
.names dffre_pi[37]_output_0_0 pi[37]_input_0_0
1 1
.names dffre_pi[38]_output_0_0 pi[38]_input_0_0
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_3_0
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_0
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_1
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_2
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_2_0
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_0
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_1
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_2
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_2_0
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_0
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_1
1 1
.names lut_$false_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_2
1 1
.names lut_$false_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_input_0_0
1 1
.names lut_$false_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_input_0_0
1 1
.names lut_$false_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_input_0_0
1 1
.names lut_$false_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_input_1_0
1 1
.names lut_$false_output_0_0 adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_0_0
1 1
.names lut_$false_output_0_0 adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_1_0
1 1
.names lut_$false_output_0_0 adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_0_0
1 1
.names lut_$false_output_0_0 adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_1_0
1 1
.names lut_$false_output_0_0 adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_0_0
1 1
.names lut_$false_output_0_0 adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_1_0
1 1
.names lut_$true_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_2_0
1 1
.names lut_$true_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_3_0
1 1
.names lut_$true_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_3_0
1 1
.names lut_$true_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_input_1_0
1 1
.names lut_$true_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_addcommon[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_addcommon[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_addr[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_addr[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_addi[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_addi[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[34]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[33]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[37]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[35]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[36]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[36]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[38]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[37]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[35]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[33]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[34]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[32]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[34]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[37]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[36]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[38]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[32]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[32]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[33]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[37]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[37]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[38]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[33]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[35]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[34]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[36]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[36]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[38]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[38]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[32]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[35]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_commonr2[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pi[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pi[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_pr[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_pr[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_dd[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_ddd[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dd[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_dddd[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dd[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_ddd[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_dddd[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ar_d[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_ai_d[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_ddd[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_common[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_common[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_bi_d[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_ddd[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_dd[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_br_d[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_br_d[17]_input_2_0
1 1
.names lut_$abc$22685$li000_li000_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_output_0_0 lut_$abc$44827$new_new_n1607___input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_output_0_0 lut_$abc$22685$li353_li353_input_0_3
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_output_0_0 lut_$abc$22685$li352_li352_input_0_3
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_output_0_0 lut_$abc$44827$new_new_n1662___input_0_3
1 1
.names lut_$abc$22685$li001_li001_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_output_0_0 lut_$abc$44827$new_new_n1607___input_0_2
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_output_0_0 lut_$abc$22685$li353_li353_input_0_2
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_output_0_0 lut_$abc$44827$new_new_n1662___input_0_5
1 1
.names lut_$abc$22685$li002_li002_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_output_0_0 lut_$abc$44827$new_new_n1607___input_0_5
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_output_0_0 lut_$abc$44827$new_new_n1662___input_0_1
1 1
.names lut_$abc$22685$li003_li003_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_output_0_0 lut_$abc$44827$new_new_n1608___input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_output_0_0 lut_$abc$22685$li355_li355_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_output_0_0 lut_$abc$22685$li356_li356_input_0_0
1 1
.names lut_$abc$22685$li004_li004_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_output_0_0 lut_$abc$44827$new_new_n1608___input_0_3
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_output_0_0 lut_$abc$22685$li356_li356_input_0_4
1 1
.names lut_$abc$22685$li005_li005_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0 lut_$abc$44827$new_new_n1639___input_0_2
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0 lut_$abc$44827$new_new_n1628___input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0 lut_$abc$44827$new_new_n1609___input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0 lut_$abc$22685$li358_li358_input_0_2
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0 lut_$abc$22685$li357_li357_input_0_4
1 1
.names lut_$abc$22685$li006_li006_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_output_0_0 lut_$abc$44827$new_new_n1625___input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_output_0_0 lut_$abc$44827$new_new_n1626___input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_output_0_0 lut_$abc$44827$new_new_n1609___input_0_3
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_output_0_0 lut_$abc$22685$li358_li358_input_0_3
1 1
.names lut_$abc$22685$li007_li007_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0 lut_$abc$44827$new_new_n1610___input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0 lut_$abc$44827$new_new_n1624___input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0 lut_$abc$44827$new_new_n1626___input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0 lut_$abc$22685$li360_li360_input_0_3
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0 lut_$abc$22685$li359_li359_input_0_1
1 1
.names lut_$abc$22685$li008_li008_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_output_0_0 lut_$abc$44827$new_new_n1610___input_0_2
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_output_0_0 lut_$abc$44827$new_new_n1624___input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_output_0_0 lut_$abc$44827$new_new_n1626___input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_output_0_0 lut_$abc$22685$li360_li360_input_0_1
1 1
.names lut_$abc$22685$li009_li009_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0 lut_$abc$22685$li362_li362_input_0_2
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0 lut_$abc$22685$li361_li361_input_0_2
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0 lut_$abc$44827$new_new_n1624___input_0_2
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0 lut_$abc$44827$new_new_n1637___input_0_3
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0 lut_$abc$44827$new_new_n1627___input_0_3
1 1
.names lut_$abc$22685$li010_li010_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_output_0_0 lut_$abc$22685$li362_li362_input_0_3
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_output_0_0 lut_$abc$44827$new_new_n1625___input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_output_0_0 lut_$abc$44827$new_new_n1637___input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_output_0_0 lut_$abc$44827$new_new_n1627___input_0_1
1 1
.names lut_$abc$22685$li011_li011_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0 lut_$abc$22685$li363_li363_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0 lut_$abc$44827$new_new_n1636___input_0_5
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0 lut_$abc$44827$new_new_n1638___input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0 lut_$abc$44827$new_new_n1629___input_0_1
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0 lut_$abc$22685$li364_li364_input_0_4
1 1
.names lut_$abc$22685$li012_li012_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_output_0_0 lut_$abc$44827$new_new_n1636___input_0_3
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_output_0_0 lut_$abc$44827$new_new_n1638___input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_output_0_0 lut_$abc$44827$new_new_n1629___input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_output_0_0 lut_$abc$22685$li364_li364_input_0_5
1 1
.names lut_$abc$22685$li013_li013_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_output_0_0 lut_$abc$44827$new_new_n1636___input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_output_0_0 lut_$abc$44827$new_new_n1638___input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_output_0_0 lut_$abc$22685$li365_li365_input_0_0
1 1
.names lut_$abc$22685$li014_li014_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_output_0_0 lut_$abc$44827$new_new_n1648___input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_output_0_0 lut_$abc$44827$new_new_n1647___input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_output_0_0 lut_$abc$22685$li367_li367_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_output_0_0 lut_$abc$22685$li366_li366_input_0_1
1 1
.names lut_$abc$22685$li015_li015_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_output_0_0 lut_$abc$44827$new_new_n1648___input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_output_0_0 lut_$abc$44827$new_new_n1647___input_0_4
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_output_0_0 lut_$abc$22685$li367_li367_input_0_3
1 1
.names lut_$abc$22685$li016_li016_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_output_0_0 lut_$abc$44827$new_new_n1649___input_0_2
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_output_0_0 lut_$abc$22685$li368_li368_input_0_4
1 1
.names lut_$abc$22685$li017_li017_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_output_0_0 lut_$abc$22685$li369_li369_input_0_3
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_output_0_0 lut_$abc$22685$li370_li370_input_0_3
1 1
.names lut_$abc$22685$li018_li018_output_0_0 dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_0_0
1 1
.names dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_output_0_0 lut_$abc$22685$li370_li370_input_0_2
1 1
.names lut_$abc$22685$li019_li019_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_output_0_0 lut_$abc$44827$new_new_n1427___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_output_0_0 lut_$abc$44827$new_new_n1430___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_output_0_0 lut_$abc$44827$new_new_n1431___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_output_0_0 lut_$abc$22685$li467_li467_input_0_1
1 1
.names lut_$abc$22685$li020_li020_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0 lut_$abc$22685$li468_li468_input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0 lut_$abc$44827$new_new_n1430___input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0 lut_$abc$44827$new_new_n1431___input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0 lut_$abc$44827$new_new_n1434___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0 lut_$abc$44827$new_new_n1429___input_0_3
1 1
.names lut_$abc$22685$li021_li021_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_output_0_0 lut_$abc$44827$new_new_n1434___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_output_0_0 lut_$abc$44827$new_new_n1437___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_output_0_0 lut_$abc$44827$new_new_n1429___input_0_0
1 1
.names lut_$abc$22685$li022_li022_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_output_0_0 lut_$abc$44827$new_new_n1436___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_output_0_0 lut_$abc$44827$new_new_n1445___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_output_0_0 lut_$abc$44827$new_new_n1439___input_0_3
1 1
.names lut_$abc$22685$li023_li023_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_output_0_0 lut_$abc$44827$new_new_n1439___input_0_4
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_output_0_0 lut_$abc$44827$new_new_n1456___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_output_0_0 lut_$abc$44827$new_new_n1447___input_0_1
1 1
.names lut_$abc$22685$li024_li024_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_output_0_0 lut_$abc$44827$new_new_n1449___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_output_0_0 lut_$abc$44827$new_new_n1456___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_output_0_0 lut_$abc$44827$new_new_n1446___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_output_0_0 lut_$abc$44827$new_new_n1451___input_0_2
1 1
.names lut_$abc$22685$li025_li025_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_output_0_0 lut_$abc$44827$new_new_n1453___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_output_0_0 lut_$abc$44827$new_new_n1449___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_output_0_0 lut_$abc$44827$new_new_n1457___input_0_5
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_output_0_0 lut_$abc$44827$new_new_n1451___input_0_4
1 1
.names lut_$abc$22685$li026_li026_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_output_0_0 lut_$abc$44827$new_new_n1460___input_0_4
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_output_0_0 lut_$abc$44827$new_new_n1453___input_0_4
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_output_0_0 lut_$abc$44827$new_new_n1458___input_0_0
1 1
.names lut_$abc$22685$li027_li027_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_output_0_0 lut_$abc$44827$new_new_n1462___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_output_0_0 lut_$abc$44827$new_new_n1460___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_output_0_0 lut_$abc$44827$new_new_n1458___input_0_4
1 1
.names lut_$abc$22685$li028_li028_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_output_0_0 lut_$abc$44827$new_new_n1469___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_output_0_0 lut_$abc$44827$new_new_n1465___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_output_0_0 lut_$abc$44827$new_new_n1463___input_0_3
1 1
.names lut_$abc$22685$li029_li029_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_output_0_0 lut_$abc$44827$new_new_n1471___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_output_0_0 lut_$abc$44827$new_new_n1469___input_0_5
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_output_0_0 lut_$abc$44827$new_new_n1465___input_0_5
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_output_0_0 lut_$abc$44827$new_new_n1477___input_0_5
1 1
.names lut_$abc$22685$li030_li030_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_output_0_0 lut_$abc$44827$new_new_n1474___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_output_0_0 lut_$abc$44827$new_new_n1476___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_output_0_0 lut_$abc$44827$new_new_n1477___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_output_0_0 lut_$abc$44827$new_new_n1472___input_0_3
1 1
.names lut_$abc$22685$li031_li031_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_output_0_0 lut_$abc$44827$new_new_n1481___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_output_0_0 lut_$abc$44827$new_new_n1474___input_0_5
1 1
.names lut_$abc$22685$li032_li032_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_output_0_0 lut_$abc$44827$new_new_n1486___input_0_2
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_output_0_0 lut_$abc$44827$new_new_n1480___input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_output_0_0 lut_$abc$44827$new_new_n1487___input_0_2
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_output_0_0 lut_$abc$44827$new_new_n1484___input_0_0
1 1
.names lut_$abc$22685$li033_li033_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_output_0_0 lut_$abc$44827$new_new_n1489___input_0_4
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_output_0_0 lut_$abc$44827$new_new_n1483___input_0_3
1 1
.names lut_$abc$22685$li034_li034_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_output_0_0 lut_$abc$44827$new_new_n1490___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_output_0_0 lut_$abc$44827$new_new_n1494___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_output_0_0 lut_$abc$44827$new_new_n1492___input_0_4
1 1
.names lut_$abc$22685$li035_li035_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_output_0_0 lut_$abc$44827$new_new_n1495___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_output_0_0 lut_$abc$44827$new_new_n1499___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_output_0_0 lut_$abc$44827$new_new_n1492___input_0_3
1 1
.names lut_$abc$22685$li036_li036_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_output_0_0 lut_$abc$44827$new_new_n1495___input_0_4
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_output_0_0 lut_$abc$44827$new_new_n1503___input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_output_0_0 lut_$abc$44827$new_new_n1500___input_0_3
1 1
.names lut_$abc$22685$li037_li037_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_output_0_0 lut_$abc$44827$new_new_n1503___input_0_2
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_output_0_0 lut_$abc$44827$new_new_n1502___input_0_2
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_output_0_0 lut_$abc$44827$new_new_n1500___input_0_0
1 1
.names lut_$abc$22685$li038_li038_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_output_0_0 lut_$abc$44827$new_new_n1505___input_0_2
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_output_0_0 lut_$abc$44827$new_new_n1502___input_0_5
1 1
.names lut_$abc$22685$li039_li039_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_output_0_0 lut_$abc$44827$new_new_n1506___input_0_2
1 1
.names lut_$abc$22685$li040_li040_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_output_0_0 lut_$abc$22685$li429_li429_input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_output_0_0 lut_$abc$22685$li428_li428_input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_output_0_0 lut_$abc$44827$new_new_n1300___input_0_5
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_output_0_0 lut_$abc$44827$new_new_n1302___input_0_5
1 1
.names lut_$abc$22685$li041_li041_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0 lut_$abc$44827$new_new_n1300___input_0_4
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0 lut_$abc$44827$new_new_n1302___input_0_4
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0 lut_$abc$44827$new_new_n1298___input_0_4
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0 lut_$abc$44827$new_new_n1306___input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0 lut_$abc$44827$new_new_n1304___input_0_4
1 1
.names lut_$abc$22685$li042_li042_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_output_0_0 lut_$abc$44827$new_new_n1308___input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_output_0_0 lut_$abc$44827$new_new_n1306___input_0_5
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_output_0_0 lut_$abc$44827$new_new_n1304___input_0_5
1 1
.names lut_$abc$22685$li043_li043_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_output_0_0 lut_$abc$44827$new_new_n1309___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_output_0_0 lut_$abc$44827$new_new_n1315___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_output_0_0 lut_$abc$44827$new_new_n1312___input_0_5
1 1
.names lut_$abc$22685$li044_li044_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_output_0_0 lut_$abc$44827$new_new_n1312___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_output_0_0 lut_$abc$44827$new_new_n1318___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_output_0_0 lut_$abc$44827$new_new_n1317___input_0_4
1 1
.names lut_$abc$22685$li045_li045_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_output_0_0 lut_$abc$44827$new_new_n1320___input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_output_0_0 lut_$abc$44827$new_new_n1318___input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_output_0_0 lut_$abc$44827$new_new_n1317___input_0_0
1 1
.names lut_$abc$22685$li046_li046_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_output_0_0 lut_$abc$44827$new_new_n1321___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_output_0_0 lut_$abc$44827$new_new_n1324___input_0_2
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_output_0_0 lut_$abc$44827$new_new_n1325___input_0_3
1 1
.names lut_$abc$22685$li047_li047_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_output_0_0 lut_$abc$44827$new_new_n1324___input_0_5
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_output_0_0 lut_$abc$44827$new_new_n1332___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_output_0_0 lut_$abc$44827$new_new_n1325___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_output_0_0 lut_$abc$44827$new_new_n1327___input_0_3
1 1
.names lut_$abc$22685$li048_li048_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0 lut_$abc$44827$new_new_n1335___input_0_2
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0 lut_$abc$44827$new_new_n1337___input_0_2
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0 lut_$abc$44827$new_new_n1327___input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0 lut_$abc$44827$new_new_n1330___input_0_4
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0 lut_$abc$44827$new_new_n1333___input_0_3
1 1
.names lut_$abc$22685$li049_li049_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_output_0_0 lut_$abc$44827$new_new_n1329___input_0_2
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_output_0_0 lut_$abc$44827$new_new_n1348___input_0_5
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_output_0_0 lut_$abc$44827$new_new_n1338___input_0_3
1 1
.names lut_$abc$22685$li050_li050_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_output_0_0 lut_$abc$44827$new_new_n1343___input_0_2
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_output_0_0 lut_$abc$44827$new_new_n1339___input_0_2
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_output_0_0 lut_$abc$44827$new_new_n1348___input_0_1
1 1
.names lut_$abc$22685$li051_li051_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_output_0_0 lut_$abc$44827$new_new_n1345___input_0_5
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_output_0_0 lut_$abc$44827$new_new_n1349___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_output_0_0 lut_$abc$44827$new_new_n1342___input_0_1
1 1
.names lut_$abc$22685$li052_li052_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_output_0_0 lut_$abc$44827$new_new_n1352___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_output_0_0 lut_$abc$44827$new_new_n1345___input_0_3
1 1
.names lut_$abc$22685$li053_li053_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_output_0_0 lut_$abc$44827$new_new_n1361___input_0_5
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_output_0_0 lut_$abc$44827$new_new_n1358___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_output_0_0 lut_$abc$44827$new_new_n1355___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_output_0_0 lut_$abc$44827$new_new_n1351___input_0_2
1 1
.names lut_$abc$22685$li054_li054_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_output_0_0 lut_$abc$44827$new_new_n1354___input_0_4
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_output_0_0 lut_$abc$44827$new_new_n1359___input_0_4
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_output_0_0 lut_$abc$44827$new_new_n1364___input_0_4
1 1
.names lut_$abc$22685$li055_li055_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0 lut_$abc$44827$new_new_n1368___input_0_4
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0 lut_$abc$44827$new_new_n1363___input_0_4
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0 lut_$abc$44827$new_new_n1359___input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0 lut_$abc$44827$new_new_n1367___input_0_2
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0 lut_$abc$44827$new_new_n1365___input_0_0
1 1
.names lut_$abc$22685$li056_li056_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_output_0_0 lut_$abc$44827$new_new_n1362___input_0_1
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_output_0_0 lut_$abc$44827$new_new_n1371___input_0_0
1 1
.names lut_$abc$22685$li057_li057_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_output_0_0 lut_$abc$44827$new_new_n1372___input_0_3
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_output_0_0 lut_$abc$44827$new_new_n1375___input_0_3
1 1
.names lut_$abc$22685$li058_li058_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_output_0_0 lut_$abc$44827$new_new_n1376___input_0_2
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_output_0_0 lut_$abc$44827$new_new_n1382___input_0_2
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_output_0_0 lut_$abc$44827$new_new_n1378___input_0_0
1 1
.names lut_$abc$22685$li059_li059_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_output_0_0 lut_$abc$44827$new_new_n1378___input_0_4
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_output_0_0 lut_$abc$44827$new_new_n1383___input_0_0
1 1
.names lut_$abc$22685$li060_li060_output_0_0 dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_0_0
1 1
.names dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_output_0_0 lut_$abc$44827$new_new_n1383___input_0_1
1 1
.names lut_$abc$22685$li061_li061_output_0_0 dffre_addcommon[20]_input_0_0
1 1
.names dffre_addcommon[20]_output_0_0 lut_$abc$22685$li017_li017_input_0_4
1 1
.names dffre_addcommon[20]_output_0_0 lut_$abc$22685$li018_li018_input_0_2
1 1
.names dffre_addcommon[20]_output_0_0 lut_$abc$44827$new_new_n1690___input_0_0
1 1
.names dffre_addcommon[20]_output_0_0 lut_$abc$22685$li013_li013_input_0_3
1 1
.names dffre_addcommon[20]_output_0_0 lut_$abc$44827$new_new_n1618___input_0_4
1 1
.names lut_$abc$22685$li062_li062_output_0_0 dffre_addi[18]_input_0_0
1 1
.names dffre_addi[18]_output_0_0 lut_$abc$44827$new_new_n1161___input_0_2
1 1
.names dffre_addi[18]_output_0_0 lut_$abc$22685$li057_li057_input_0_3
1 1
.names dffre_addi[18]_output_0_0 lut_$abc$44827$new_new_n1164___input_0_3
1 1
.names lut_$abc$22685$li063_li063_output_0_0 dffre_addr[18]_input_0_0
1 1
.names dffre_addr[18]_output_0_0 lut_$abc$44827$new_new_n1600___input_0_2
1 1
.names lut_$abc$22685$li064_li064_output_0_0 dffre_ai_d[0]_input_0_0
1 1
.names dffre_ai_d[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_input_0_3
1 1
.names dffre_ai_d[0]_output_0_0 lut_$abc$22685$li084_li084_input_0_0
1 1
.names lut_$abc$22685$li065_li065_output_0_0 dffre_ai_d[1]_input_0_0
1 1
.names dffre_ai_d[1]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_input_0_4
1 1
.names dffre_ai_d[1]_output_0_0 lut_$abc$22685$li085_li085_input_0_3
1 1
.names lut_$abc$22685$li066_li066_output_0_0 dffre_ai_d[2]_input_0_0
1 1
.names dffre_ai_d[2]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_input_0_0
1 1
.names dffre_ai_d[2]_output_0_0 lut_$abc$22685$li086_li086_input_0_1
1 1
.names lut_$abc$22685$li067_li067_output_0_0 dffre_ai_d[3]_input_0_0
1 1
.names dffre_ai_d[3]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_input_0_2
1 1
.names dffre_ai_d[3]_output_0_0 lut_$abc$22685$li087_li087_input_0_4
1 1
.names lut_$abc$22685$li068_li068_output_0_0 dffre_ai_d[4]_input_0_0
1 1
.names dffre_ai_d[4]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_input_0_2
1 1
.names dffre_ai_d[4]_output_0_0 lut_$abc$22685$li088_li088_input_0_0
1 1
.names lut_$abc$22685$li069_li069_output_0_0 dffre_ai_d[5]_input_0_0
1 1
.names dffre_ai_d[5]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_input_0_1
1 1
.names dffre_ai_d[5]_output_0_0 lut_$abc$22685$li089_li089_input_0_0
1 1
.names lut_$abc$22685$li070_li070_output_0_0 dffre_ai_d[6]_input_0_0
1 1
.names dffre_ai_d[6]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_input_0_4
1 1
.names dffre_ai_d[6]_output_0_0 lut_$abc$22685$li090_li090_input_0_2
1 1
.names lut_$abc$22685$li071_li071_output_0_0 dffre_ai_d[7]_input_0_0
1 1
.names dffre_ai_d[7]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_input_0_1
1 1
.names dffre_ai_d[7]_output_0_0 lut_$abc$22685$li091_li091_input_0_1
1 1
.names lut_$abc$22685$li072_li072_output_0_0 dffre_ai_d[8]_input_0_0
1 1
.names dffre_ai_d[8]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_input_0_3
1 1
.names dffre_ai_d[8]_output_0_0 lut_$abc$22685$li092_li092_input_0_0
1 1
.names lut_$abc$22685$li073_li073_output_0_0 dffre_ai_d[9]_input_0_0
1 1
.names dffre_ai_d[9]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_input_0_3
1 1
.names dffre_ai_d[9]_output_0_0 lut_$abc$22685$li093_li093_input_0_0
1 1
.names lut_$abc$22685$li074_li074_output_0_0 dffre_ai_d[10]_input_0_0
1 1
.names dffre_ai_d[10]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_input_0_1
1 1
.names dffre_ai_d[10]_output_0_0 lut_$abc$22685$li094_li094_input_0_4
1 1
.names lut_$abc$22685$li075_li075_output_0_0 dffre_ai_d[11]_input_0_0
1 1
.names dffre_ai_d[11]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_input_0_1
1 1
.names dffre_ai_d[11]_output_0_0 lut_$abc$22685$li095_li095_input_0_3
1 1
.names lut_$abc$22685$li076_li076_output_0_0 dffre_ai_d[12]_input_0_0
1 1
.names dffre_ai_d[12]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_input_0_2
1 1
.names dffre_ai_d[12]_output_0_0 lut_$abc$22685$li096_li096_input_0_3
1 1
.names lut_$abc$22685$li077_li077_output_0_0 dffre_ai_d[13]_input_0_0
1 1
.names dffre_ai_d[13]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_input_0_2
1 1
.names dffre_ai_d[13]_output_0_0 lut_$abc$22685$li097_li097_input_0_3
1 1
.names lut_$abc$22685$li078_li078_output_0_0 dffre_ai_d[14]_input_0_0
1 1
.names dffre_ai_d[14]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_input_0_4
1 1
.names dffre_ai_d[14]_output_0_0 lut_$abc$22685$li098_li098_input_0_0
1 1
.names lut_$abc$22685$li079_li079_output_0_0 dffre_ai_d[15]_input_0_0
1 1
.names dffre_ai_d[15]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_input_0_3
1 1
.names dffre_ai_d[15]_output_0_0 lut_$abc$22685$li099_li099_input_0_3
1 1
.names lut_$abc$22685$li080_li080_output_0_0 dffre_ai_d[16]_input_0_0
1 1
.names dffre_ai_d[16]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_input_0_2
1 1
.names dffre_ai_d[16]_output_0_0 lut_$abc$22685$li100_li100_input_0_2
1 1
.names lut_$abc$22685$li081_li081_output_0_0 dffre_ai_d[17]_input_0_0
1 1
.names dffre_ai_d[17]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_input_0_1
1 1
.names dffre_ai_d[17]_output_0_0 lut_$abc$22685$li101_li101_input_0_3
1 1
.names lut_$abc$22685$li082_li082_output_0_0 dffre_ai_d[18]_input_0_0
1 1
.names dffre_ai_d[18]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_input_0_1
1 1
.names dffre_ai_d[18]_output_0_0 lut_$abc$22685$li102_li102_input_0_1
1 1
.names lut_$abc$22685$li083_li083_output_0_0 dffre_ai_d[19]_input_0_0
1 1
.names dffre_ai_d[19]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_0
1 1
.names dffre_ai_d[19]_output_0_0 lut_$abc$22685$li061_li061_input_0_0
1 1
.names dffre_ai_d[19]_output_0_0 lut_$abc$22685$li103_li103_input_0_3
1 1
.names lut_$abc$22685$li084_li084_output_0_0 dffre_ai_dd[0]_input_0_0
1 1
.names dffre_ai_dd[0]_output_0_0 lut_$abc$22685$li104_li104_input_0_0
1 1
.names lut_$abc$22685$li085_li085_output_0_0 dffre_ai_dd[1]_input_0_0
1 1
.names dffre_ai_dd[1]_output_0_0 lut_$abc$22685$li105_li105_input_0_2
1 1
.names lut_$abc$22685$li086_li086_output_0_0 dffre_ai_dd[2]_input_0_0
1 1
.names dffre_ai_dd[2]_output_0_0 lut_$abc$22685$li106_li106_input_0_1
1 1
.names lut_$abc$22685$li087_li087_output_0_0 dffre_ai_dd[3]_input_0_0
1 1
.names dffre_ai_dd[3]_output_0_0 lut_$abc$22685$li107_li107_input_0_4
1 1
.names lut_$abc$22685$li088_li088_output_0_0 dffre_ai_dd[4]_input_0_0
1 1
.names dffre_ai_dd[4]_output_0_0 lut_$abc$22685$li108_li108_input_0_4
1 1
.names lut_$abc$22685$li089_li089_output_0_0 dffre_ai_dd[5]_input_0_0
1 1
.names dffre_ai_dd[5]_output_0_0 lut_$abc$22685$li109_li109_input_0_1
1 1
.names lut_$abc$22685$li090_li090_output_0_0 dffre_ai_dd[6]_input_0_0
1 1
.names dffre_ai_dd[6]_output_0_0 lut_$abc$22685$li110_li110_input_0_0
1 1
.names lut_$abc$22685$li091_li091_output_0_0 dffre_ai_dd[7]_input_0_0
1 1
.names dffre_ai_dd[7]_output_0_0 lut_$abc$22685$li111_li111_input_0_0
1 1
.names lut_$abc$22685$li092_li092_output_0_0 dffre_ai_dd[8]_input_0_0
1 1
.names dffre_ai_dd[8]_output_0_0 lut_$abc$22685$li112_li112_input_0_2
1 1
.names lut_$abc$22685$li093_li093_output_0_0 dffre_ai_dd[9]_input_0_0
1 1
.names dffre_ai_dd[9]_output_0_0 lut_$abc$22685$li113_li113_input_0_0
1 1
.names lut_$abc$22685$li094_li094_output_0_0 dffre_ai_dd[10]_input_0_0
1 1
.names dffre_ai_dd[10]_output_0_0 lut_$abc$22685$li114_li114_input_0_4
1 1
.names lut_$abc$22685$li095_li095_output_0_0 dffre_ai_dd[11]_input_0_0
1 1
.names dffre_ai_dd[11]_output_0_0 lut_$abc$22685$li115_li115_input_0_4
1 1
.names lut_$abc$22685$li096_li096_output_0_0 dffre_ai_dd[12]_input_0_0
1 1
.names dffre_ai_dd[12]_output_0_0 lut_$abc$22685$li116_li116_input_0_4
1 1
.names lut_$abc$22685$li097_li097_output_0_0 dffre_ai_dd[13]_input_0_0
1 1
.names dffre_ai_dd[13]_output_0_0 lut_$abc$22685$li117_li117_input_0_4
1 1
.names lut_$abc$22685$li098_li098_output_0_0 dffre_ai_dd[14]_input_0_0
1 1
.names dffre_ai_dd[14]_output_0_0 lut_$abc$22685$li118_li118_input_0_4
1 1
.names lut_$abc$22685$li099_li099_output_0_0 dffre_ai_dd[15]_input_0_0
1 1
.names dffre_ai_dd[15]_output_0_0 lut_$abc$22685$li119_li119_input_0_0
1 1
.names lut_$abc$22685$li100_li100_output_0_0 dffre_ai_dd[16]_input_0_0
1 1
.names dffre_ai_dd[16]_output_0_0 lut_$abc$22685$li120_li120_input_0_0
1 1
.names lut_$abc$22685$li101_li101_output_0_0 dffre_ai_dd[17]_input_0_0
1 1
.names dffre_ai_dd[17]_output_0_0 lut_$abc$22685$li121_li121_input_0_1
1 1
.names lut_$abc$22685$li102_li102_output_0_0 dffre_ai_dd[18]_input_0_0
1 1
.names dffre_ai_dd[18]_output_0_0 lut_$abc$22685$li122_li122_input_0_1
1 1
.names lut_$abc$22685$li103_li103_output_0_0 dffre_ai_dd[19]_input_0_0
1 1
.names dffre_ai_dd[19]_output_0_0 lut_$abc$22685$li123_li123_input_0_3
1 1
.names lut_$abc$22685$li104_li104_output_0_0 dffre_ai_ddd[0]_input_0_0
1 1
.names dffre_ai_ddd[0]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_0
1 1
.names dffre_ai_ddd[0]_output_0_0 lut_$abc$22685$li124_li124_input_0_0
1 1
.names lut_$abc$22685$li105_li105_output_0_0 dffre_ai_ddd[1]_input_0_0
1 1
.names dffre_ai_ddd[1]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_1
1 1
.names dffre_ai_ddd[1]_output_0_0 lut_$abc$22685$li125_li125_input_0_4
1 1
.names lut_$abc$22685$li106_li106_output_0_0 dffre_ai_ddd[2]_input_0_0
1 1
.names dffre_ai_ddd[2]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_2
1 1
.names dffre_ai_ddd[2]_output_0_0 lut_$abc$22685$li126_li126_input_0_3
1 1
.names lut_$abc$22685$li107_li107_output_0_0 dffre_ai_ddd[3]_input_0_0
1 1
.names dffre_ai_ddd[3]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_3
1 1
.names dffre_ai_ddd[3]_output_0_0 lut_$abc$22685$li127_li127_input_0_1
1 1
.names lut_$abc$22685$li108_li108_output_0_0 dffre_ai_ddd[4]_input_0_0
1 1
.names dffre_ai_ddd[4]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_4
1 1
.names dffre_ai_ddd[4]_output_0_0 lut_$abc$22685$li128_li128_input_0_3
1 1
.names lut_$abc$22685$li109_li109_output_0_0 dffre_ai_ddd[5]_input_0_0
1 1
.names dffre_ai_ddd[5]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_5
1 1
.names dffre_ai_ddd[5]_output_0_0 lut_$abc$22685$li129_li129_input_0_3
1 1
.names lut_$abc$22685$li110_li110_output_0_0 dffre_ai_ddd[6]_input_0_0
1 1
.names dffre_ai_ddd[6]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_6
1 1
.names dffre_ai_ddd[6]_output_0_0 lut_$abc$22685$li130_li130_input_0_2
1 1
.names lut_$abc$22685$li111_li111_output_0_0 dffre_ai_ddd[7]_input_0_0
1 1
.names dffre_ai_ddd[7]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_7
1 1
.names dffre_ai_ddd[7]_output_0_0 lut_$abc$22685$li131_li131_input_0_0
1 1
.names lut_$abc$22685$li112_li112_output_0_0 dffre_ai_ddd[8]_input_0_0
1 1
.names dffre_ai_ddd[8]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_8
1 1
.names dffre_ai_ddd[8]_output_0_0 lut_$abc$22685$li132_li132_input_0_0
1 1
.names lut_$abc$22685$li113_li113_output_0_0 dffre_ai_ddd[9]_input_0_0
1 1
.names dffre_ai_ddd[9]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_9
1 1
.names dffre_ai_ddd[9]_output_0_0 lut_$abc$22685$li133_li133_input_0_4
1 1
.names lut_$abc$22685$li114_li114_output_0_0 dffre_ai_ddd[10]_input_0_0
1 1
.names dffre_ai_ddd[10]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_10
1 1
.names dffre_ai_ddd[10]_output_0_0 lut_$abc$22685$li134_li134_input_0_3
1 1
.names lut_$abc$22685$li115_li115_output_0_0 dffre_ai_ddd[11]_input_0_0
1 1
.names dffre_ai_ddd[11]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_11
1 1
.names dffre_ai_ddd[11]_output_0_0 lut_$abc$22685$li135_li135_input_0_3
1 1
.names lut_$abc$22685$li116_li116_output_0_0 dffre_ai_ddd[12]_input_0_0
1 1
.names dffre_ai_ddd[12]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_12
1 1
.names dffre_ai_ddd[12]_output_0_0 lut_$abc$22685$li136_li136_input_0_2
1 1
.names lut_$abc$22685$li117_li117_output_0_0 dffre_ai_ddd[13]_input_0_0
1 1
.names dffre_ai_ddd[13]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_13
1 1
.names dffre_ai_ddd[13]_output_0_0 lut_$abc$22685$li137_li137_input_0_4
1 1
.names lut_$abc$22685$li118_li118_output_0_0 dffre_ai_ddd[14]_input_0_0
1 1
.names dffre_ai_ddd[14]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_14
1 1
.names dffre_ai_ddd[14]_output_0_0 lut_$abc$22685$li138_li138_input_0_2
1 1
.names lut_$abc$22685$li119_li119_output_0_0 dffre_ai_ddd[15]_input_0_0
1 1
.names dffre_ai_ddd[15]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_15
1 1
.names dffre_ai_ddd[15]_output_0_0 lut_$abc$22685$li139_li139_input_0_4
1 1
.names lut_$abc$22685$li120_li120_output_0_0 dffre_ai_ddd[16]_input_0_0
1 1
.names dffre_ai_ddd[16]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_16
1 1
.names dffre_ai_ddd[16]_output_0_0 lut_$abc$22685$li140_li140_input_0_0
1 1
.names lut_$abc$22685$li121_li121_output_0_0 dffre_ai_ddd[17]_input_0_0
1 1
.names dffre_ai_ddd[17]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_17
1 1
.names dffre_ai_ddd[17]_output_0_0 lut_$abc$22685$li141_li141_input_0_3
1 1
.names lut_$abc$22685$li122_li122_output_0_0 dffre_ai_ddd[18]_input_0_0
1 1
.names dffre_ai_ddd[18]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_18
1 1
.names dffre_ai_ddd[18]_output_0_0 lut_$abc$22685$li142_li142_input_0_2
1 1
.names lut_$abc$22685$li123_li123_output_0_0 dffre_ai_ddd[19]_input_0_0
1 1
.names dffre_ai_ddd[19]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_19
1 1
.names dffre_ai_ddd[19]_output_0_0 lut_$abc$22685$li143_li143_input_0_2
1 1
.names lut_$abc$22685$li124_li124_output_0_0 dffre_ai_dddd[0]_input_0_0
1 1
.names dffre_ai_dddd[0]_output_0_0 lut_$abc$44827$new_new_n1159___input_0_3
1 1
.names dffre_ai_dddd[0]_output_0_0 lut_$abc$22685$li040_li040_input_0_3
1 1
.names dffre_ai_dddd[0]_output_0_0 lut_$abc$22685$li041_li041_input_0_3
1 1
.names dffre_ai_dddd[0]_output_0_0 lut_$abc$22685$li043_li043_input_0_2
1 1
.names dffre_ai_dddd[0]_output_0_0 lut_$abc$22685$li042_li042_input_0_2
1 1
.names dffre_ai_dddd[0]_output_0_0 lut_$abc$22685$li044_li044_input_0_5
1 1
.names dffre_ai_dddd[0]_output_0_0 lut_$abc$44827$new_new_n1741___input_0_0
1 1
.names lut_$abc$22685$li125_li125_output_0_0 dffre_ai_dddd[1]_input_0_0
1 1
.names dffre_ai_dddd[1]_output_0_0 lut_$abc$44827$new_new_n1159___input_0_1
1 1
.names dffre_ai_dddd[1]_output_0_0 lut_$abc$22685$li041_li041_input_0_1
1 1
.names dffre_ai_dddd[1]_output_0_0 lut_$abc$22685$li043_li043_input_0_3
1 1
.names dffre_ai_dddd[1]_output_0_0 lut_$abc$22685$li042_li042_input_0_3
1 1
.names dffre_ai_dddd[1]_output_0_0 lut_$abc$22685$li044_li044_input_0_1
1 1
.names dffre_ai_dddd[1]_output_0_0 lut_$abc$44827$new_new_n1741___input_0_3
1 1
.names lut_$abc$22685$li126_li126_output_0_0 dffre_ai_dddd[2]_input_0_0
1 1
.names dffre_ai_dddd[2]_output_0_0 lut_$abc$44827$new_new_n1159___input_0_2
1 1
.names dffre_ai_dddd[2]_output_0_0 lut_$abc$22685$li043_li043_input_0_0
1 1
.names dffre_ai_dddd[2]_output_0_0 lut_$abc$22685$li042_li042_input_0_0
1 1
.names dffre_ai_dddd[2]_output_0_0 lut_$abc$22685$li044_li044_input_0_3
1 1
.names dffre_ai_dddd[2]_output_0_0 lut_$abc$44827$new_new_n1741___input_0_5
1 1
.names lut_$abc$22685$li127_li127_output_0_0 dffre_ai_dddd[3]_input_0_0
1 1
.names dffre_ai_dddd[3]_output_0_0 lut_$abc$44827$new_new_n1159___input_0_5
1 1
.names dffre_ai_dddd[3]_output_0_0 lut_$abc$22685$li043_li043_input_0_4
1 1
.names dffre_ai_dddd[3]_output_0_0 lut_$abc$22685$li044_li044_input_0_0
1 1
.names dffre_ai_dddd[3]_output_0_0 lut_$abc$44827$new_new_n1741___input_0_4
1 1
.names lut_$abc$22685$li128_li128_output_0_0 dffre_ai_dddd[4]_input_0_0
1 1
.names dffre_ai_dddd[4]_output_0_0 lut_$abc$44827$new_new_n1159___input_0_0
1 1
.names dffre_ai_dddd[4]_output_0_0 lut_$abc$22685$li044_li044_input_0_2
1 1
.names dffre_ai_dddd[4]_output_0_0 lut_$abc$44827$new_new_n1741___input_0_1
1 1
.names lut_$abc$22685$li129_li129_output_0_0 dffre_ai_dddd[5]_input_0_0
1 1
.names dffre_ai_dddd[5]_output_0_0 lut_$abc$44827$new_new_n1159___input_0_4
1 1
.names dffre_ai_dddd[5]_output_0_0 lut_$abc$44827$new_new_n1741___input_0_2
1 1
.names lut_$abc$22685$li130_li130_output_0_0 dffre_ai_dddd[6]_input_0_0
1 1
.names dffre_ai_dddd[6]_output_0_0 lut_$abc$44827$new_new_n1160___input_0_2
1 1
.names dffre_ai_dddd[6]_output_0_0 lut_$abc$22685$li046_li046_input_0_4
1 1
.names dffre_ai_dddd[6]_output_0_0 lut_$abc$22685$li047_li047_input_0_4
1 1
.names lut_$abc$22685$li131_li131_output_0_0 dffre_ai_dddd[7]_input_0_0
1 1
.names dffre_ai_dddd[7]_output_0_0 lut_$abc$44827$new_new_n1160___input_0_0
1 1
.names dffre_ai_dddd[7]_output_0_0 lut_$abc$22685$li047_li047_input_0_2
1 1
.names lut_$abc$22685$li132_li132_output_0_0 dffre_ai_dddd[8]_input_0_0
1 1
.names dffre_ai_dddd[8]_output_0_0 lut_$abc$44827$new_new_n1161___input_0_3
1 1
.names dffre_ai_dddd[8]_output_0_0 lut_$abc$22685$li050_li050_input_0_2
1 1
.names dffre_ai_dddd[8]_output_0_0 lut_$abc$22685$li048_li048_input_0_2
1 1
.names dffre_ai_dddd[8]_output_0_0 lut_$abc$22685$li049_li049_input_0_3
1 1
.names lut_$abc$22685$li133_li133_output_0_0 dffre_ai_dddd[9]_input_0_0
1 1
.names dffre_ai_dddd[9]_output_0_0 lut_$abc$44827$new_new_n1161___input_0_1
1 1
.names dffre_ai_dddd[9]_output_0_0 lut_$abc$22685$li050_li050_input_0_0
1 1
.names dffre_ai_dddd[9]_output_0_0 lut_$abc$22685$li049_li049_input_0_1
1 1
.names lut_$abc$22685$li134_li134_output_0_0 dffre_ai_dddd[10]_input_0_0
1 1
.names dffre_ai_dddd[10]_output_0_0 lut_$abc$44827$new_new_n1161___input_0_0
1 1
.names dffre_ai_dddd[10]_output_0_0 lut_$abc$22685$li050_li050_input_0_1
1 1
.names lut_$abc$22685$li135_li135_output_0_0 dffre_ai_dddd[11]_input_0_0
1 1
.names dffre_ai_dddd[11]_output_0_0 lut_$abc$44827$new_new_n1162___input_0_3
1 1
.names dffre_ai_dddd[11]_output_0_0 lut_$abc$22685$li054_li054_input_0_2
1 1
.names dffre_ai_dddd[11]_output_0_0 lut_$abc$22685$li052_li052_input_0_2
1 1
.names dffre_ai_dddd[11]_output_0_0 lut_$abc$22685$li051_li051_input_0_2
1 1
.names dffre_ai_dddd[11]_output_0_0 lut_$abc$22685$li053_li053_input_0_2
1 1
.names dffre_ai_dddd[11]_output_0_0 lut_$abc$44827$new_new_n1656___input_0_3
1 1
.names lut_$abc$22685$li136_li136_output_0_0 dffre_ai_dddd[12]_input_0_0
1 1
.names dffre_ai_dddd[12]_output_0_0 lut_$abc$44827$new_new_n1162___input_0_4
1 1
.names dffre_ai_dddd[12]_output_0_0 lut_$abc$22685$li054_li054_input_0_1
1 1
.names dffre_ai_dddd[12]_output_0_0 lut_$abc$22685$li052_li052_input_0_1
1 1
.names dffre_ai_dddd[12]_output_0_0 lut_$abc$22685$li053_li053_input_0_3
1 1
.names dffre_ai_dddd[12]_output_0_0 lut_$abc$44827$new_new_n1656___input_0_4
1 1
.names lut_$abc$22685$li137_li137_output_0_0 dffre_ai_dddd[13]_input_0_0
1 1
.names dffre_ai_dddd[13]_output_0_0 lut_$abc$44827$new_new_n1162___input_0_1
1 1
.names dffre_ai_dddd[13]_output_0_0 lut_$abc$22685$li054_li054_input_0_3
1 1
.names dffre_ai_dddd[13]_output_0_0 lut_$abc$22685$li053_li053_input_0_0
1 1
.names dffre_ai_dddd[13]_output_0_0 lut_$abc$44827$new_new_n1656___input_0_1
1 1
.names lut_$abc$22685$li138_li138_output_0_0 dffre_ai_dddd[14]_input_0_0
1 1
.names dffre_ai_dddd[14]_output_0_0 lut_$abc$44827$new_new_n1162___input_0_2
1 1
.names dffre_ai_dddd[14]_output_0_0 lut_$abc$22685$li054_li054_input_0_5
1 1
.names dffre_ai_dddd[14]_output_0_0 lut_$abc$44827$new_new_n1656___input_0_2
1 1
.names lut_$abc$22685$li139_li139_output_0_0 dffre_ai_dddd[15]_input_0_0
1 1
.names dffre_ai_dddd[15]_output_0_0 lut_$abc$44827$new_new_n1162___input_0_5
1 1
.names dffre_ai_dddd[15]_output_0_0 lut_$abc$22685$li055_li055_input_0_1
1 1
.names lut_$abc$22685$li140_li140_output_0_0 dffre_ai_dddd[16]_input_0_0
1 1
.names dffre_ai_dddd[16]_output_0_0 lut_$abc$22685$li059_li059_input_0_3
1 1
.names dffre_ai_dddd[16]_output_0_0 lut_$abc$22685$li056_li056_input_0_3
1 1
.names dffre_ai_dddd[16]_output_0_0 lut_$abc$22685$li058_li058_input_0_3
1 1
.names dffre_ai_dddd[16]_output_0_0 lut_$abc$22685$li060_li060_input_0_5
1 1
.names dffre_ai_dddd[16]_output_0_0 lut_$abc$22685$li057_li057_input_0_1
1 1
.names lut_$abc$22685$li141_li141_output_0_0 dffre_ai_dddd[17]_input_0_0
1 1
.names dffre_ai_dddd[17]_output_0_0 lut_$abc$22685$li059_li059_input_0_2
1 1
.names dffre_ai_dddd[17]_output_0_0 lut_$abc$22685$li058_li058_input_0_4
1 1
.names dffre_ai_dddd[17]_output_0_0 lut_$abc$22685$li060_li060_input_0_4
1 1
.names dffre_ai_dddd[17]_output_0_0 lut_$abc$22685$li057_li057_input_0_4
1 1
.names lut_$abc$22685$li142_li142_output_0_0 dffre_ai_dddd[18]_input_0_0
1 1
.names dffre_ai_dddd[18]_output_0_0 lut_$abc$22685$li059_li059_input_0_4
1 1
.names dffre_ai_dddd[18]_output_0_0 lut_$abc$22685$li058_li058_input_0_0
1 1
.names dffre_ai_dddd[18]_output_0_0 lut_$abc$22685$li060_li060_input_0_0
1 1
.names lut_$abc$22685$li143_li143_output_0_0 dffre_ai_dddd[19]_input_0_0
1 1
.names dffre_ai_dddd[19]_output_0_0 lut_$abc$22685$li059_li059_input_0_5
1 1
.names dffre_ai_dddd[19]_output_0_0 lut_$abc$22685$li060_li060_input_0_3
1 1
.names lut_$abc$22685$li144_li144_output_0_0 dffre_ar_d[0]_input_0_0
1 1
.names dffre_ar_d[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_input_0_2
1 1
.names dffre_ar_d[0]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_1_0
1 1
.names dffre_ar_d[0]_output_0_0 lut_$abc$22685$li164_li164_input_0_0
1 1
.names lut_$abc$22685$li145_li145_output_0_0 dffre_ar_d[1]_input_0_0
1 1
.names dffre_ar_d[1]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_input_0_3
1 1
.names dffre_ar_d[1]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_1_0
1 1
.names dffre_ar_d[1]_output_0_0 lut_$abc$22685$li165_li165_input_0_2
1 1
.names lut_$abc$22685$li146_li146_output_0_0 dffre_ar_d[2]_input_0_0
1 1
.names dffre_ar_d[2]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_input_0_4
1 1
.names dffre_ar_d[2]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_1_0
1 1
.names dffre_ar_d[2]_output_0_0 lut_$abc$22685$li166_li166_input_0_4
1 1
.names lut_$abc$22685$li147_li147_output_0_0 dffre_ar_d[3]_input_0_0
1 1
.names dffre_ar_d[3]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_input_0_0
1 1
.names dffre_ar_d[3]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_1_0
1 1
.names dffre_ar_d[3]_output_0_0 lut_$abc$22685$li167_li167_input_0_1
1 1
.names lut_$abc$22685$li148_li148_output_0_0 dffre_ar_d[4]_input_0_0
1 1
.names dffre_ar_d[4]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_input_0_1
1 1
.names dffre_ar_d[4]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_1_0
1 1
.names dffre_ar_d[4]_output_0_0 lut_$abc$22685$li168_li168_input_0_3
1 1
.names lut_$abc$22685$li149_li149_output_0_0 dffre_ar_d[5]_input_0_0
1 1
.names dffre_ar_d[5]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_input_0_4
1 1
.names dffre_ar_d[5]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_1_0
1 1
.names dffre_ar_d[5]_output_0_0 lut_$abc$22685$li169_li169_input_0_0
1 1
.names lut_$abc$22685$li150_li150_output_0_0 dffre_ar_d[6]_input_0_0
1 1
.names dffre_ar_d[6]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_input_0_1
1 1
.names dffre_ar_d[6]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_1_0
1 1
.names dffre_ar_d[6]_output_0_0 lut_$abc$22685$li170_li170_input_0_4
1 1
.names lut_$abc$22685$li151_li151_output_0_0 dffre_ar_d[7]_input_0_0
1 1
.names dffre_ar_d[7]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_input_0_3
1 1
.names dffre_ar_d[7]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_1_0
1 1
.names dffre_ar_d[7]_output_0_0 lut_$abc$22685$li171_li171_input_0_3
1 1
.names lut_$abc$22685$li152_li152_output_0_0 dffre_ar_d[8]_input_0_0
1 1
.names dffre_ar_d[8]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_input_0_2
1 1
.names dffre_ar_d[8]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_1_0
1 1
.names dffre_ar_d[8]_output_0_0 lut_$abc$22685$li172_li172_input_0_2
1 1
.names lut_$abc$22685$li153_li153_output_0_0 dffre_ar_d[9]_input_0_0
1 1
.names dffre_ar_d[9]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_input_0_1
1 1
.names dffre_ar_d[9]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_1_0
1 1
.names dffre_ar_d[9]_output_0_0 lut_$abc$22685$li173_li173_input_0_2
1 1
.names lut_$abc$22685$li154_li154_output_0_0 dffre_ar_d[10]_input_0_0
1 1
.names dffre_ar_d[10]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_input_0_4
1 1
.names dffre_ar_d[10]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_1_0
1 1
.names dffre_ar_d[10]_output_0_0 lut_$abc$22685$li174_li174_input_0_2
1 1
.names lut_$abc$22685$li155_li155_output_0_0 dffre_ar_d[11]_input_0_0
1 1
.names dffre_ar_d[11]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_input_0_2
1 1
.names dffre_ar_d[11]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_1_0
1 1
.names dffre_ar_d[11]_output_0_0 lut_$abc$22685$li175_li175_input_0_1
1 1
.names lut_$abc$22685$li156_li156_output_0_0 dffre_ar_d[12]_input_0_0
1 1
.names dffre_ar_d[12]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_input_0_1
1 1
.names dffre_ar_d[12]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_1_0
1 1
.names dffre_ar_d[12]_output_0_0 lut_$abc$22685$li176_li176_input_0_1
1 1
.names lut_$abc$22685$li157_li157_output_0_0 dffre_ar_d[13]_input_0_0
1 1
.names dffre_ar_d[13]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_input_0_3
1 1
.names dffre_ar_d[13]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_1_0
1 1
.names dffre_ar_d[13]_output_0_0 lut_$abc$22685$li177_li177_input_0_3
1 1
.names lut_$abc$22685$li158_li158_output_0_0 dffre_ar_d[14]_input_0_0
1 1
.names dffre_ar_d[14]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_input_0_0
1 1
.names dffre_ar_d[14]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_1_0
1 1
.names dffre_ar_d[14]_output_0_0 lut_$abc$22685$li178_li178_input_0_1
1 1
.names lut_$abc$22685$li159_li159_output_0_0 dffre_ar_d[15]_input_0_0
1 1
.names dffre_ar_d[15]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_input_0_4
1 1
.names dffre_ar_d[15]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_1_0
1 1
.names dffre_ar_d[15]_output_0_0 lut_$abc$22685$li179_li179_input_0_3
1 1
.names lut_$abc$22685$li160_li160_output_0_0 dffre_ar_d[16]_input_0_0
1 1
.names dffre_ar_d[16]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_input_0_1
1 1
.names dffre_ar_d[16]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_1_0
1 1
.names dffre_ar_d[16]_output_0_0 lut_$abc$22685$li180_li180_input_0_1
1 1
.names lut_$abc$22685$li161_li161_output_0_0 dffre_ar_d[17]_input_0_0
1 1
.names dffre_ar_d[17]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_input_0_2
1 1
.names dffre_ar_d[17]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_1_0
1 1
.names dffre_ar_d[17]_output_0_0 lut_$abc$22685$li181_li181_input_0_4
1 1
.names lut_$abc$22685$li162_li162_output_0_0 dffre_ar_d[18]_input_0_0
1 1
.names dffre_ar_d[18]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_input_0_2
1 1
.names dffre_ar_d[18]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_1_0
1 1
.names dffre_ar_d[18]_output_0_0 lut_$abc$22685$li182_li182_input_0_2
1 1
.names lut_$abc$22685$li163_li163_output_0_0 dffre_ar_d[19]_input_0_0
1 1
.names dffre_ar_d[19]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_1
1 1
.names dffre_ar_d[19]_output_0_0 lut_$abc$22685$li061_li061_input_0_1
1 1
.names dffre_ar_d[19]_output_0_0 lut_$abc$22685$li183_li183_input_0_1
1 1
.names lut_$abc$22685$li164_li164_output_0_0 dffre_ar_dd[0]_input_0_0
1 1
.names dffre_ar_dd[0]_output_0_0 lut_$abc$22685$li184_li184_input_0_4
1 1
.names lut_$abc$22685$li165_li165_output_0_0 dffre_ar_dd[1]_input_0_0
1 1
.names dffre_ar_dd[1]_output_0_0 lut_$abc$22685$li185_li185_input_0_4
1 1
.names lut_$abc$22685$li166_li166_output_0_0 dffre_ar_dd[2]_input_0_0
1 1
.names dffre_ar_dd[2]_output_0_0 lut_$abc$22685$li186_li186_input_0_3
1 1
.names lut_$abc$22685$li167_li167_output_0_0 dffre_ar_dd[3]_input_0_0
1 1
.names dffre_ar_dd[3]_output_0_0 lut_$abc$22685$li187_li187_input_0_3
1 1
.names lut_$abc$22685$li168_li168_output_0_0 dffre_ar_dd[4]_input_0_0
1 1
.names dffre_ar_dd[4]_output_0_0 lut_$abc$22685$li188_li188_input_0_3
1 1
.names lut_$abc$22685$li169_li169_output_0_0 dffre_ar_dd[5]_input_0_0
1 1
.names dffre_ar_dd[5]_output_0_0 lut_$abc$22685$li189_li189_input_0_4
1 1
.names lut_$abc$22685$li170_li170_output_0_0 dffre_ar_dd[6]_input_0_0
1 1
.names dffre_ar_dd[6]_output_0_0 lut_$abc$22685$li190_li190_input_0_3
1 1
.names lut_$abc$22685$li171_li171_output_0_0 dffre_ar_dd[7]_input_0_0
1 1
.names dffre_ar_dd[7]_output_0_0 lut_$abc$22685$li191_li191_input_0_4
1 1
.names lut_$abc$22685$li172_li172_output_0_0 dffre_ar_dd[8]_input_0_0
1 1
.names dffre_ar_dd[8]_output_0_0 lut_$abc$22685$li192_li192_input_0_1
1 1
.names lut_$abc$22685$li173_li173_output_0_0 dffre_ar_dd[9]_input_0_0
1 1
.names dffre_ar_dd[9]_output_0_0 lut_$abc$22685$li193_li193_input_0_1
1 1
.names lut_$abc$22685$li174_li174_output_0_0 dffre_ar_dd[10]_input_0_0
1 1
.names dffre_ar_dd[10]_output_0_0 lut_$abc$22685$li194_li194_input_0_2
1 1
.names lut_$abc$22685$li175_li175_output_0_0 dffre_ar_dd[11]_input_0_0
1 1
.names dffre_ar_dd[11]_output_0_0 lut_$abc$22685$li195_li195_input_0_4
1 1
.names lut_$abc$22685$li176_li176_output_0_0 dffre_ar_dd[12]_input_0_0
1 1
.names dffre_ar_dd[12]_output_0_0 lut_$abc$22685$li196_li196_input_0_1
1 1
.names lut_$abc$22685$li177_li177_output_0_0 dffre_ar_dd[13]_input_0_0
1 1
.names dffre_ar_dd[13]_output_0_0 lut_$abc$22685$li197_li197_input_0_4
1 1
.names lut_$abc$22685$li178_li178_output_0_0 dffre_ar_dd[14]_input_0_0
1 1
.names dffre_ar_dd[14]_output_0_0 lut_$abc$22685$li198_li198_input_0_1
1 1
.names lut_$abc$22685$li179_li179_output_0_0 dffre_ar_dd[15]_input_0_0
1 1
.names dffre_ar_dd[15]_output_0_0 lut_$abc$22685$li199_li199_input_0_3
1 1
.names lut_$abc$22685$li180_li180_output_0_0 dffre_ar_dd[16]_input_0_0
1 1
.names dffre_ar_dd[16]_output_0_0 lut_$abc$22685$li200_li200_input_0_2
1 1
.names lut_$abc$22685$li181_li181_output_0_0 dffre_ar_dd[17]_input_0_0
1 1
.names dffre_ar_dd[17]_output_0_0 lut_$abc$22685$li201_li201_input_0_4
1 1
.names lut_$abc$22685$li182_li182_output_0_0 dffre_ar_dd[18]_input_0_0
1 1
.names dffre_ar_dd[18]_output_0_0 lut_$abc$22685$li202_li202_input_0_2
1 1
.names lut_$abc$22685$li183_li183_output_0_0 dffre_ar_dd[19]_input_0_0
1 1
.names dffre_ar_dd[19]_output_0_0 lut_$abc$22685$li203_li203_input_0_0
1 1
.names lut_$abc$22685$li184_li184_output_0_0 dffre_ar_ddd[0]_input_0_0
1 1
.names dffre_ar_ddd[0]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_0
1 1
.names dffre_ar_ddd[0]_output_0_0 lut_$abc$22685$li204_li204_input_0_4
1 1
.names lut_$abc$22685$li185_li185_output_0_0 dffre_ar_ddd[1]_input_0_0
1 1
.names dffre_ar_ddd[1]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_1
1 1
.names dffre_ar_ddd[1]_output_0_0 lut_$abc$22685$li205_li205_input_0_1
1 1
.names lut_$abc$22685$li186_li186_output_0_0 dffre_ar_ddd[2]_input_0_0
1 1
.names dffre_ar_ddd[2]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_2
1 1
.names dffre_ar_ddd[2]_output_0_0 lut_$abc$22685$li206_li206_input_0_4
1 1
.names lut_$abc$22685$li187_li187_output_0_0 dffre_ar_ddd[3]_input_0_0
1 1
.names dffre_ar_ddd[3]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_3
1 1
.names dffre_ar_ddd[3]_output_0_0 lut_$abc$22685$li207_li207_input_0_4
1 1
.names lut_$abc$22685$li188_li188_output_0_0 dffre_ar_ddd[4]_input_0_0
1 1
.names dffre_ar_ddd[4]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_4
1 1
.names dffre_ar_ddd[4]_output_0_0 lut_$abc$22685$li208_li208_input_0_3
1 1
.names lut_$abc$22685$li189_li189_output_0_0 dffre_ar_ddd[5]_input_0_0
1 1
.names dffre_ar_ddd[5]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_5
1 1
.names dffre_ar_ddd[5]_output_0_0 lut_$abc$22685$li209_li209_input_0_3
1 1
.names lut_$abc$22685$li190_li190_output_0_0 dffre_ar_ddd[6]_input_0_0
1 1
.names dffre_ar_ddd[6]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_6
1 1
.names dffre_ar_ddd[6]_output_0_0 lut_$abc$22685$li210_li210_input_0_3
1 1
.names lut_$abc$22685$li191_li191_output_0_0 dffre_ar_ddd[7]_input_0_0
1 1
.names dffre_ar_ddd[7]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_7
1 1
.names dffre_ar_ddd[7]_output_0_0 lut_$abc$22685$li211_li211_input_0_0
1 1
.names lut_$abc$22685$li192_li192_output_0_0 dffre_ar_ddd[8]_input_0_0
1 1
.names dffre_ar_ddd[8]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_8
1 1
.names dffre_ar_ddd[8]_output_0_0 lut_$abc$22685$li212_li212_input_0_1
1 1
.names lut_$abc$22685$li193_li193_output_0_0 dffre_ar_ddd[9]_input_0_0
1 1
.names dffre_ar_ddd[9]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_9
1 1
.names dffre_ar_ddd[9]_output_0_0 lut_$abc$22685$li213_li213_input_0_0
1 1
.names lut_$abc$22685$li194_li194_output_0_0 dffre_ar_ddd[10]_input_0_0
1 1
.names dffre_ar_ddd[10]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_10
1 1
.names dffre_ar_ddd[10]_output_0_0 lut_$abc$22685$li214_li214_input_0_3
1 1
.names lut_$abc$22685$li195_li195_output_0_0 dffre_ar_ddd[11]_input_0_0
1 1
.names dffre_ar_ddd[11]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_11
1 1
.names dffre_ar_ddd[11]_output_0_0 lut_$abc$22685$li215_li215_input_0_4
1 1
.names lut_$abc$22685$li196_li196_output_0_0 dffre_ar_ddd[12]_input_0_0
1 1
.names dffre_ar_ddd[12]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_12
1 1
.names dffre_ar_ddd[12]_output_0_0 lut_$abc$22685$li216_li216_input_0_2
1 1
.names lut_$abc$22685$li197_li197_output_0_0 dffre_ar_ddd[13]_input_0_0
1 1
.names dffre_ar_ddd[13]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_13
1 1
.names dffre_ar_ddd[13]_output_0_0 lut_$abc$22685$li217_li217_input_0_3
1 1
.names lut_$abc$22685$li198_li198_output_0_0 dffre_ar_ddd[14]_input_0_0
1 1
.names dffre_ar_ddd[14]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_14
1 1
.names dffre_ar_ddd[14]_output_0_0 lut_$abc$22685$li218_li218_input_0_2
1 1
.names lut_$abc$22685$li199_li199_output_0_0 dffre_ar_ddd[15]_input_0_0
1 1
.names dffre_ar_ddd[15]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_15
1 1
.names dffre_ar_ddd[15]_output_0_0 lut_$abc$22685$li219_li219_input_0_4
1 1
.names lut_$abc$22685$li200_li200_output_0_0 dffre_ar_ddd[16]_input_0_0
1 1
.names dffre_ar_ddd[16]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_16
1 1
.names dffre_ar_ddd[16]_output_0_0 lut_$abc$22685$li220_li220_input_0_0
1 1
.names lut_$abc$22685$li201_li201_output_0_0 dffre_ar_ddd[17]_input_0_0
1 1
.names dffre_ar_ddd[17]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_17
1 1
.names dffre_ar_ddd[17]_output_0_0 lut_$abc$22685$li221_li221_input_0_3
1 1
.names lut_$abc$22685$li202_li202_output_0_0 dffre_ar_ddd[18]_input_0_0
1 1
.names dffre_ar_ddd[18]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_18
1 1
.names dffre_ar_ddd[18]_output_0_0 lut_$abc$22685$li222_li222_input_0_3
1 1
.names lut_$abc$22685$li203_li203_output_0_0 dffre_ar_ddd[19]_input_0_0
1 1
.names dffre_ar_ddd[19]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_19
1 1
.names dffre_ar_ddd[19]_output_0_0 lut_$abc$22685$li223_li223_input_0_1
1 1
.names lut_$abc$22685$li204_li204_output_0_0 dffre_ar_dddd[0]_input_0_0
1 1
.names dffre_ar_dddd[0]_output_0_0 lut_$abc$44827$new_new_n1601___input_0_3
1 1
.names dffre_ar_dddd[0]_output_0_0 lut_$abc$22685$li019_li019_input_0_4
1 1
.names dffre_ar_dddd[0]_output_0_0 lut_$abc$22685$li020_li020_input_0_4
1 1
.names dffre_ar_dddd[0]_output_0_0 lut_$abc$22685$li021_li021_input_0_1
1 1
.names dffre_ar_dddd[0]_output_0_0 lut_$abc$22685$li022_li022_input_0_1
1 1
.names dffre_ar_dddd[0]_output_0_0 lut_$abc$22685$li023_li023_input_0_1
1 1
.names lut_$abc$22685$li205_li205_output_0_0 dffre_ar_dddd[1]_input_0_0
1 1
.names dffre_ar_dddd[1]_output_0_0 lut_$abc$44827$new_new_n1601___input_0_2
1 1
.names dffre_ar_dddd[1]_output_0_0 lut_$abc$22685$li020_li020_input_0_3
1 1
.names dffre_ar_dddd[1]_output_0_0 lut_$abc$22685$li021_li021_input_0_3
1 1
.names dffre_ar_dddd[1]_output_0_0 lut_$abc$22685$li022_li022_input_0_3
1 1
.names dffre_ar_dddd[1]_output_0_0 lut_$abc$22685$li023_li023_input_0_3
1 1
.names lut_$abc$22685$li206_li206_output_0_0 dffre_ar_dddd[2]_input_0_0
1 1
.names dffre_ar_dddd[2]_output_0_0 lut_$abc$44827$new_new_n1601___input_0_1
1 1
.names dffre_ar_dddd[2]_output_0_0 lut_$abc$22685$li021_li021_input_0_4
1 1
.names dffre_ar_dddd[2]_output_0_0 lut_$abc$22685$li022_li022_input_0_4
1 1
.names dffre_ar_dddd[2]_output_0_0 lut_$abc$22685$li023_li023_input_0_4
1 1
.names lut_$abc$22685$li207_li207_output_0_0 dffre_ar_dddd[3]_input_0_0
1 1
.names dffre_ar_dddd[3]_output_0_0 lut_$abc$44827$new_new_n1601___input_0_4
1 1
.names dffre_ar_dddd[3]_output_0_0 lut_$abc$22685$li022_li022_input_0_0
1 1
.names dffre_ar_dddd[3]_output_0_0 lut_$abc$22685$li023_li023_input_0_2
1 1
.names lut_$abc$22685$li208_li208_output_0_0 dffre_ar_dddd[4]_input_0_0
1 1
.names dffre_ar_dddd[4]_output_0_0 lut_$abc$44827$new_new_n1601___input_0_0
1 1
.names dffre_ar_dddd[4]_output_0_0 lut_$abc$22685$li023_li023_input_0_5
1 1
.names lut_$abc$22685$li209_li209_output_0_0 dffre_ar_dddd[5]_input_0_0
1 1
.names dffre_ar_dddd[5]_output_0_0 lut_$abc$44827$new_new_n1603___input_0_3
1 1
.names dffre_ar_dddd[5]_output_0_0 lut_$abc$22685$li027_li027_input_0_0
1 1
.names dffre_ar_dddd[5]_output_0_0 lut_$abc$22685$li025_li025_input_0_2
1 1
.names dffre_ar_dddd[5]_output_0_0 lut_$abc$22685$li026_li026_input_0_2
1 1
.names dffre_ar_dddd[5]_output_0_0 lut_$abc$22685$li024_li024_input_0_2
1 1
.names lut_$abc$22685$li210_li210_output_0_0 dffre_ar_dddd[6]_input_0_0
1 1
.names dffre_ar_dddd[6]_output_0_0 lut_$abc$44827$new_new_n1603___input_0_0
1 1
.names dffre_ar_dddd[6]_output_0_0 lut_$abc$22685$li027_li027_input_0_3
1 1
.names dffre_ar_dddd[6]_output_0_0 lut_$abc$22685$li025_li025_input_0_3
1 1
.names dffre_ar_dddd[6]_output_0_0 lut_$abc$22685$li026_li026_input_0_3
1 1
.names lut_$abc$22685$li211_li211_output_0_0 dffre_ar_dddd[7]_input_0_0
1 1
.names dffre_ar_dddd[7]_output_0_0 lut_$abc$44827$new_new_n1603___input_0_1
1 1
.names dffre_ar_dddd[7]_output_0_0 lut_$abc$22685$li027_li027_input_0_4
1 1
.names dffre_ar_dddd[7]_output_0_0 lut_$abc$22685$li026_li026_input_0_4
1 1
.names lut_$abc$22685$li212_li212_output_0_0 dffre_ar_dddd[8]_input_0_0
1 1
.names dffre_ar_dddd[8]_output_0_0 lut_$abc$44827$new_new_n1603___input_0_2
1 1
.names dffre_ar_dddd[8]_output_0_0 lut_$abc$22685$li027_li027_input_0_1
1 1
.names lut_$abc$22685$li213_li213_output_0_0 dffre_ar_dddd[9]_input_0_0
1 1
.names dffre_ar_dddd[9]_output_0_0 lut_$abc$44827$new_new_n1604___input_0_1
1 1
.names dffre_ar_dddd[9]_output_0_0 lut_$abc$22685$li028_li028_input_0_1
1 1
.names dffre_ar_dddd[9]_output_0_0 lut_$abc$22685$li029_li029_input_0_1
1 1
.names dffre_ar_dddd[9]_output_0_0 lut_$abc$22685$li031_li031_input_0_1
1 1
.names dffre_ar_dddd[9]_output_0_0 lut_$abc$22685$li030_li030_input_0_3
1 1
.names lut_$abc$22685$li214_li214_output_0_0 dffre_ar_dddd[10]_input_0_0
1 1
.names dffre_ar_dddd[10]_output_0_0 lut_$abc$44827$new_new_n1604___input_0_3
1 1
.names dffre_ar_dddd[10]_output_0_0 lut_$abc$22685$li029_li029_input_0_2
1 1
.names dffre_ar_dddd[10]_output_0_0 lut_$abc$22685$li031_li031_input_0_2
1 1
.names dffre_ar_dddd[10]_output_0_0 lut_$abc$22685$li030_li030_input_0_2
1 1
.names lut_$abc$22685$li215_li215_output_0_0 dffre_ar_dddd[11]_input_0_0
1 1
.names dffre_ar_dddd[11]_output_0_0 lut_$abc$44827$new_new_n1604___input_0_2
1 1
.names dffre_ar_dddd[11]_output_0_0 lut_$abc$22685$li031_li031_input_0_0
1 1
.names dffre_ar_dddd[11]_output_0_0 lut_$abc$22685$li030_li030_input_0_4
1 1
.names lut_$abc$22685$li216_li216_output_0_0 dffre_ar_dddd[12]_input_0_0
1 1
.names dffre_ar_dddd[12]_output_0_0 lut_$abc$44827$new_new_n1604___input_0_0
1 1
.names dffre_ar_dddd[12]_output_0_0 lut_$abc$22685$li031_li031_input_0_3
1 1
.names lut_$abc$22685$li217_li217_output_0_0 dffre_ar_dddd[13]_input_0_0
1 1
.names dffre_ar_dddd[13]_output_0_0 lut_$abc$44827$new_new_n1704___input_0_2
1 1
.names dffre_ar_dddd[13]_output_0_0 lut_$abc$22685$li032_li032_input_0_2
1 1
.names dffre_ar_dddd[13]_output_0_0 lut_$abc$22685$li034_li034_input_0_4
1 1
.names dffre_ar_dddd[13]_output_0_0 lut_$abc$22685$li033_li033_input_0_4
1 1
.names lut_$abc$22685$li218_li218_output_0_0 dffre_ar_dddd[14]_input_0_0
1 1
.names dffre_ar_dddd[14]_output_0_0 lut_$abc$44827$new_new_n1704___input_0_3
1 1
.names dffre_ar_dddd[14]_output_0_0 lut_$abc$22685$li034_li034_input_0_3
1 1
.names dffre_ar_dddd[14]_output_0_0 lut_$abc$22685$li033_li033_input_0_3
1 1
.names lut_$abc$22685$li219_li219_output_0_0 dffre_ar_dddd[15]_input_0_0
1 1
.names dffre_ar_dddd[15]_output_0_0 lut_$abc$44827$new_new_n1704___input_0_1
1 1
.names dffre_ar_dddd[15]_output_0_0 lut_$abc$22685$li034_li034_input_0_1
1 1
.names lut_$abc$22685$li220_li220_output_0_0 dffre_ar_dddd[16]_input_0_0
1 1
.names dffre_ar_dddd[16]_output_0_0 lut_$abc$22685$li038_li038_input_0_0
1 1
.names dffre_ar_dddd[16]_output_0_0 lut_$abc$22685$li035_li035_input_0_4
1 1
.names dffre_ar_dddd[16]_output_0_0 lut_$abc$22685$li036_li036_input_0_4
1 1
.names dffre_ar_dddd[16]_output_0_0 lut_$abc$22685$li037_li037_input_0_3
1 1
.names dffre_ar_dddd[16]_output_0_0 lut_$abc$22685$li039_li039_input_0_4
1 1
.names lut_$abc$22685$li221_li221_output_0_0 dffre_ar_dddd[17]_input_0_0
1 1
.names dffre_ar_dddd[17]_output_0_0 lut_$abc$22685$li038_li038_input_0_5
1 1
.names dffre_ar_dddd[17]_output_0_0 lut_$abc$22685$li036_li036_input_0_2
1 1
.names dffre_ar_dddd[17]_output_0_0 lut_$abc$22685$li037_li037_input_0_2
1 1
.names dffre_ar_dddd[17]_output_0_0 lut_$abc$22685$li039_li039_input_0_2
1 1
.names lut_$abc$22685$li222_li222_output_0_0 dffre_ar_dddd[18]_input_0_0
1 1
.names dffre_ar_dddd[18]_output_0_0 lut_$abc$22685$li038_li038_input_0_1
1 1
.names dffre_ar_dddd[18]_output_0_0 lut_$abc$22685$li037_li037_input_0_1
1 1
.names dffre_ar_dddd[18]_output_0_0 lut_$abc$22685$li039_li039_input_0_3
1 1
.names lut_$abc$22685$li223_li223_output_0_0 dffre_ar_dddd[19]_input_0_0
1 1
.names dffre_ar_dddd[19]_output_0_0 lut_$abc$22685$li038_li038_input_0_2
1 1
.names dffre_ar_dddd[19]_output_0_0 lut_$abc$22685$li039_li039_input_0_5
1 1
.names lut_$abc$22685$li224_li224_output_0_0 dffre_bi_d[0]_input_0_0
1 1
.names dffre_bi_d[0]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_0
1 1
.names dffre_bi_d[0]_output_0_0 lut_$abc$22685$li242_li242_input_0_1
1 1
.names lut_$abc$22685$li225_li225_output_0_0 dffre_bi_d[1]_input_0_0
1 1
.names dffre_bi_d[1]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_1
1 1
.names dffre_bi_d[1]_output_0_0 lut_$abc$22685$li243_li243_input_0_0
1 1
.names lut_$abc$22685$li226_li226_output_0_0 dffre_bi_d[2]_input_0_0
1 1
.names dffre_bi_d[2]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_2
1 1
.names dffre_bi_d[2]_output_0_0 lut_$abc$22685$li244_li244_input_0_1
1 1
.names lut_$abc$22685$li227_li227_output_0_0 dffre_bi_d[3]_input_0_0
1 1
.names dffre_bi_d[3]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_3
1 1
.names dffre_bi_d[3]_output_0_0 lut_$abc$22685$li245_li245_input_0_3
1 1
.names lut_$abc$22685$li228_li228_output_0_0 dffre_bi_d[4]_input_0_0
1 1
.names dffre_bi_d[4]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_4
1 1
.names dffre_bi_d[4]_output_0_0 lut_$abc$22685$li246_li246_input_0_3
1 1
.names lut_$abc$22685$li229_li229_output_0_0 dffre_bi_d[5]_input_0_0
1 1
.names dffre_bi_d[5]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_5
1 1
.names dffre_bi_d[5]_output_0_0 lut_$abc$22685$li247_li247_input_0_1
1 1
.names lut_$abc$22685$li230_li230_output_0_0 dffre_bi_d[6]_input_0_0
1 1
.names dffre_bi_d[6]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_6
1 1
.names dffre_bi_d[6]_output_0_0 lut_$abc$22685$li248_li248_input_0_4
1 1
.names lut_$abc$22685$li231_li231_output_0_0 dffre_bi_d[7]_input_0_0
1 1
.names dffre_bi_d[7]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_7
1 1
.names dffre_bi_d[7]_output_0_0 lut_$abc$22685$li249_li249_input_0_3
1 1
.names lut_$abc$22685$li232_li232_output_0_0 dffre_bi_d[8]_input_0_0
1 1
.names dffre_bi_d[8]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_8
1 1
.names dffre_bi_d[8]_output_0_0 lut_$abc$22685$li250_li250_input_0_4
1 1
.names lut_$abc$22685$li233_li233_output_0_0 dffre_bi_d[9]_input_0_0
1 1
.names dffre_bi_d[9]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_9
1 1
.names dffre_bi_d[9]_output_0_0 lut_$abc$22685$li251_li251_input_0_2
1 1
.names lut_$abc$22685$li234_li234_output_0_0 dffre_bi_d[10]_input_0_0
1 1
.names dffre_bi_d[10]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_10
1 1
.names dffre_bi_d[10]_output_0_0 lut_$abc$22685$li252_li252_input_0_4
1 1
.names lut_$abc$22685$li235_li235_output_0_0 dffre_bi_d[11]_input_0_0
1 1
.names dffre_bi_d[11]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_11
1 1
.names dffre_bi_d[11]_output_0_0 lut_$abc$22685$li253_li253_input_0_2
1 1
.names lut_$abc$22685$li236_li236_output_0_0 dffre_bi_d[12]_input_0_0
1 1
.names dffre_bi_d[12]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_12
1 1
.names dffre_bi_d[12]_output_0_0 lut_$abc$22685$li254_li254_input_0_3
1 1
.names lut_$abc$22685$li237_li237_output_0_0 dffre_bi_d[13]_input_0_0
1 1
.names dffre_bi_d[13]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_13
1 1
.names dffre_bi_d[13]_output_0_0 lut_$abc$22685$li255_li255_input_0_1
1 1
.names lut_$abc$22685$li238_li238_output_0_0 dffre_bi_d[14]_input_0_0
1 1
.names dffre_bi_d[14]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_14
1 1
.names dffre_bi_d[14]_output_0_0 lut_$abc$22685$li256_li256_input_0_2
1 1
.names lut_$abc$22685$li239_li239_output_0_0 dffre_bi_d[15]_input_0_0
1 1
.names dffre_bi_d[15]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_15
1 1
.names dffre_bi_d[15]_output_0_0 lut_$abc$22685$li257_li257_input_0_4
1 1
.names lut_$abc$22685$li240_li240_output_0_0 dffre_bi_d[16]_input_0_0
1 1
.names dffre_bi_d[16]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_16
1 1
.names dffre_bi_d[16]_output_0_0 lut_$abc$22685$li258_li258_input_0_4
1 1
.names lut_$abc$22685$li241_li241_output_0_0 dffre_bi_d[17]_input_0_0
1 1
.names dffre_bi_d[17]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_17
1 1
.names dffre_bi_d[17]_output_0_0 lut_$abc$22685$li259_li259_input_0_2
1 1
.names lut_$abc$22685$li242_li242_output_0_0 dffre_bi_dd[0]_input_0_0
1 1
.names dffre_bi_dd[0]_output_0_0 lut_$abc$44827$new_new_n1660___input_0_2
1 1
.names dffre_bi_dd[0]_output_0_0 lut_$abc$22685$li000_li000_input_0_3
1 1
.names dffre_bi_dd[0]_output_0_0 lut_$abc$22685$li002_li002_input_0_3
1 1
.names dffre_bi_dd[0]_output_0_0 lut_$abc$22685$li001_li001_input_0_3
1 1
.names dffre_bi_dd[0]_output_0_0 lut_$abc$22685$li004_li004_input_0_5
1 1
.names dffre_bi_dd[0]_output_0_0 lut_$abc$22685$li003_li003_input_0_1
1 1
.names dffre_bi_dd[0]_output_0_0 lut_$abc$22685$li260_li260_input_0_2
1 1
.names lut_$abc$22685$li243_li243_output_0_0 dffre_bi_dd[1]_input_0_0
1 1
.names dffre_bi_dd[1]_output_0_0 lut_$abc$44827$new_new_n1660___input_0_3
1 1
.names dffre_bi_dd[1]_output_0_0 lut_$abc$22685$li002_li002_input_0_1
1 1
.names dffre_bi_dd[1]_output_0_0 lut_$abc$22685$li001_li001_input_0_1
1 1
.names dffre_bi_dd[1]_output_0_0 lut_$abc$22685$li004_li004_input_0_4
1 1
.names dffre_bi_dd[1]_output_0_0 lut_$abc$22685$li003_li003_input_0_2
1 1
.names dffre_bi_dd[1]_output_0_0 lut_$abc$22685$li261_li261_input_0_4
1 1
.names lut_$abc$22685$li244_li244_output_0_0 dffre_bi_dd[2]_input_0_0
1 1
.names dffre_bi_dd[2]_output_0_0 lut_$abc$44827$new_new_n1660___input_0_0
1 1
.names dffre_bi_dd[2]_output_0_0 lut_$abc$22685$li002_li002_input_0_0
1 1
.names dffre_bi_dd[2]_output_0_0 lut_$abc$22685$li004_li004_input_0_0
1 1
.names dffre_bi_dd[2]_output_0_0 lut_$abc$22685$li003_li003_input_0_0
1 1
.names dffre_bi_dd[2]_output_0_0 lut_$abc$22685$li262_li262_input_0_4
1 1
.names lut_$abc$22685$li245_li245_output_0_0 dffre_bi_dd[3]_input_0_0
1 1
.names dffre_bi_dd[3]_output_0_0 lut_$abc$44827$new_new_n1660___input_0_1
1 1
.names dffre_bi_dd[3]_output_0_0 lut_$abc$22685$li004_li004_input_0_3
1 1
.names dffre_bi_dd[3]_output_0_0 lut_$abc$22685$li003_li003_input_0_3
1 1
.names dffre_bi_dd[3]_output_0_0 lut_$abc$22685$li263_li263_input_0_3
1 1
.names lut_$abc$22685$li246_li246_output_0_0 dffre_bi_dd[4]_input_0_0
1 1
.names dffre_bi_dd[4]_output_0_0 lut_$abc$44827$new_new_n1660___input_0_4
1 1
.names dffre_bi_dd[4]_output_0_0 lut_$abc$22685$li004_li004_input_0_2
1 1
.names dffre_bi_dd[4]_output_0_0 lut_$abc$22685$li264_li264_input_0_2
1 1
.names lut_$abc$22685$li247_li247_output_0_0 dffre_bi_dd[5]_input_0_0
1 1
.names dffre_bi_dd[5]_output_0_0 lut_$abc$44827$new_new_n1674___input_0_1
1 1
.names dffre_bi_dd[5]_output_0_0 lut_$abc$22685$li006_li006_input_0_2
1 1
.names dffre_bi_dd[5]_output_0_0 lut_$abc$22685$li005_li005_input_0_2
1 1
.names dffre_bi_dd[5]_output_0_0 lut_$abc$22685$li265_li265_input_0_4
1 1
.names lut_$abc$22685$li248_li248_output_0_0 dffre_bi_dd[6]_input_0_0
1 1
.names dffre_bi_dd[6]_output_0_0 lut_$abc$44827$new_new_n1674___input_0_0
1 1
.names dffre_bi_dd[6]_output_0_0 lut_$abc$22685$li006_li006_input_0_4
1 1
.names dffre_bi_dd[6]_output_0_0 lut_$abc$22685$li266_li266_input_0_1
1 1
.names lut_$abc$22685$li249_li249_output_0_0 dffre_bi_dd[7]_input_0_0
1 1
.names dffre_bi_dd[7]_output_0_0 lut_$abc$44827$new_new_n1690___input_0_2
1 1
.names dffre_bi_dd[7]_output_0_0 lut_$abc$22685$li009_li009_input_0_1
1 1
.names dffre_bi_dd[7]_output_0_0 lut_$abc$22685$li008_li008_input_0_1
1 1
.names dffre_bi_dd[7]_output_0_0 lut_$abc$22685$li007_li007_input_0_1
1 1
.names dffre_bi_dd[7]_output_0_0 lut_$abc$22685$li010_li010_input_0_4
1 1
.names dffre_bi_dd[7]_output_0_0 lut_$abc$22685$li267_li267_input_0_0
1 1
.names lut_$abc$22685$li250_li250_output_0_0 dffre_bi_dd[8]_input_0_0
1 1
.names dffre_bi_dd[8]_output_0_0 lut_$abc$44827$new_new_n1690___input_0_5
1 1
.names dffre_bi_dd[8]_output_0_0 lut_$abc$22685$li009_li009_input_0_4
1 1
.names dffre_bi_dd[8]_output_0_0 lut_$abc$22685$li008_li008_input_0_4
1 1
.names dffre_bi_dd[8]_output_0_0 lut_$abc$22685$li010_li010_input_0_5
1 1
.names dffre_bi_dd[8]_output_0_0 lut_$abc$22685$li268_li268_input_0_3
1 1
.names lut_$abc$22685$li251_li251_output_0_0 dffre_bi_dd[9]_input_0_0
1 1
.names dffre_bi_dd[9]_output_0_0 lut_$abc$44827$new_new_n1690___input_0_3
1 1
.names dffre_bi_dd[9]_output_0_0 lut_$abc$22685$li009_li009_input_0_2
1 1
.names dffre_bi_dd[9]_output_0_0 lut_$abc$22685$li010_li010_input_0_2
1 1
.names dffre_bi_dd[9]_output_0_0 lut_$abc$22685$li269_li269_input_0_1
1 1
.names lut_$abc$22685$li252_li252_output_0_0 dffre_bi_dd[10]_input_0_0
1 1
.names dffre_bi_dd[10]_output_0_0 lut_$abc$44827$new_new_n1690___input_0_1
1 1
.names dffre_bi_dd[10]_output_0_0 lut_$abc$22685$li010_li010_input_0_1
1 1
.names dffre_bi_dd[10]_output_0_0 lut_$abc$22685$li270_li270_input_0_3
1 1
.names lut_$abc$22685$li253_li253_output_0_0 dffre_bi_dd[11]_input_0_0
1 1
.names dffre_bi_dd[11]_output_0_0 lut_$abc$44827$new_new_n1691___input_0_0
1 1
.names dffre_bi_dd[11]_output_0_0 lut_$abc$22685$li014_li014_input_0_3
1 1
.names dffre_bi_dd[11]_output_0_0 lut_$abc$22685$li012_li012_input_0_1
1 1
.names dffre_bi_dd[11]_output_0_0 lut_$abc$22685$li011_li011_input_0_1
1 1
.names dffre_bi_dd[11]_output_0_0 lut_$abc$22685$li013_li013_input_0_2
1 1
.names dffre_bi_dd[11]_output_0_0 lut_$abc$22685$li271_li271_input_0_1
1 1
.names lut_$abc$22685$li254_li254_output_0_0 dffre_bi_dd[12]_input_0_0
1 1
.names dffre_bi_dd[12]_output_0_0 lut_$abc$44827$new_new_n1691___input_0_2
1 1
.names dffre_bi_dd[12]_output_0_0 lut_$abc$22685$li014_li014_input_0_4
1 1
.names dffre_bi_dd[12]_output_0_0 lut_$abc$22685$li012_li012_input_0_0
1 1
.names dffre_bi_dd[12]_output_0_0 lut_$abc$22685$li013_li013_input_0_5
1 1
.names dffre_bi_dd[12]_output_0_0 lut_$abc$22685$li272_li272_input_0_2
1 1
.names lut_$abc$22685$li255_li255_output_0_0 dffre_bi_dd[13]_input_0_0
1 1
.names dffre_bi_dd[13]_output_0_0 lut_$abc$44827$new_new_n1691___input_0_4
1 1
.names dffre_bi_dd[13]_output_0_0 lut_$abc$22685$li014_li014_input_0_1
1 1
.names dffre_bi_dd[13]_output_0_0 lut_$abc$22685$li013_li013_input_0_1
1 1
.names dffre_bi_dd[13]_output_0_0 lut_$abc$22685$li273_li273_input_0_1
1 1
.names lut_$abc$22685$li256_li256_output_0_0 dffre_bi_dd[14]_input_0_0
1 1
.names dffre_bi_dd[14]_output_0_0 lut_$abc$44827$new_new_n1691___input_0_1
1 1
.names dffre_bi_dd[14]_output_0_0 lut_$abc$22685$li014_li014_input_0_0
1 1
.names dffre_bi_dd[14]_output_0_0 lut_$abc$22685$li274_li274_input_0_1
1 1
.names lut_$abc$22685$li257_li257_output_0_0 dffre_bi_dd[15]_input_0_0
1 1
.names dffre_bi_dd[15]_output_0_0 lut_$abc$22685$li275_li275_input_0_0
1 1
.names dffre_bi_dd[15]_output_0_0 lut_$abc$22685$li017_li017_input_0_2
1 1
.names dffre_bi_dd[15]_output_0_0 lut_$abc$22685$li016_li016_input_0_4
1 1
.names dffre_bi_dd[15]_output_0_0 lut_$abc$22685$li015_li015_input_0_4
1 1
.names dffre_bi_dd[15]_output_0_0 lut_$abc$22685$li018_li018_input_0_4
1 1
.names lut_$abc$22685$li258_li258_output_0_0 dffre_bi_dd[16]_input_0_0
1 1
.names dffre_bi_dd[16]_output_0_0 lut_$abc$22685$li276_li276_input_0_3
1 1
.names dffre_bi_dd[16]_output_0_0 lut_$abc$22685$li017_li017_input_0_3
1 1
.names dffre_bi_dd[16]_output_0_0 lut_$abc$22685$li016_li016_input_0_1
1 1
.names dffre_bi_dd[16]_output_0_0 lut_$abc$22685$li018_li018_input_0_5
1 1
.names lut_$abc$22685$li259_li259_output_0_0 dffre_bi_dd[17]_input_0_0
1 1
.names dffre_bi_dd[17]_output_0_0 lut_$abc$22685$li017_li017_input_0_1
1 1
.names dffre_bi_dd[17]_output_0_0 lut_$abc$22685$li018_li018_input_0_3
1 1
.names dffre_bi_dd[17]_output_0_0 lut_$abc$22685$li277_li277_input_0_4
1 1
.names lut_$abc$22685$li260_li260_output_0_0 dffre_bi_ddd[0]_input_0_0
1 1
.names dffre_bi_ddd[0]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_1_0
1 1
.names dffre_bi_ddd[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_input_0_0
1 1
.names lut_$abc$22685$li261_li261_output_0_0 dffre_bi_ddd[1]_input_0_0
1 1
.names dffre_bi_ddd[1]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_1_0
1 1
.names dffre_bi_ddd[1]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_input_0_2
1 1
.names lut_$abc$22685$li262_li262_output_0_0 dffre_bi_ddd[2]_input_0_0
1 1
.names dffre_bi_ddd[2]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_1_0
1 1
.names dffre_bi_ddd[2]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_input_0_1
1 1
.names lut_$abc$22685$li263_li263_output_0_0 dffre_bi_ddd[3]_input_0_0
1 1
.names dffre_bi_ddd[3]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_1_0
1 1
.names dffre_bi_ddd[3]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_input_0_4
1 1
.names lut_$abc$22685$li264_li264_output_0_0 dffre_bi_ddd[4]_input_0_0
1 1
.names dffre_bi_ddd[4]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_1_0
1 1
.names dffre_bi_ddd[4]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_input_0_1
1 1
.names lut_$abc$22685$li265_li265_output_0_0 dffre_bi_ddd[5]_input_0_0
1 1
.names dffre_bi_ddd[5]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_1_0
1 1
.names dffre_bi_ddd[5]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_input_0_2
1 1
.names lut_$abc$22685$li266_li266_output_0_0 dffre_bi_ddd[6]_input_0_0
1 1
.names dffre_bi_ddd[6]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_1_0
1 1
.names dffre_bi_ddd[6]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_input_0_4
1 1
.names lut_$abc$22685$li267_li267_output_0_0 dffre_bi_ddd[7]_input_0_0
1 1
.names dffre_bi_ddd[7]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_1_0
1 1
.names dffre_bi_ddd[7]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_input_0_1
1 1
.names lut_$abc$22685$li268_li268_output_0_0 dffre_bi_ddd[8]_input_0_0
1 1
.names dffre_bi_ddd[8]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_1_0
1 1
.names dffre_bi_ddd[8]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_input_0_4
1 1
.names lut_$abc$22685$li269_li269_output_0_0 dffre_bi_ddd[9]_input_0_0
1 1
.names dffre_bi_ddd[9]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_1_0
1 1
.names dffre_bi_ddd[9]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_input_0_0
1 1
.names lut_$abc$22685$li270_li270_output_0_0 dffre_bi_ddd[10]_input_0_0
1 1
.names dffre_bi_ddd[10]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_1_0
1 1
.names dffre_bi_ddd[10]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_input_0_4
1 1
.names lut_$abc$22685$li271_li271_output_0_0 dffre_bi_ddd[11]_input_0_0
1 1
.names dffre_bi_ddd[11]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_1_0
1 1
.names dffre_bi_ddd[11]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_input_0_2
1 1
.names lut_$abc$22685$li272_li272_output_0_0 dffre_bi_ddd[12]_input_0_0
1 1
.names dffre_bi_ddd[12]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_1_0
1 1
.names dffre_bi_ddd[12]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_input_0_1
1 1
.names lut_$abc$22685$li273_li273_output_0_0 dffre_bi_ddd[13]_input_0_0
1 1
.names dffre_bi_ddd[13]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_1_0
1 1
.names dffre_bi_ddd[13]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_input_0_2
1 1
.names lut_$abc$22685$li274_li274_output_0_0 dffre_bi_ddd[14]_input_0_0
1 1
.names dffre_bi_ddd[14]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_1_0
1 1
.names dffre_bi_ddd[14]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_input_0_2
1 1
.names lut_$abc$22685$li275_li275_output_0_0 dffre_bi_ddd[15]_input_0_0
1 1
.names dffre_bi_ddd[15]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_input_0_4
1 1
.names dffre_bi_ddd[15]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_1_0
1 1
.names lut_$abc$22685$li276_li276_output_0_0 dffre_bi_ddd[16]_input_0_0
1 1
.names dffre_bi_ddd[16]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_input_0_3
1 1
.names dffre_bi_ddd[16]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_1_0
1 1
.names lut_$abc$22685$li277_li277_output_0_0 dffre_bi_ddd[17]_input_0_0
1 1
.names dffre_bi_ddd[17]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_0
1 1
.names dffre_bi_ddd[17]_output_0_0 lut_$abc$22685$li063_li063_input_0_0
1 1
.names dffre_bi_ddd[17]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_4
1 1
.names dffre_bi_ddd[17]_output_0_0 lut_$abc$22685$li062_li062_input_0_4
1 1
.names lut_$abc$22685$li278_li278_output_0_0 dffre_br_d[0]_input_0_0
1 1
.names dffre_br_d[0]_output_0_0 lut_$abc$22685$li296_li296_input_0_1
1 1
.names lut_$abc$22685$li279_li279_output_0_0 dffre_br_d[1]_input_0_0
1 1
.names dffre_br_d[1]_output_0_0 lut_$abc$22685$li297_li297_input_0_3
1 1
.names lut_$abc$22685$li280_li280_output_0_0 dffre_br_d[2]_input_0_0
1 1
.names dffre_br_d[2]_output_0_0 lut_$abc$22685$li298_li298_input_0_3
1 1
.names lut_$abc$22685$li281_li281_output_0_0 dffre_br_d[3]_input_0_0
1 1
.names dffre_br_d[3]_output_0_0 lut_$abc$22685$li299_li299_input_0_4
1 1
.names lut_$abc$22685$li282_li282_output_0_0 dffre_br_d[4]_input_0_0
1 1
.names dffre_br_d[4]_output_0_0 lut_$abc$22685$li300_li300_input_0_1
1 1
.names lut_$abc$22685$li283_li283_output_0_0 dffre_br_d[5]_input_0_0
1 1
.names dffre_br_d[5]_output_0_0 lut_$abc$22685$li301_li301_input_0_4
1 1
.names lut_$abc$22685$li284_li284_output_0_0 dffre_br_d[6]_input_0_0
1 1
.names dffre_br_d[6]_output_0_0 lut_$abc$22685$li302_li302_input_0_1
1 1
.names lut_$abc$22685$li285_li285_output_0_0 dffre_br_d[7]_input_0_0
1 1
.names dffre_br_d[7]_output_0_0 lut_$abc$22685$li303_li303_input_0_3
1 1
.names lut_$abc$22685$li286_li286_output_0_0 dffre_br_d[8]_input_0_0
1 1
.names dffre_br_d[8]_output_0_0 lut_$abc$22685$li304_li304_input_0_1
1 1
.names lut_$abc$22685$li287_li287_output_0_0 dffre_br_d[9]_input_0_0
1 1
.names dffre_br_d[9]_output_0_0 lut_$abc$22685$li305_li305_input_0_2
1 1
.names lut_$abc$22685$li288_li288_output_0_0 dffre_br_d[10]_input_0_0
1 1
.names dffre_br_d[10]_output_0_0 lut_$abc$22685$li306_li306_input_0_3
1 1
.names lut_$abc$22685$li289_li289_output_0_0 dffre_br_d[11]_input_0_0
1 1
.names dffre_br_d[11]_output_0_0 lut_$abc$22685$li307_li307_input_0_3
1 1
.names lut_$abc$22685$li290_li290_output_0_0 dffre_br_d[12]_input_0_0
1 1
.names dffre_br_d[12]_output_0_0 lut_$abc$22685$li308_li308_input_0_3
1 1
.names lut_$abc$22685$li291_li291_output_0_0 dffre_br_d[13]_input_0_0
1 1
.names dffre_br_d[13]_output_0_0 lut_$abc$22685$li309_li309_input_0_2
1 1
.names lut_$abc$22685$li292_li292_output_0_0 dffre_br_d[14]_input_0_0
1 1
.names dffre_br_d[14]_output_0_0 lut_$abc$22685$li310_li310_input_0_3
1 1
.names lut_$abc$22685$li293_li293_output_0_0 dffre_br_d[15]_input_0_0
1 1
.names dffre_br_d[15]_output_0_0 lut_$abc$22685$li311_li311_input_0_0
1 1
.names lut_$abc$22685$li294_li294_output_0_0 dffre_br_d[16]_input_0_0
1 1
.names dffre_br_d[16]_output_0_0 lut_$abc$22685$li312_li312_input_0_3
1 1
.names lut_$abc$22685$li295_li295_output_0_0 dffre_br_d[17]_input_0_0
1 1
.names dffre_br_d[17]_output_0_0 lut_$abc$22685$li313_li313_input_0_2
1 1
.names lut_$abc$22685$li296_li296_output_0_0 dffre_br_dd[0]_input_0_0
1 1
.names dffre_br_dd[0]_output_0_0 lut_$abc$22685$li314_li314_input_0_1
1 1
.names lut_$abc$22685$li297_li297_output_0_0 dffre_br_dd[1]_input_0_0
1 1
.names dffre_br_dd[1]_output_0_0 lut_$abc$22685$li315_li315_input_0_3
1 1
.names lut_$abc$22685$li298_li298_output_0_0 dffre_br_dd[2]_input_0_0
1 1
.names dffre_br_dd[2]_output_0_0 lut_$abc$22685$li316_li316_input_0_4
1 1
.names lut_$abc$22685$li299_li299_output_0_0 dffre_br_dd[3]_input_0_0
1 1
.names dffre_br_dd[3]_output_0_0 lut_$abc$22685$li317_li317_input_0_0
1 1
.names lut_$abc$22685$li300_li300_output_0_0 dffre_br_dd[4]_input_0_0
1 1
.names dffre_br_dd[4]_output_0_0 lut_$abc$22685$li318_li318_input_0_1
1 1
.names lut_$abc$22685$li301_li301_output_0_0 dffre_br_dd[5]_input_0_0
1 1
.names dffre_br_dd[5]_output_0_0 lut_$abc$22685$li319_li319_input_0_3
1 1
.names lut_$abc$22685$li302_li302_output_0_0 dffre_br_dd[6]_input_0_0
1 1
.names dffre_br_dd[6]_output_0_0 lut_$abc$22685$li320_li320_input_0_2
1 1
.names lut_$abc$22685$li303_li303_output_0_0 dffre_br_dd[7]_input_0_0
1 1
.names dffre_br_dd[7]_output_0_0 lut_$abc$22685$li321_li321_input_0_3
1 1
.names lut_$abc$22685$li304_li304_output_0_0 dffre_br_dd[8]_input_0_0
1 1
.names dffre_br_dd[8]_output_0_0 lut_$abc$22685$li322_li322_input_0_2
1 1
.names lut_$abc$22685$li305_li305_output_0_0 dffre_br_dd[9]_input_0_0
1 1
.names dffre_br_dd[9]_output_0_0 lut_$abc$22685$li323_li323_input_0_4
1 1
.names lut_$abc$22685$li306_li306_output_0_0 dffre_br_dd[10]_input_0_0
1 1
.names dffre_br_dd[10]_output_0_0 lut_$abc$22685$li324_li324_input_0_4
1 1
.names lut_$abc$22685$li307_li307_output_0_0 dffre_br_dd[11]_input_0_0
1 1
.names dffre_br_dd[11]_output_0_0 lut_$abc$22685$li325_li325_input_0_3
1 1
.names lut_$abc$22685$li308_li308_output_0_0 dffre_br_dd[12]_input_0_0
1 1
.names dffre_br_dd[12]_output_0_0 lut_$abc$22685$li326_li326_input_0_4
1 1
.names lut_$abc$22685$li309_li309_output_0_0 dffre_br_dd[13]_input_0_0
1 1
.names dffre_br_dd[13]_output_0_0 lut_$abc$22685$li327_li327_input_0_4
1 1
.names lut_$abc$22685$li310_li310_output_0_0 dffre_br_dd[14]_input_0_0
1 1
.names dffre_br_dd[14]_output_0_0 lut_$abc$22685$li328_li328_input_0_4
1 1
.names lut_$abc$22685$li311_li311_output_0_0 dffre_br_dd[15]_input_0_0
1 1
.names dffre_br_dd[15]_output_0_0 lut_$abc$22685$li329_li329_input_0_2
1 1
.names lut_$abc$22685$li312_li312_output_0_0 dffre_br_dd[16]_input_0_0
1 1
.names dffre_br_dd[16]_output_0_0 lut_$abc$22685$li330_li330_input_0_2
1 1
.names lut_$abc$22685$li313_li313_output_0_0 dffre_br_dd[17]_input_0_0
1 1
.names dffre_br_dd[17]_output_0_0 lut_$abc$22685$li331_li331_input_0_2
1 1
.names lut_$abc$22685$li314_li314_output_0_0 dffre_br_ddd[0]_input_0_0
1 1
.names dffre_br_ddd[0]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_1_0
1 1
.names dffre_br_ddd[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_input_0_2
1 1
.names lut_$abc$22685$li315_li315_output_0_0 dffre_br_ddd[1]_input_0_0
1 1
.names dffre_br_ddd[1]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_1_0
1 1
.names dffre_br_ddd[1]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_input_0_1
1 1
.names lut_$abc$22685$li316_li316_output_0_0 dffre_br_ddd[2]_input_0_0
1 1
.names dffre_br_ddd[2]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_1_0
1 1
.names dffre_br_ddd[2]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_input_0_3
1 1
.names lut_$abc$22685$li317_li317_output_0_0 dffre_br_ddd[3]_input_0_0
1 1
.names dffre_br_ddd[3]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_1_0
1 1
.names dffre_br_ddd[3]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_input_0_2
1 1
.names lut_$abc$22685$li318_li318_output_0_0 dffre_br_ddd[4]_input_0_0
1 1
.names dffre_br_ddd[4]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_1_0
1 1
.names dffre_br_ddd[4]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_input_0_0
1 1
.names lut_$abc$22685$li319_li319_output_0_0 dffre_br_ddd[5]_input_0_0
1 1
.names dffre_br_ddd[5]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_1_0
1 1
.names dffre_br_ddd[5]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_input_0_3
1 1
.names lut_$abc$22685$li320_li320_output_0_0 dffre_br_ddd[6]_input_0_0
1 1
.names dffre_br_ddd[6]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_1_0
1 1
.names dffre_br_ddd[6]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_input_0_2
1 1
.names lut_$abc$22685$li321_li321_output_0_0 dffre_br_ddd[7]_input_0_0
1 1
.names dffre_br_ddd[7]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_1_0
1 1
.names dffre_br_ddd[7]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_input_0_2
1 1
.names lut_$abc$22685$li322_li322_output_0_0 dffre_br_ddd[8]_input_0_0
1 1
.names dffre_br_ddd[8]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_1_0
1 1
.names dffre_br_ddd[8]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_input_0_0
1 1
.names lut_$abc$22685$li323_li323_output_0_0 dffre_br_ddd[9]_input_0_0
1 1
.names dffre_br_ddd[9]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_1_0
1 1
.names dffre_br_ddd[9]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_input_0_3
1 1
.names lut_$abc$22685$li324_li324_output_0_0 dffre_br_ddd[10]_input_0_0
1 1
.names dffre_br_ddd[10]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_1_0
1 1
.names dffre_br_ddd[10]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_input_0_3
1 1
.names lut_$abc$22685$li325_li325_output_0_0 dffre_br_ddd[11]_input_0_0
1 1
.names dffre_br_ddd[11]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_1_0
1 1
.names dffre_br_ddd[11]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_input_0_3
1 1
.names lut_$abc$22685$li326_li326_output_0_0 dffre_br_ddd[12]_input_0_0
1 1
.names dffre_br_ddd[12]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_1_0
1 1
.names dffre_br_ddd[12]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_input_0_3
1 1
.names lut_$abc$22685$li327_li327_output_0_0 dffre_br_ddd[13]_input_0_0
1 1
.names dffre_br_ddd[13]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_1_0
1 1
.names dffre_br_ddd[13]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_input_0_4
1 1
.names lut_$abc$22685$li328_li328_output_0_0 dffre_br_ddd[14]_input_0_0
1 1
.names dffre_br_ddd[14]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_1_0
1 1
.names dffre_br_ddd[14]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_input_0_3
1 1
.names lut_$abc$22685$li329_li329_output_0_0 dffre_br_ddd[15]_input_0_0
1 1
.names dffre_br_ddd[15]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_1_0
1 1
.names dffre_br_ddd[15]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_input_0_3
1 1
.names lut_$abc$22685$li330_li330_output_0_0 dffre_br_ddd[16]_input_0_0
1 1
.names dffre_br_ddd[16]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_1_0
1 1
.names dffre_br_ddd[16]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_input_0_4
1 1
.names lut_$abc$22685$li331_li331_output_0_0 dffre_br_ddd[17]_input_0_0
1 1
.names dffre_br_ddd[17]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_4
1 1
.names dffre_br_ddd[17]_output_0_0 lut_$abc$22685$li063_li063_input_0_4
1 1
.names dffre_br_ddd[17]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_2
1 1
.names dffre_br_ddd[17]_output_0_0 lut_$abc$22685$li062_li062_input_0_2
1 1
.names lut_$abc$22685$li332_li332_output_0_0 dffre_common[0]_input_0_0
1 1
.names dffre_common[0]_output_0_0 lut_$abc$22685$li408_li408_input_0_1
1 1
.names lut_$abc$22685$li333_li333_output_0_0 dffre_common[1]_input_0_0
1 1
.names dffre_common[1]_output_0_0 lut_$abc$22685$li409_li409_input_0_3
1 1
.names lut_$abc$22685$li334_li334_output_0_0 dffre_common[2]_input_0_0
1 1
.names dffre_common[2]_output_0_0 lut_$abc$22685$li371_li371_input_0_0
1 1
.names lut_$abc$22685$li335_li335_output_0_0 dffre_common[3]_input_0_0
1 1
.names dffre_common[3]_output_0_0 lut_$abc$22685$li372_li372_input_0_1
1 1
.names lut_$abc$22685$li336_li336_output_0_0 dffre_common[4]_input_0_0
1 1
.names dffre_common[4]_output_0_0 lut_$abc$22685$li373_li373_input_0_3
1 1
.names lut_$abc$22685$li337_li337_output_0_0 dffre_common[5]_input_0_0
1 1
.names dffre_common[5]_output_0_0 lut_$abc$22685$li374_li374_input_0_2
1 1
.names lut_$abc$22685$li338_li338_output_0_0 dffre_common[6]_input_0_0
1 1
.names dffre_common[6]_output_0_0 lut_$abc$22685$li375_li375_input_0_4
1 1
.names lut_$abc$22685$li339_li339_output_0_0 dffre_common[7]_input_0_0
1 1
.names dffre_common[7]_output_0_0 lut_$abc$22685$li376_li376_input_0_2
1 1
.names lut_$abc$22685$li340_li340_output_0_0 dffre_common[8]_input_0_0
1 1
.names dffre_common[8]_output_0_0 lut_$abc$22685$li377_li377_input_0_3
1 1
.names lut_$abc$22685$li341_li341_output_0_0 dffre_common[9]_input_0_0
1 1
.names dffre_common[9]_output_0_0 lut_$abc$22685$li378_li378_input_0_1
1 1
.names lut_$abc$22685$li342_li342_output_0_0 dffre_common[10]_input_0_0
1 1
.names dffre_common[10]_output_0_0 lut_$abc$22685$li379_li379_input_0_2
1 1
.names lut_$abc$22685$li343_li343_output_0_0 dffre_common[11]_input_0_0
1 1
.names dffre_common[11]_output_0_0 lut_$abc$22685$li380_li380_input_0_0
1 1
.names lut_$abc$22685$li344_li344_output_0_0 dffre_common[12]_input_0_0
1 1
.names dffre_common[12]_output_0_0 lut_$abc$22685$li381_li381_input_0_1
1 1
.names lut_$abc$22685$li345_li345_output_0_0 dffre_common[13]_input_0_0
1 1
.names dffre_common[13]_output_0_0 lut_$abc$22685$li382_li382_input_0_3
1 1
.names lut_$abc$22685$li346_li346_output_0_0 dffre_common[14]_input_0_0
1 1
.names dffre_common[14]_output_0_0 lut_$abc$22685$li383_li383_input_0_4
1 1
.names lut_$abc$22685$li347_li347_output_0_0 dffre_common[15]_input_0_0
1 1
.names dffre_common[15]_output_0_0 lut_$abc$22685$li384_li384_input_0_2
1 1
.names lut_$abc$22685$li348_li348_output_0_0 dffre_common[16]_input_0_0
1 1
.names dffre_common[16]_output_0_0 lut_$abc$22685$li385_li385_input_0_1
1 1
.names lut_$abc$22685$li349_li349_output_0_0 dffre_common[17]_input_0_0
1 1
.names dffre_common[17]_output_0_0 lut_$abc$22685$li386_li386_input_0_2
1 1
.names lut_$abc$22685$li350_li350_output_0_0 dffre_common[18]_input_0_0
1 1
.names dffre_common[18]_output_0_0 lut_$abc$22685$li387_li387_input_0_4
1 1
.names lut_$abc$22685$li351_li351_output_0_0 dffre_common[19]_input_0_0
1 1
.names dffre_common[19]_output_0_0 lut_$abc$22685$li388_li388_input_0_3
1 1
.names lut_$abc$22685$li352_li352_output_0_0 dffre_common[20]_input_0_0
1 1
.names dffre_common[20]_output_0_0 lut_$abc$22685$li389_li389_input_0_4
1 1
.names lut_$abc$22685$li353_li353_output_0_0 dffre_common[21]_input_0_0
1 1
.names dffre_common[21]_output_0_0 lut_$abc$22685$li390_li390_input_0_1
1 1
.names lut_$abc$22685$li354_li354_output_0_0 dffre_common[22]_input_0_0
1 1
.names dffre_common[22]_output_0_0 lut_$abc$22685$li391_li391_input_0_4
1 1
.names lut_$abc$22685$li355_li355_output_0_0 dffre_common[23]_input_0_0
1 1
.names dffre_common[23]_output_0_0 lut_$abc$22685$li392_li392_input_0_1
1 1
.names lut_$abc$22685$li356_li356_output_0_0 dffre_common[24]_input_0_0
1 1
.names dffre_common[24]_output_0_0 lut_$abc$22685$li393_li393_input_0_4
1 1
.names lut_$abc$22685$li357_li357_output_0_0 dffre_common[25]_input_0_0
1 1
.names dffre_common[25]_output_0_0 lut_$abc$22685$li394_li394_input_0_4
1 1
.names lut_$abc$22685$li358_li358_output_0_0 dffre_common[26]_input_0_0
1 1
.names dffre_common[26]_output_0_0 lut_$abc$22685$li395_li395_input_0_4
1 1
.names lut_$abc$22685$li359_li359_output_0_0 dffre_common[27]_input_0_0
1 1
.names dffre_common[27]_output_0_0 lut_$abc$22685$li396_li396_input_0_1
1 1
.names lut_$abc$22685$li360_li360_output_0_0 dffre_common[28]_input_0_0
1 1
.names dffre_common[28]_output_0_0 lut_$abc$22685$li397_li397_input_0_2
1 1
.names lut_$abc$22685$li361_li361_output_0_0 dffre_common[29]_input_0_0
1 1
.names dffre_common[29]_output_0_0 lut_$abc$22685$li398_li398_input_0_0
1 1
.names lut_$abc$22685$li362_li362_output_0_0 dffre_common[30]_input_0_0
1 1
.names dffre_common[30]_output_0_0 lut_$abc$22685$li399_li399_input_0_0
1 1
.names lut_$abc$22685$li363_li363_output_0_0 dffre_common[31]_input_0_0
1 1
.names dffre_common[31]_output_0_0 lut_$abc$22685$li400_li400_input_0_4
1 1
.names lut_$abc$22685$li364_li364_output_0_0 dffre_common[32]_input_0_0
1 1
.names dffre_common[32]_output_0_0 lut_$abc$22685$li401_li401_input_0_2
1 1
.names lut_$abc$22685$li365_li365_output_0_0 dffre_common[33]_input_0_0
1 1
.names dffre_common[33]_output_0_0 lut_$abc$22685$li402_li402_input_0_0
1 1
.names lut_$abc$22685$li366_li366_output_0_0 dffre_common[34]_input_0_0
1 1
.names dffre_common[34]_output_0_0 lut_$abc$22685$li403_li403_input_0_3
1 1
.names lut_$abc$22685$li367_li367_output_0_0 dffre_common[35]_input_0_0
1 1
.names dffre_common[35]_output_0_0 lut_$abc$22685$li404_li404_input_0_1
1 1
.names lut_$abc$22685$li368_li368_output_0_0 dffre_common[36]_input_0_0
1 1
.names dffre_common[36]_output_0_0 lut_$abc$22685$li405_li405_input_0_3
1 1
.names lut_$abc$22685$li369_li369_output_0_0 dffre_common[37]_input_0_0
1 1
.names dffre_common[37]_output_0_0 lut_$abc$22685$li406_li406_input_0_1
1 1
.names lut_$abc$22685$li370_li370_output_0_0 dffre_common[38]_input_0_0
1 1
.names dffre_common[38]_output_0_0 lut_$abc$22685$li407_li407_input_0_1
1 1
.names lut_$abc$22685$li371_li371_output_0_0 dffre_commonr2[2]_input_0_0
1 1
.names dffre_commonr2[2]_output_0_0 lut_$abc$44827$new_new_n1233___input_0_3
1 1
.names dffre_commonr2[2]_output_0_0 lut_$abc$44827$new_new_n1389___input_0_3
1 1
.names dffre_commonr2[2]_output_0_0 lut_$abc$44827$new_new_n1387___input_0_3
1 1
.names dffre_commonr2[2]_output_0_0 lut_$abc$44827$new_new_n1753___input_0_2
1 1
.names lut_$abc$22685$li372_li372_output_0_0 dffre_commonr2[3]_input_0_0
1 1
.names dffre_commonr2[3]_output_0_0 lut_$abc$44827$new_new_n1392___input_0_0
1 1
.names dffre_commonr2[3]_output_0_0 lut_$abc$44827$new_new_n1405___input_0_0
1 1
.names dffre_commonr2[3]_output_0_0 lut_$abc$44827$new_new_n1407___input_0_3
1 1
.names dffre_commonr2[3]_output_0_0 lut_$abc$44827$new_new_n1232___input_0_4
1 1
.names dffre_commonr2[3]_output_0_0 lut_$abc$44827$new_new_n1234___input_0_0
1 1
.names dffre_commonr2[3]_output_0_0 lut_$abc$44827$new_new_n1745___input_0_4
1 1
.names dffre_commonr2[3]_output_0_0 lut_$abc$22685$li414_li414_input_0_0
1 1
.names dffre_commonr2[3]_output_0_0 lut_$abc$22685$li413_li413_input_0_0
1 1
.names dffre_commonr2[3]_output_0_0 lut_$abc$22685$li452_li452_input_0_0
1 1
.names dffre_commonr2[3]_output_0_0 lut_$abc$22685$li453_li453_input_0_0
1 1
.names lut_$abc$22685$li373_li373_output_0_0 dffre_commonr2[4]_input_0_0
1 1
.names dffre_commonr2[4]_output_0_0 lut_$abc$44827$new_new_n1392___input_0_2
1 1
.names dffre_commonr2[4]_output_0_0 lut_$abc$44827$new_new_n1405___input_0_2
1 1
.names dffre_commonr2[4]_output_0_0 lut_$abc$44827$new_new_n1407___input_0_0
1 1
.names dffre_commonr2[4]_output_0_0 lut_$abc$44827$new_new_n1234___input_0_3
1 1
.names dffre_commonr2[4]_output_0_0 lut_$abc$44827$new_new_n1231___input_0_5
1 1
.names dffre_commonr2[4]_output_0_0 lut_$abc$44827$new_new_n1745___input_0_0
1 1
.names dffre_commonr2[4]_output_0_0 lut_$abc$22685$li414_li414_input_0_4
1 1
.names dffre_commonr2[4]_output_0_0 lut_$abc$22685$li453_li453_input_0_1
1 1
.names lut_$abc$22685$li374_li374_output_0_0 dffre_commonr2[5]_input_0_0
1 1
.names dffre_commonr2[5]_output_0_0 lut_$abc$44827$new_new_n1234___input_0_2
1 1
.names dffre_commonr2[5]_output_0_0 lut_$abc$44827$new_new_n1231___input_0_0
1 1
.names dffre_commonr2[5]_output_0_0 lut_$abc$44827$new_new_n1397___input_0_4
1 1
.names dffre_commonr2[5]_output_0_0 lut_$abc$44827$new_new_n1398___input_0_0
1 1
.names dffre_commonr2[5]_output_0_0 lut_$abc$22685$li416_li416_input_0_5
1 1
.names dffre_commonr2[5]_output_0_0 lut_$abc$22685$li415_li415_input_0_4
1 1
.names dffre_commonr2[5]_output_0_0 lut_$abc$44827$new_new_n1395___input_0_1
1 1
.names dffre_commonr2[5]_output_0_0 lut_$abc$22685$li455_li455_input_0_1
1 1
.names dffre_commonr2[5]_output_0_0 lut_$abc$22685$li454_li454_input_0_1
1 1
.names lut_$abc$22685$li375_li375_output_0_0 dffre_commonr2[6]_input_0_0
1 1
.names dffre_commonr2[6]_output_0_0 lut_$abc$44827$new_new_n1235___input_0_4
1 1
.names dffre_commonr2[6]_output_0_0 lut_$abc$44827$new_new_n1231___input_0_1
1 1
.names dffre_commonr2[6]_output_0_0 lut_$abc$44827$new_new_n1397___input_0_1
1 1
.names dffre_commonr2[6]_output_0_0 lut_$abc$44827$new_new_n1398___input_0_1
1 1
.names dffre_commonr2[6]_output_0_0 lut_$abc$44827$new_new_n1665___input_0_1
1 1
.names dffre_commonr2[6]_output_0_0 lut_$abc$22685$li416_li416_input_0_0
1 1
.names dffre_commonr2[6]_output_0_0 lut_$abc$44827$new_new_n1395___input_0_2
1 1
.names dffre_commonr2[6]_output_0_0 lut_$abc$22685$li455_li455_input_0_3
1 1
.names lut_$abc$22685$li376_li376_output_0_0 dffre_commonr2[7]_input_0_0
1 1
.names dffre_commonr2[7]_output_0_0 lut_$abc$44827$new_new_n1229___input_0_3
1 1
.names dffre_commonr2[7]_output_0_0 lut_$abc$44827$new_new_n1235___input_0_3
1 1
.names dffre_commonr2[7]_output_0_0 lut_$abc$44827$new_new_n1397___input_0_3
1 1
.names dffre_commonr2[7]_output_0_0 lut_$abc$44827$new_new_n1398___input_0_5
1 1
.names dffre_commonr2[7]_output_0_0 lut_$abc$22685$li418_li418_input_0_4
1 1
.names dffre_commonr2[7]_output_0_0 lut_$abc$22685$li417_li417_input_0_0
1 1
.names dffre_commonr2[7]_output_0_0 lut_$abc$22685$li456_li456_input_0_2
1 1
.names lut_$abc$22685$li377_li377_output_0_0 dffre_commonr2[8]_input_0_0
1 1
.names dffre_commonr2[8]_output_0_0 lut_$abc$44827$new_new_n1229___input_0_4
1 1
.names dffre_commonr2[8]_output_0_0 lut_$abc$44827$new_new_n1410___input_0_1
1 1
.names dffre_commonr2[8]_output_0_0 lut_$abc$44827$new_new_n1407___input_0_1
1 1
.names dffre_commonr2[8]_output_0_0 lut_$abc$44827$new_new_n1402___input_0_0
1 1
.names dffre_commonr2[8]_output_0_0 lut_$abc$44827$new_new_n1422___input_0_4
1 1
.names dffre_commonr2[8]_output_0_0 lut_$abc$22685$li457_li457_input_0_0
1 1
.names dffre_commonr2[8]_output_0_0 lut_$abc$44827$new_new_n1235___input_0_1
1 1
.names dffre_commonr2[8]_output_0_0 lut_$abc$22685$li458_li458_input_0_0
1 1
.names dffre_commonr2[8]_output_0_0 lut_$abc$22685$li418_li418_input_0_5
1 1
.names lut_$abc$22685$li378_li378_output_0_0 dffre_commonr2[9]_input_0_0
1 1
.names dffre_commonr2[9]_output_0_0 lut_$abc$44827$new_new_n1406___input_0_3
1 1
.names dffre_commonr2[9]_output_0_0 lut_$abc$44827$new_new_n1402___input_0_4
1 1
.names dffre_commonr2[9]_output_0_0 lut_$abc$44827$new_new_n1409___input_0_4
1 1
.names dffre_commonr2[9]_output_0_0 lut_$abc$44827$new_new_n1227___input_0_4
1 1
.names dffre_commonr2[9]_output_0_0 lut_$abc$44827$new_new_n1228___input_0_2
1 1
.names dffre_commonr2[9]_output_0_0 lut_$abc$44827$new_new_n1615___input_0_1
1 1
.names dffre_commonr2[9]_output_0_0 lut_$abc$22685$li419_li419_input_0_4
1 1
.names dffre_commonr2[9]_output_0_0 lut_$abc$22685$li458_li458_input_0_2
1 1
.names lut_$abc$22685$li379_li379_output_0_0 dffre_commonr2[10]_input_0_0
1 1
.names dffre_commonr2[10]_output_0_0 lut_$abc$44827$new_new_n1406___input_0_1
1 1
.names dffre_commonr2[10]_output_0_0 lut_$abc$22685$li460_li460_input_0_1
1 1
.names dffre_commonr2[10]_output_0_0 lut_$abc$22685$li459_li459_input_0_1
1 1
.names dffre_commonr2[10]_output_0_0 lut_$abc$44827$new_new_n1409___input_0_1
1 1
.names dffre_commonr2[10]_output_0_0 lut_$abc$44827$new_new_n1227___input_0_1
1 1
.names dffre_commonr2[10]_output_0_0 lut_$abc$44827$new_new_n1228___input_0_3
1 1
.names dffre_commonr2[10]_output_0_0 lut_$abc$22685$li421_li421_input_0_5
1 1
.names dffre_commonr2[10]_output_0_0 lut_$abc$22685$li420_li420_input_0_4
1 1
.names lut_$abc$22685$li380_li380_output_0_0 dffre_commonr2[11]_input_0_0
1 1
.names dffre_commonr2[11]_output_0_0 lut_$abc$44827$new_new_n1406___input_0_0
1 1
.names dffre_commonr2[11]_output_0_0 lut_$abc$22685$li460_li460_input_0_2
1 1
.names dffre_commonr2[11]_output_0_0 lut_$abc$44827$new_new_n1409___input_0_2
1 1
.names dffre_commonr2[11]_output_0_0 lut_$abc$44827$new_new_n1227___input_0_2
1 1
.names dffre_commonr2[11]_output_0_0 lut_$abc$44827$new_new_n1228___input_0_1
1 1
.names dffre_commonr2[11]_output_0_0 lut_$abc$22685$li421_li421_input_0_2
1 1
.names lut_$abc$22685$li381_li381_output_0_0 dffre_commonr2[12]_input_0_0
1 1
.names dffre_commonr2[12]_output_0_0 lut_$abc$44827$new_new_n1238___input_0_3
1 1
.names dffre_commonr2[12]_output_0_0 lut_$abc$44827$new_new_n1230___input_0_3
1 1
.names dffre_commonr2[12]_output_0_0 lut_$abc$44827$new_new_n1289___input_0_5
1 1
.names dffre_commonr2[12]_output_0_0 lut_$abc$44827$new_new_n1424___input_0_4
1 1
.names dffre_commonr2[12]_output_0_0 lut_$abc$44827$new_new_n1419___input_0_1
1 1
.names dffre_commonr2[12]_output_0_0 lut_$abc$44827$new_new_n1411___input_0_1
1 1
.names dffre_commonr2[12]_output_0_0 lut_$abc$44827$new_new_n1414___input_0_1
1 1
.names dffre_commonr2[12]_output_0_0 lut_$abc$22685$li423_li423_input_0_0
1 1
.names dffre_commonr2[12]_output_0_0 lut_$abc$22685$li422_li422_input_0_0
1 1
.names dffre_commonr2[12]_output_0_0 lut_$abc$22685$li462_li462_input_0_3
1 1
.names lut_$abc$22685$li382_li382_output_0_0 dffre_commonr2[13]_input_0_0
1 1
.names dffre_commonr2[13]_output_0_0 lut_$abc$44827$new_new_n1238___input_0_4
1 1
.names dffre_commonr2[13]_output_0_0 lut_$abc$44827$new_new_n1289___input_0_4
1 1
.names dffre_commonr2[13]_output_0_0 lut_$abc$44827$new_new_n1418___input_0_4
1 1
.names dffre_commonr2[13]_output_0_0 lut_$abc$44827$new_new_n1417___input_0_1
1 1
.names dffre_commonr2[13]_output_0_0 lut_$abc$44827$new_new_n1414___input_0_3
1 1
.names dffre_commonr2[13]_output_0_0 lut_$abc$22685$li423_li423_input_0_2
1 1
.names dffre_commonr2[13]_output_0_0 lut_$abc$22685$li462_li462_input_0_2
1 1
.names dffre_commonr2[13]_output_0_0 lut_$abc$44827$new_new_n1288___input_0_4
1 1
.names lut_$abc$22685$li383_li383_output_0_0 dffre_commonr2[14]_input_0_0
1 1
.names dffre_commonr2[14]_output_0_0 lut_$abc$22685$li425_li425_input_0_1
1 1
.names dffre_commonr2[14]_output_0_0 lut_$abc$22685$li424_li424_input_0_1
1 1
.names dffre_commonr2[14]_output_0_0 lut_$abc$44827$new_new_n1289___input_0_1
1 1
.names dffre_commonr2[14]_output_0_0 lut_$abc$44827$new_new_n1418___input_0_3
1 1
.names dffre_commonr2[14]_output_0_0 lut_$abc$44827$new_new_n1417___input_0_5
1 1
.names dffre_commonr2[14]_output_0_0 lut_$abc$22685$li464_li464_input_0_4
1 1
.names dffre_commonr2[14]_output_0_0 lut_$abc$22685$li463_li463_input_0_2
1 1
.names dffre_commonr2[14]_output_0_0 lut_$abc$44827$new_new_n1288___input_0_5
1 1
.names lut_$abc$22685$li384_li384_output_0_0 dffre_commonr2[15]_input_0_0
1 1
.names dffre_commonr2[15]_output_0_0 lut_$abc$22685$li425_li425_input_0_5
1 1
.names dffre_commonr2[15]_output_0_0 lut_$abc$44827$new_new_n1290___input_0_0
1 1
.names dffre_commonr2[15]_output_0_0 lut_$abc$44827$new_new_n1293___input_0_2
1 1
.names dffre_commonr2[15]_output_0_0 lut_$abc$44827$new_new_n1418___input_0_0
1 1
.names dffre_commonr2[15]_output_0_0 lut_$abc$44827$new_new_n1417___input_0_4
1 1
.names dffre_commonr2[15]_output_0_0 lut_$abc$22685$li464_li464_input_0_3
1 1
.names dffre_commonr2[15]_output_0_0 lut_$abc$44827$new_new_n1288___input_0_1
1 1
.names lut_$abc$22685$li385_li385_output_0_0 dffre_commonr2[16]_input_0_0
1 1
.names dffre_commonr2[16]_output_0_0 lut_$abc$22685$li427_li427_input_0_1
1 1
.names dffre_commonr2[16]_output_0_0 lut_$abc$44827$new_new_n1293___input_0_3
1 1
.names dffre_commonr2[16]_output_0_0 lut_$abc$44827$new_new_n1424___input_0_1
1 1
.names dffre_commonr2[16]_output_0_0 lut_$abc$44827$new_new_n1442___input_0_1
1 1
.names dffre_commonr2[16]_output_0_0 lut_$abc$44827$new_new_n1301___input_0_4
1 1
.names dffre_commonr2[16]_output_0_0 lut_$abc$22685$li466_li466_input_0_1
1 1
.names dffre_commonr2[16]_output_0_0 lut_$abc$22685$li465_li465_input_0_1
1 1
.names dffre_commonr2[16]_output_0_0 lut_$abc$44827$new_new_n1423___input_0_1
1 1
.names dffre_commonr2[16]_output_0_0 lut_$abc$44827$new_new_n1295___input_0_3
1 1
.names dffre_commonr2[16]_output_0_0 lut_$abc$22685$li426_li426_input_0_4
1 1
.names lut_$abc$22685$li386_li386_output_0_0 dffre_commonr2[17]_input_0_0
1 1
.names dffre_commonr2[17]_output_0_0 lut_$abc$22685$li427_li427_input_0_0
1 1
.names dffre_commonr2[17]_output_0_0 lut_$abc$44827$new_new_n1293___input_0_0
1 1
.names dffre_commonr2[17]_output_0_0 lut_$abc$44827$new_new_n1424___input_0_0
1 1
.names dffre_commonr2[17]_output_0_0 lut_$abc$44827$new_new_n1442___input_0_0
1 1
.names dffre_commonr2[17]_output_0_0 lut_$abc$44827$new_new_n1301___input_0_0
1 1
.names dffre_commonr2[17]_output_0_0 lut_$abc$22685$li466_li466_input_0_2
1 1
.names dffre_commonr2[17]_output_0_0 lut_$abc$44827$new_new_n1423___input_0_2
1 1
.names dffre_commonr2[17]_output_0_0 lut_$abc$44827$new_new_n1295___input_0_4
1 1
.names lut_$abc$22685$li387_li387_output_0_0 dffre_commonr2[18]_input_0_0
1 1
.names dffre_commonr2[18]_output_0_0 lut_$abc$22685$li429_li429_input_0_3
1 1
.names dffre_commonr2[18]_output_0_0 lut_$abc$22685$li428_li428_input_0_3
1 1
.names dffre_commonr2[18]_output_0_0 lut_$abc$44827$new_new_n1300___input_0_1
1 1
.names dffre_commonr2[18]_output_0_0 lut_$abc$44827$new_new_n1302___input_0_3
1 1
.names dffre_commonr2[18]_output_0_0 lut_$abc$44827$new_new_n1427___input_0_3
1 1
.names dffre_commonr2[18]_output_0_0 lut_$abc$44827$new_new_n1430___input_0_2
1 1
.names dffre_commonr2[18]_output_0_0 lut_$abc$44827$new_new_n1431___input_0_5
1 1
.names dffre_commonr2[18]_output_0_0 lut_$abc$22685$li467_li467_input_0_3
1 1
.names lut_$abc$22685$li388_li388_output_0_0 dffre_commonr2[19]_input_0_0
1 1
.names dffre_commonr2[19]_output_0_0 lut_$abc$44827$new_new_n1300___input_0_3
1 1
.names dffre_commonr2[19]_output_0_0 lut_$abc$44827$new_new_n1302___input_0_0
1 1
.names dffre_commonr2[19]_output_0_0 lut_$abc$22685$li468_li468_input_0_4
1 1
.names dffre_commonr2[19]_output_0_0 lut_$abc$44827$new_new_n1430___input_0_4
1 1
.names dffre_commonr2[19]_output_0_0 lut_$abc$44827$new_new_n1431___input_0_4
1 1
.names dffre_commonr2[19]_output_0_0 lut_$abc$44827$new_new_n1434___input_0_4
1 1
.names dffre_commonr2[19]_output_0_0 lut_$abc$44827$new_new_n1298___input_0_0
1 1
.names dffre_commonr2[19]_output_0_0 lut_$abc$44827$new_new_n1306___input_0_4
1 1
.names dffre_commonr2[19]_output_0_0 lut_$abc$44827$new_new_n1304___input_0_0
1 1
.names dffre_commonr2[19]_output_0_0 lut_$abc$44827$new_new_n1429___input_0_2
1 1
.names lut_$abc$22685$li389_li389_output_0_0 dffre_commonr2[20]_input_0_0
1 1
.names dffre_commonr2[20]_output_0_0 lut_$abc$44827$new_new_n1308___input_0_4
1 1
.names dffre_commonr2[20]_output_0_0 lut_$abc$44827$new_new_n1434___input_0_0
1 1
.names dffre_commonr2[20]_output_0_0 lut_$abc$44827$new_new_n1437___input_0_2
1 1
.names dffre_commonr2[20]_output_0_0 lut_$abc$44827$new_new_n1306___input_0_1
1 1
.names dffre_commonr2[20]_output_0_0 lut_$abc$44827$new_new_n1304___input_0_1
1 1
.names dffre_commonr2[20]_output_0_0 lut_$abc$44827$new_new_n1429___input_0_5
1 1
.names lut_$abc$22685$li390_li390_output_0_0 dffre_commonr2[21]_input_0_0
1 1
.names dffre_commonr2[21]_output_0_0 lut_$abc$44827$new_new_n1309___input_0_3
1 1
.names dffre_commonr2[21]_output_0_0 lut_$abc$44827$new_new_n1315___input_0_3
1 1
.names dffre_commonr2[21]_output_0_0 lut_$abc$44827$new_new_n1312___input_0_3
1 1
.names dffre_commonr2[21]_output_0_0 lut_$abc$44827$new_new_n1436___input_0_0
1 1
.names dffre_commonr2[21]_output_0_0 lut_$abc$44827$new_new_n1445___input_0_0
1 1
.names dffre_commonr2[21]_output_0_0 lut_$abc$44827$new_new_n1439___input_0_1
1 1
.names lut_$abc$22685$li391_li391_output_0_0 dffre_commonr2[22]_input_0_0
1 1
.names dffre_commonr2[22]_output_0_0 lut_$abc$44827$new_new_n1312___input_0_0
1 1
.names dffre_commonr2[22]_output_0_0 lut_$abc$44827$new_new_n1439___input_0_5
1 1
.names dffre_commonr2[22]_output_0_0 lut_$abc$44827$new_new_n1318___input_0_4
1 1
.names dffre_commonr2[22]_output_0_0 lut_$abc$44827$new_new_n1317___input_0_5
1 1
.names dffre_commonr2[22]_output_0_0 lut_$abc$44827$new_new_n1456___input_0_2
1 1
.names dffre_commonr2[22]_output_0_0 lut_$abc$44827$new_new_n1447___input_0_3
1 1
.names lut_$abc$22685$li392_li392_output_0_0 dffre_commonr2[23]_input_0_0
1 1
.names dffre_commonr2[23]_output_0_0 lut_$abc$44827$new_new_n1320___input_0_2
1 1
.names dffre_commonr2[23]_output_0_0 lut_$abc$44827$new_new_n1318___input_0_2
1 1
.names dffre_commonr2[23]_output_0_0 lut_$abc$44827$new_new_n1317___input_0_3
1 1
.names dffre_commonr2[23]_output_0_0 lut_$abc$44827$new_new_n1449___input_0_0
1 1
.names dffre_commonr2[23]_output_0_0 lut_$abc$44827$new_new_n1456___input_0_0
1 1
.names dffre_commonr2[23]_output_0_0 lut_$abc$44827$new_new_n1446___input_0_0
1 1
.names dffre_commonr2[23]_output_0_0 lut_$abc$44827$new_new_n1451___input_0_5
1 1
.names lut_$abc$22685$li393_li393_output_0_0 dffre_commonr2[24]_input_0_0
1 1
.names dffre_commonr2[24]_output_0_0 lut_$abc$44827$new_new_n1453___input_0_5
1 1
.names dffre_commonr2[24]_output_0_0 lut_$abc$44827$new_new_n1321___input_0_3
1 1
.names dffre_commonr2[24]_output_0_0 lut_$abc$44827$new_new_n1324___input_0_3
1 1
.names dffre_commonr2[24]_output_0_0 lut_$abc$44827$new_new_n1449___input_0_2
1 1
.names dffre_commonr2[24]_output_0_0 lut_$abc$44827$new_new_n1457___input_0_4
1 1
.names dffre_commonr2[24]_output_0_0 lut_$abc$44827$new_new_n1325___input_0_5
1 1
.names dffre_commonr2[24]_output_0_0 lut_$abc$44827$new_new_n1451___input_0_0
1 1
.names lut_$abc$22685$li394_li394_output_0_0 dffre_commonr2[25]_input_0_0
1 1
.names dffre_commonr2[25]_output_0_0 lut_$abc$44827$new_new_n1460___input_0_1
1 1
.names dffre_commonr2[25]_output_0_0 lut_$abc$44827$new_new_n1453___input_0_1
1 1
.names dffre_commonr2[25]_output_0_0 lut_$abc$44827$new_new_n1324___input_0_0
1 1
.names dffre_commonr2[25]_output_0_0 lut_$abc$44827$new_new_n1332___input_0_4
1 1
.names dffre_commonr2[25]_output_0_0 lut_$abc$44827$new_new_n1325___input_0_2
1 1
.names dffre_commonr2[25]_output_0_0 lut_$abc$44827$new_new_n1327___input_0_4
1 1
.names dffre_commonr2[25]_output_0_0 lut_$abc$44827$new_new_n1458___input_0_1
1 1
.names lut_$abc$22685$li395_li395_output_0_0 dffre_commonr2[26]_input_0_0
1 1
.names dffre_commonr2[26]_output_0_0 lut_$abc$44827$new_new_n1335___input_0_1
1 1
.names dffre_commonr2[26]_output_0_0 lut_$abc$44827$new_new_n1337___input_0_0
1 1
.names dffre_commonr2[26]_output_0_0 lut_$abc$44827$new_new_n1462___input_0_1
1 1
.names dffre_commonr2[26]_output_0_0 lut_$abc$44827$new_new_n1460___input_0_5
1 1
.names dffre_commonr2[26]_output_0_0 lut_$abc$44827$new_new_n1327___input_0_5
1 1
.names dffre_commonr2[26]_output_0_0 lut_$abc$44827$new_new_n1458___input_0_2
1 1
.names dffre_commonr2[26]_output_0_0 lut_$abc$44827$new_new_n1330___input_0_2
1 1
.names dffre_commonr2[26]_output_0_0 lut_$abc$44827$new_new_n1333___input_0_4
1 1
.names lut_$abc$22685$li396_li396_output_0_0 dffre_commonr2[27]_input_0_0
1 1
.names dffre_commonr2[27]_output_0_0 lut_$abc$44827$new_new_n1469___input_0_1
1 1
.names dffre_commonr2[27]_output_0_0 lut_$abc$44827$new_new_n1465___input_0_1
1 1
.names dffre_commonr2[27]_output_0_0 lut_$abc$44827$new_new_n1463___input_0_1
1 1
.names dffre_commonr2[27]_output_0_0 lut_$abc$44827$new_new_n1329___input_0_3
1 1
.names dffre_commonr2[27]_output_0_0 lut_$abc$44827$new_new_n1348___input_0_3
1 1
.names dffre_commonr2[27]_output_0_0 lut_$abc$44827$new_new_n1338___input_0_1
1 1
.names lut_$abc$22685$li397_li397_output_0_0 dffre_commonr2[28]_input_0_0
1 1
.names dffre_commonr2[28]_output_0_0 lut_$abc$44827$new_new_n1471___input_0_4
1 1
.names dffre_commonr2[28]_output_0_0 lut_$abc$44827$new_new_n1469___input_0_4
1 1
.names dffre_commonr2[28]_output_0_0 lut_$abc$44827$new_new_n1465___input_0_4
1 1
.names dffre_commonr2[28]_output_0_0 lut_$abc$44827$new_new_n1477___input_0_2
1 1
.names dffre_commonr2[28]_output_0_0 lut_$abc$44827$new_new_n1343___input_0_3
1 1
.names dffre_commonr2[28]_output_0_0 lut_$abc$44827$new_new_n1339___input_0_3
1 1
.names dffre_commonr2[28]_output_0_0 lut_$abc$44827$new_new_n1348___input_0_4
1 1
.names lut_$abc$22685$li398_li398_output_0_0 dffre_commonr2[29]_input_0_0
1 1
.names dffre_commonr2[29]_output_0_0 lut_$abc$44827$new_new_n1474___input_0_2
1 1
.names dffre_commonr2[29]_output_0_0 lut_$abc$44827$new_new_n1476___input_0_0
1 1
.names dffre_commonr2[29]_output_0_0 lut_$abc$44827$new_new_n1477___input_0_0
1 1
.names dffre_commonr2[29]_output_0_0 lut_$abc$44827$new_new_n1345___input_0_1
1 1
.names dffre_commonr2[29]_output_0_0 lut_$abc$44827$new_new_n1349___input_0_1
1 1
.names dffre_commonr2[29]_output_0_0 lut_$abc$44827$new_new_n1342___input_0_0
1 1
.names dffre_commonr2[29]_output_0_0 lut_$abc$44827$new_new_n1472___input_0_0
1 1
.names lut_$abc$22685$li399_li399_output_0_0 dffre_commonr2[30]_input_0_0
1 1
.names dffre_commonr2[30]_output_0_0 lut_$abc$44827$new_new_n1481___input_0_1
1 1
.names dffre_commonr2[30]_output_0_0 lut_$abc$44827$new_new_n1474___input_0_1
1 1
.names dffre_commonr2[30]_output_0_0 lut_$abc$44827$new_new_n1352___input_0_3
1 1
.names dffre_commonr2[30]_output_0_0 lut_$abc$44827$new_new_n1345___input_0_4
1 1
.names lut_$abc$22685$li400_li400_output_0_0 dffre_commonr2[31]_input_0_0
1 1
.names dffre_commonr2[31]_output_0_0 lut_$abc$44827$new_new_n1361___input_0_0
1 1
.names dffre_commonr2[31]_output_0_0 lut_$abc$44827$new_new_n1358___input_0_4
1 1
.names dffre_commonr2[31]_output_0_0 lut_$abc$44827$new_new_n1355___input_0_4
1 1
.names dffre_commonr2[31]_output_0_0 lut_$abc$44827$new_new_n1486___input_0_1
1 1
.names dffre_commonr2[31]_output_0_0 lut_$abc$44827$new_new_n1351___input_0_1
1 1
.names dffre_commonr2[31]_output_0_0 lut_$abc$44827$new_new_n1480___input_0_1
1 1
.names dffre_commonr2[31]_output_0_0 lut_$abc$44827$new_new_n1487___input_0_1
1 1
.names dffre_commonr2[31]_output_0_0 lut_$abc$44827$new_new_n1484___input_0_1
1 1
.names lut_$abc$22685$li401_li401_output_0_0 dffre_commonr2[32]_input_0_0
1 1
.names dffre_commonr2[32]_output_0_0 lut_$abc$44827$new_new_n1489___input_0_3
1 1
.names dffre_commonr2[32]_output_0_0 lut_$abc$44827$new_new_n1354___input_0_3
1 1
.names dffre_commonr2[32]_output_0_0 lut_$abc$44827$new_new_n1359___input_0_5
1 1
.names dffre_commonr2[32]_output_0_0 lut_$abc$44827$new_new_n1364___input_0_3
1 1
.names dffre_commonr2[32]_output_0_0 lut_$abc$44827$new_new_n1483___input_0_4
1 1
.names lut_$abc$22685$li402_li402_output_0_0 dffre_commonr2[33]_input_0_0
1 1
.names dffre_commonr2[33]_output_0_0 lut_$abc$44827$new_new_n1368___input_0_3
1 1
.names dffre_commonr2[33]_output_0_0 lut_$abc$44827$new_new_n1363___input_0_3
1 1
.names dffre_commonr2[33]_output_0_0 lut_$abc$44827$new_new_n1490___input_0_1
1 1
.names dffre_commonr2[33]_output_0_0 lut_$abc$44827$new_new_n1494___input_0_1
1 1
.names dffre_commonr2[33]_output_0_0 lut_$abc$44827$new_new_n1359___input_0_1
1 1
.names dffre_commonr2[33]_output_0_0 lut_$abc$44827$new_new_n1367___input_0_3
1 1
.names dffre_commonr2[33]_output_0_0 lut_$abc$44827$new_new_n1492___input_0_1
1 1
.names dffre_commonr2[33]_output_0_0 lut_$abc$44827$new_new_n1365___input_0_2
1 1
.names lut_$abc$22685$li403_li403_output_0_0 dffre_commonr2[34]_input_0_0
1 1
.names dffre_commonr2[34]_output_0_0 lut_$abc$44827$new_new_n1362___input_0_2
1 1
.names dffre_commonr2[34]_output_0_0 lut_$abc$44827$new_new_n1495___input_0_5
1 1
.names dffre_commonr2[34]_output_0_0 lut_$abc$44827$new_new_n1371___input_0_2
1 1
.names dffre_commonr2[34]_output_0_0 lut_$abc$44827$new_new_n1499___input_0_2
1 1
.names dffre_commonr2[34]_output_0_0 lut_$abc$44827$new_new_n1492___input_0_0
1 1
.names lut_$abc$22685$li404_li404_output_0_0 dffre_commonr2[35]_input_0_0
1 1
.names dffre_commonr2[35]_output_0_0 lut_$abc$44827$new_new_n1372___input_0_2
1 1
.names dffre_commonr2[35]_output_0_0 lut_$abc$44827$new_new_n1375___input_0_2
1 1
.names dffre_commonr2[35]_output_0_0 lut_$abc$44827$new_new_n1495___input_0_2
1 1
.names dffre_commonr2[35]_output_0_0 lut_$abc$44827$new_new_n1503___input_0_4
1 1
.names dffre_commonr2[35]_output_0_0 lut_$abc$44827$new_new_n1500___input_0_2
1 1
.names lut_$abc$22685$li405_li405_output_0_0 dffre_commonr2[36]_input_0_0
1 1
.names dffre_commonr2[36]_output_0_0 lut_$abc$44827$new_new_n1376___input_0_1
1 1
.names dffre_commonr2[36]_output_0_0 lut_$abc$44827$new_new_n1382___input_0_1
1 1
.names dffre_commonr2[36]_output_0_0 lut_$abc$44827$new_new_n1503___input_0_1
1 1
.names dffre_commonr2[36]_output_0_0 lut_$abc$44827$new_new_n1502___input_0_1
1 1
.names dffre_commonr2[36]_output_0_0 lut_$abc$44827$new_new_n1500___input_0_5
1 1
.names dffre_commonr2[36]_output_0_0 lut_$abc$44827$new_new_n1378___input_0_1
1 1
.names lut_$abc$22685$li406_li406_output_0_0 dffre_commonr2[37]_input_0_0
1 1
.names dffre_commonr2[37]_output_0_0 lut_$abc$44827$new_new_n1505___input_0_0
1 1
.names dffre_commonr2[37]_output_0_0 lut_$abc$44827$new_new_n1502___input_0_3
1 1
.names dffre_commonr2[37]_output_0_0 lut_$abc$44827$new_new_n1378___input_0_5
1 1
.names dffre_commonr2[37]_output_0_0 lut_$abc$44827$new_new_n1383___input_0_2
1 1
.names lut_$abc$22685$li407_li407_output_0_0 dffre_commonr2[38]_input_0_0
1 1
.names dffre_commonr2[38]_output_0_0 lut_$abc$44827$new_new_n1506___input_0_3
1 1
.names dffre_commonr2[38]_output_0_0 lut_$abc$44827$new_new_n1383___input_0_4
1 1
.names lut_$abc$22685$li408_li408_output_0_0 dffre_commonr2[0]_input_0_0
1 1
.names dffre_commonr2[0]_output_0_0 lut_$abc$44827$new_new_n1233___input_0_5
1 1
.names dffre_commonr2[0]_output_0_0 lut_$abc$44827$new_new_n1389___input_0_5
1 1
.names dffre_commonr2[0]_output_0_0 lut_$abc$44827$new_new_n1387___input_0_4
1 1
.names dffre_commonr2[0]_output_0_0 lut_$abc$22685$li450_li450_input_0_4
1 1
.names dffre_commonr2[0]_output_0_0 lut_$abc$22685$li449_li449_input_0_4
1 1
.names dffre_commonr2[0]_output_0_0 lut_$abc$44827$new_new_n1753___input_0_3
1 1
.names dffre_commonr2[0]_output_0_0 lut_$abc$22685$li410_li410_input_0_1
1 1
.names dffre_commonr2[0]_output_0_0 lut_$abc$22685$li411_li411_input_0_1
1 1
.names lut_$abc$22685$li409_li409_output_0_0 dffre_commonr2[1]_input_0_0
1 1
.names dffre_commonr2[1]_output_0_0 lut_$abc$44827$new_new_n1233___input_0_4
1 1
.names dffre_commonr2[1]_output_0_0 lut_$abc$44827$new_new_n1389___input_0_4
1 1
.names dffre_commonr2[1]_output_0_0 lut_$abc$44827$new_new_n1387___input_0_1
1 1
.names dffre_commonr2[1]_output_0_0 lut_$abc$22685$li450_li450_input_0_2
1 1
.names dffre_commonr2[1]_output_0_0 lut_$abc$44827$new_new_n1753___input_0_0
1 1
.names dffre_commonr2[1]_output_0_0 lut_$abc$22685$li411_li411_input_0_2
1 1
.names lut_$abc$22685$li410_li410_output_0_0 dffre_pi[0]_input_0_0
1 1
.names lut_$abc$22685$li411_li411_output_0_0 dffre_pi[1]_input_0_0
1 1
.names lut_$abc$22685$li412_li412_output_0_0 dffre_pi[2]_input_0_0
1 1
.names lut_$abc$22685$li413_li413_output_0_0 dffre_pi[3]_input_0_0
1 1
.names lut_$abc$22685$li414_li414_output_0_0 dffre_pi[4]_input_0_0
1 1
.names lut_$abc$22685$li415_li415_output_0_0 dffre_pi[5]_input_0_0
1 1
.names lut_$abc$22685$li416_li416_output_0_0 dffre_pi[6]_input_0_0
1 1
.names lut_$abc$22685$li417_li417_output_0_0 dffre_pi[7]_input_0_0
1 1
.names lut_$abc$22685$li418_li418_output_0_0 dffre_pi[8]_input_0_0
1 1
.names lut_$abc$22685$li419_li419_output_0_0 dffre_pi[9]_input_0_0
1 1
.names lut_$abc$22685$li420_li420_output_0_0 dffre_pi[10]_input_0_0
1 1
.names lut_$abc$22685$li421_li421_output_0_0 dffre_pi[11]_input_0_0
1 1
.names lut_$abc$22685$li422_li422_output_0_0 dffre_pi[12]_input_0_0
1 1
.names lut_$abc$22685$li423_li423_output_0_0 dffre_pi[13]_input_0_0
1 1
.names lut_$abc$22685$li424_li424_output_0_0 dffre_pi[14]_input_0_0
1 1
.names lut_$abc$22685$li425_li425_output_0_0 dffre_pi[15]_input_0_0
1 1
.names lut_$abc$22685$li426_li426_output_0_0 dffre_pi[16]_input_0_0
1 1
.names lut_$abc$22685$li427_li427_output_0_0 dffre_pi[17]_input_0_0
1 1
.names lut_$abc$22685$li428_li428_output_0_0 dffre_pi[18]_input_0_0
1 1
.names lut_$abc$22685$li429_li429_output_0_0 dffre_pi[19]_input_0_0
1 1
.names lut_$abc$22685$li430_li430_output_0_0 dffre_pi[20]_input_0_0
1 1
.names lut_$abc$22685$li431_li431_output_0_0 dffre_pi[21]_input_0_0
1 1
.names lut_$abc$22685$li432_li432_output_0_0 dffre_pi[22]_input_0_0
1 1
.names lut_$abc$22685$li433_li433_output_0_0 dffre_pi[23]_input_0_0
1 1
.names lut_$abc$22685$li434_li434_output_0_0 dffre_pi[24]_input_0_0
1 1
.names lut_$abc$22685$li435_li435_output_0_0 dffre_pi[25]_input_0_0
1 1
.names lut_$abc$22685$li436_li436_output_0_0 dffre_pi[26]_input_0_0
1 1
.names lut_$abc$22685$li437_li437_output_0_0 dffre_pi[27]_input_0_0
1 1
.names lut_$abc$22685$li438_li438_output_0_0 dffre_pi[28]_input_0_0
1 1
.names lut_$abc$22685$li439_li439_output_0_0 dffre_pi[29]_input_0_0
1 1
.names lut_$abc$22685$li440_li440_output_0_0 dffre_pi[30]_input_0_0
1 1
.names lut_$abc$22685$li441_li441_output_0_0 dffre_pi[31]_input_0_0
1 1
.names lut_$abc$22685$li442_li442_output_0_0 dffre_pi[32]_input_0_0
1 1
.names lut_$abc$22685$li443_li443_output_0_0 dffre_pi[33]_input_0_0
1 1
.names lut_$abc$22685$li444_li444_output_0_0 dffre_pi[34]_input_0_0
1 1
.names lut_$abc$22685$li445_li445_output_0_0 dffre_pi[35]_input_0_0
1 1
.names lut_$abc$22685$li446_li446_output_0_0 dffre_pi[36]_input_0_0
1 1
.names lut_$abc$22685$li447_li447_output_0_0 dffre_pi[37]_input_0_0
1 1
.names lut_$abc$22685$li448_li448_output_0_0 dffre_pi[38]_input_0_0
1 1
.names lut_$abc$22685$li449_li449_output_0_0 dffre_pr[0]_input_0_0
1 1
.names lut_$abc$22685$li450_li450_output_0_0 dffre_pr[1]_input_0_0
1 1
.names lut_$abc$22685$li451_li451_output_0_0 dffre_pr[2]_input_0_0
1 1
.names lut_$abc$22685$li452_li452_output_0_0 dffre_pr[3]_input_0_0
1 1
.names lut_$abc$22685$li453_li453_output_0_0 dffre_pr[4]_input_0_0
1 1
.names lut_$abc$22685$li454_li454_output_0_0 dffre_pr[5]_input_0_0
1 1
.names lut_$abc$22685$li455_li455_output_0_0 dffre_pr[6]_input_0_0
1 1
.names lut_$abc$22685$li456_li456_output_0_0 dffre_pr[7]_input_0_0
1 1
.names lut_$abc$22685$li457_li457_output_0_0 dffre_pr[8]_input_0_0
1 1
.names lut_$abc$22685$li458_li458_output_0_0 dffre_pr[9]_input_0_0
1 1
.names lut_$abc$22685$li459_li459_output_0_0 dffre_pr[10]_input_0_0
1 1
.names lut_$abc$22685$li460_li460_output_0_0 dffre_pr[11]_input_0_0
1 1
.names lut_$abc$22685$li461_li461_output_0_0 dffre_pr[12]_input_0_0
1 1
.names lut_$abc$22685$li462_li462_output_0_0 dffre_pr[13]_input_0_0
1 1
.names lut_$abc$22685$li463_li463_output_0_0 dffre_pr[14]_input_0_0
1 1
.names lut_$abc$22685$li464_li464_output_0_0 dffre_pr[15]_input_0_0
1 1
.names lut_$abc$22685$li465_li465_output_0_0 dffre_pr[16]_input_0_0
1 1
.names lut_$abc$22685$li466_li466_output_0_0 dffre_pr[17]_input_0_0
1 1
.names lut_$abc$22685$li467_li467_output_0_0 dffre_pr[18]_input_0_0
1 1
.names lut_$abc$22685$li468_li468_output_0_0 dffre_pr[19]_input_0_0
1 1
.names lut_$abc$22685$li469_li469_output_0_0 dffre_pr[20]_input_0_0
1 1
.names lut_$abc$22685$li470_li470_output_0_0 dffre_pr[21]_input_0_0
1 1
.names lut_$abc$22685$li471_li471_output_0_0 dffre_pr[22]_input_0_0
1 1
.names lut_$abc$22685$li472_li472_output_0_0 dffre_pr[23]_input_0_0
1 1
.names lut_$abc$22685$li473_li473_output_0_0 dffre_pr[24]_input_0_0
1 1
.names lut_$abc$22685$li474_li474_output_0_0 dffre_pr[25]_input_0_0
1 1
.names lut_$abc$22685$li475_li475_output_0_0 dffre_pr[26]_input_0_0
1 1
.names lut_$abc$22685$li476_li476_output_0_0 dffre_pr[27]_input_0_0
1 1
.names lut_$abc$22685$li477_li477_output_0_0 dffre_pr[28]_input_0_0
1 1
.names lut_$abc$22685$li478_li478_output_0_0 dffre_pr[29]_input_0_0
1 1
.names lut_$abc$22685$li479_li479_output_0_0 dffre_pr[30]_input_0_0
1 1
.names lut_$abc$22685$li480_li480_output_0_0 dffre_pr[31]_input_0_0
1 1
.names lut_$abc$22685$li481_li481_output_0_0 dffre_pr[32]_input_0_0
1 1
.names lut_$abc$22685$li482_li482_output_0_0 dffre_pr[33]_input_0_0
1 1
.names lut_$abc$22685$li483_li483_output_0_0 dffre_pr[34]_input_0_0
1 1
.names lut_$abc$22685$li484_li484_output_0_0 dffre_pr[35]_input_0_0
1 1
.names lut_$abc$22685$li485_li485_output_0_0 dffre_pr[36]_input_0_0
1 1
.names lut_$abc$22685$li486_li486_output_0_0 dffre_pr[37]_input_0_0
1 1
.names lut_$abc$22685$li487_li487_output_0_0 dffre_pr[38]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.S[8]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_0_0
1 1
.names lut_$abc$44827$new_new_n1159___output_0_0 lut_$abc$44827$new_new_n1160___input_0_4
1 1
.names lut_$abc$44827$new_new_n1159___output_0_0 lut_$abc$22685$li046_li046_input_0_1
1 1
.names lut_$abc$44827$new_new_n1159___output_0_0 lut_$abc$22685$li047_li047_input_0_1
1 1
.names lut_$abc$44827$new_new_n1160___output_0_0 lut_$abc$44827$new_new_n1161___input_0_4
1 1
.names lut_$abc$44827$new_new_n1160___output_0_0 lut_$abc$22685$li050_li050_input_0_3
1 1
.names lut_$abc$44827$new_new_n1160___output_0_0 lut_$abc$22685$li048_li048_input_0_3
1 1
.names lut_$abc$44827$new_new_n1160___output_0_0 lut_$abc$22685$li049_li049_input_0_4
1 1
.names lut_$abc$44827$new_new_n1161___output_0_0 lut_$abc$44827$new_new_n1162___input_0_0
1 1
.names lut_$abc$44827$new_new_n1161___output_0_0 lut_$abc$22685$li054_li054_input_0_0
1 1
.names lut_$abc$44827$new_new_n1161___output_0_0 lut_$abc$22685$li052_li052_input_0_4
1 1
.names lut_$abc$44827$new_new_n1161___output_0_0 lut_$abc$22685$li051_li051_input_0_4
1 1
.names lut_$abc$44827$new_new_n1161___output_0_0 lut_$abc$22685$li053_li053_input_0_1
1 1
.names lut_$abc$44827$new_new_n1161___output_0_0 lut_$abc$44827$new_new_n1656___input_0_0
1 1
.names lut_$abc$44827$new_new_n1162___output_0_0 lut_$abc$22685$li059_li059_input_0_1
1 1
.names lut_$abc$44827$new_new_n1162___output_0_0 lut_$abc$22685$li056_li056_input_0_1
1 1
.names lut_$abc$44827$new_new_n1162___output_0_0 lut_$abc$22685$li058_li058_input_0_1
1 1
.names lut_$abc$44827$new_new_n1162___output_0_0 lut_$abc$22685$li060_li060_input_0_1
1 1
.names lut_$abc$44827$new_new_n1162___output_0_0 lut_$abc$22685$li057_li057_input_0_0
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li059_li059_input_0_0
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li056_li056_input_0_2
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li058_li058_input_0_2
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li060_li060_input_0_2
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li040_li040_input_0_4
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li041_li041_input_0_0
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li054_li054_input_0_4
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li043_li043_input_0_1
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li042_li042_input_0_1
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li050_li050_input_0_4
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li048_li048_input_0_4
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li052_li052_input_0_0
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li051_li051_input_0_0
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li049_li049_input_0_0
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li045_li045_input_0_0
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li053_li053_input_0_4
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li044_li044_input_0_4
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li046_li046_input_0_0
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li047_li047_input_0_0
1 1
.names lut_$abc$44827$new_new_n1164___output_0_0 lut_$abc$22685$li055_li055_input_0_3
1 1
.names adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_3
1 1
.names adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_output_0_0 lut_$abc$22685$li061_li061_input_0_3
1 1
.names adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_1
1 1
.names adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_output_0_0 lut_$abc$22685$li062_li062_input_0_1
1 1
.names adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_1
1 1
.names adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_output_0_0 lut_$abc$22685$li063_li063_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_9 lut_$abc$44827$new_new_n1227___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_9 lut_$abc$44827$new_new_n1228___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_9 lut_$abc$44827$new_new_n1615___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_9 lut_$abc$22685$li419_li419_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_10 lut_$abc$44827$new_new_n1227___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_10 lut_$abc$44827$new_new_n1228___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_10 lut_$abc$22685$li421_li421_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_10 lut_$abc$22685$li420_li420_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_11 lut_$abc$44827$new_new_n1227___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_11 lut_$abc$44827$new_new_n1228___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_11 lut_$abc$22685$li421_li421_input_0_3
1 1
.names lut_$abc$44827$new_new_n1227___output_0_0 lut_$abc$44827$new_new_n1230___input_0_2
1 1
.names lut_$abc$44827$new_new_n1227___output_0_0 lut_$abc$22685$li422_li422_input_0_3
1 1
.names lut_$abc$44827$new_new_n1228___output_0_0 lut_$abc$44827$new_new_n1230___input_0_0
1 1
.names lut_$abc$44827$new_new_n1228___output_0_0 lut_$abc$22685$li422_li422_input_0_2
1 1
.names lut_$abc$44827$new_new_n1228___output_0_0 lut_$abc$44827$new_new_n1236___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_7 lut_$abc$44827$new_new_n1229___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_7 lut_$abc$44827$new_new_n1235___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_7 lut_$abc$22685$li418_li418_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_7 lut_$abc$22685$li417_li417_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_8 lut_$abc$44827$new_new_n1229___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_8 lut_$abc$44827$new_new_n1235___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_8 lut_$abc$22685$li418_li418_input_0_3
1 1
.names lut_$abc$44827$new_new_n1229___output_0_0 lut_$abc$44827$new_new_n1230___input_0_4
1 1
.names lut_$abc$44827$new_new_n1229___output_0_0 lut_$abc$44827$new_new_n1612___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12 lut_$abc$44827$new_new_n1238___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12 lut_$abc$44827$new_new_n1230___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12 lut_$abc$44827$new_new_n1289___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12 lut_$abc$22685$li423_li423_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12 lut_$abc$22685$li422_li422_input_0_5
1 1
.names lut_$abc$44827$new_new_n1230___output_0_0 lut_$abc$44827$new_new_n1237___input_0_3
1 1
.names lut_$abc$44827$new_new_n1230___output_0_0 lut_$abc$44827$new_new_n1303___input_0_2
1 1
.names lut_$abc$44827$new_new_n1230___output_0_0 lut_$abc$44827$new_new_n1316___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_5 lut_$abc$44827$new_new_n1234___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_5 lut_$abc$44827$new_new_n1231___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_5 lut_$abc$22685$li416_li416_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_5 lut_$abc$22685$li415_li415_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_4 lut_$abc$44827$new_new_n1234___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_4 lut_$abc$44827$new_new_n1231___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_4 lut_$abc$44827$new_new_n1745___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_4 lut_$abc$22685$li414_li414_input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_6 lut_$abc$44827$new_new_n1235___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_6 lut_$abc$44827$new_new_n1231___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_6 lut_$abc$44827$new_new_n1665___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_6 lut_$abc$22685$li416_li416_input_0_3
1 1
.names lut_$abc$44827$new_new_n1231___output_0_0 lut_$abc$44827$new_new_n1236___input_0_0
1 1
.names lut_$abc$44827$new_new_n1231___output_0_0 lut_$abc$44827$new_new_n1612___input_0_3
1 1
.names lut_$abc$44827$new_new_n1231___output_0_0 lut_$abc$44827$new_new_n1665___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3 lut_$abc$44827$new_new_n1232___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3 lut_$abc$44827$new_new_n1234___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3 lut_$abc$44827$new_new_n1745___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3 lut_$abc$22685$li414_li414_input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3 lut_$abc$22685$li413_li413_input_0_4
1 1
.names lut_$abc$44827$new_new_n1232___output_0_0 lut_$abc$44827$new_new_n1236___input_0_4
1 1
.names lut_$abc$44827$new_new_n1232___output_0_0 lut_$abc$44827$new_new_n1612___input_0_5
1 1
.names lut_$abc$44827$new_new_n1232___output_0_0 lut_$abc$44827$new_new_n1665___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_0 lut_$abc$44827$new_new_n1233___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_0 lut_$abc$44827$new_new_n1753___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_0 lut_$abc$22685$li410_li410_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_0 lut_$abc$22685$li411_li411_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_1 lut_$abc$44827$new_new_n1233___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_1 lut_$abc$44827$new_new_n1753___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_1 lut_$abc$22685$li411_li411_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_2 lut_$abc$44827$new_new_n1233___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_2 lut_$abc$44827$new_new_n1753___input_0_4
1 1
.names lut_$abc$44827$new_new_n1233___output_0_0 lut_$abc$44827$new_new_n1236___input_0_1
1 1
.names lut_$abc$44827$new_new_n1233___output_0_0 lut_$abc$44827$new_new_n1612___input_0_2
1 1
.names lut_$abc$44827$new_new_n1233___output_0_0 lut_$abc$44827$new_new_n1665___input_0_2
1 1
.names lut_$abc$44827$new_new_n1233___output_0_0 lut_$abc$44827$new_new_n1745___input_0_2
1 1
.names lut_$abc$44827$new_new_n1233___output_0_0 lut_$abc$22685$li414_li414_input_0_1
1 1
.names lut_$abc$44827$new_new_n1233___output_0_0 lut_$abc$22685$li413_li413_input_0_3
1 1
.names lut_$abc$44827$new_new_n1234___output_0_0 lut_$abc$44827$new_new_n1236___input_0_5
1 1
.names lut_$abc$44827$new_new_n1234___output_0_0 lut_$abc$44827$new_new_n1612___input_0_1
1 1
.names lut_$abc$44827$new_new_n1234___output_0_0 lut_$abc$44827$new_new_n1665___input_0_5
1 1
.names lut_$abc$44827$new_new_n1235___output_0_0 lut_$abc$44827$new_new_n1236___input_0_3
1 1
.names lut_$abc$44827$new_new_n1235___output_0_0 lut_$abc$44827$new_new_n1612___input_0_0
1 1
.names lut_$abc$44827$new_new_n1236___output_0_0 lut_$abc$44827$new_new_n1237___input_0_0
1 1
.names lut_$abc$44827$new_new_n1236___output_0_0 lut_$abc$44827$new_new_n1303___input_0_1
1 1
.names lut_$abc$44827$new_new_n1236___output_0_0 lut_$abc$44827$new_new_n1316___input_0_4
1 1
.names lut_$abc$44827$new_new_n1237___output_0_0 lut_$abc$44827$new_new_n1238___input_0_2
1 1
.names lut_$abc$44827$new_new_n1237___output_0_0 lut_$abc$44827$new_new_n1290___input_0_2
1 1
.names lut_$abc$44827$new_new_n1237___output_0_0 lut_$abc$44827$new_new_n1296___input_0_2
1 1
.names lut_$abc$44827$new_new_n1237___output_0_0 lut_$abc$22685$li423_li423_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_13 lut_$abc$44827$new_new_n1238___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_13 lut_$abc$44827$new_new_n1289___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_13 lut_$abc$22685$li423_li423_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_13 lut_$abc$44827$new_new_n1288___input_0_0
1 1
.names lut_$abc$44827$new_new_n1238___output_0_0 lut_$abc$22685$li425_li425_input_0_4
1 1
.names lut_$abc$44827$new_new_n1238___output_0_0 lut_$abc$22685$li424_li424_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_14 lut_$abc$22685$li425_li425_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_14 lut_$abc$22685$li424_li424_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_14 lut_$abc$44827$new_new_n1289___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_14 lut_$abc$44827$new_new_n1288___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_15 lut_$abc$22685$li425_li425_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_15 lut_$abc$44827$new_new_n1290___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_15 lut_$abc$44827$new_new_n1293___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_15 lut_$abc$44827$new_new_n1288___input_0_3
1 1
.names lut_$abc$44827$new_new_n1288___output_0_0 lut_$abc$44827$new_new_n1290___input_0_4
1 1
.names lut_$abc$44827$new_new_n1288___output_0_0 lut_$abc$44827$new_new_n1301___input_0_3
1 1
.names lut_$abc$44827$new_new_n1288___output_0_0 lut_$abc$44827$new_new_n1295___input_0_2
1 1
.names lut_$abc$44827$new_new_n1289___output_0_0 lut_$abc$44827$new_new_n1294___input_0_1
1 1
.names lut_$abc$44827$new_new_n1289___output_0_0 lut_$abc$44827$new_new_n1290___input_0_3
1 1
.names lut_$abc$44827$new_new_n1290___output_0_0 lut_$abc$22685$li427_li427_input_0_2
1 1
.names lut_$abc$44827$new_new_n1290___output_0_0 lut_$abc$22685$li426_li426_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16 lut_$abc$22685$li427_li427_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16 lut_$abc$44827$new_new_n1293___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16 lut_$abc$44827$new_new_n1301___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16 lut_$abc$44827$new_new_n1295___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16 lut_$abc$22685$li426_li426_input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_17 lut_$abc$22685$li427_li427_input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_17 lut_$abc$44827$new_new_n1293___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_17 lut_$abc$44827$new_new_n1301___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_17 lut_$abc$44827$new_new_n1295___input_0_0
1 1
.names lut_$abc$44827$new_new_n1293___output_0_0 lut_$abc$44827$new_new_n1294___input_0_2
1 1
.names lut_$abc$44827$new_new_n1294___output_0_0 lut_$abc$44827$new_new_n1296___input_0_0
1 1
.names lut_$abc$44827$new_new_n1294___output_0_0 lut_$abc$44827$new_new_n1303___input_0_4
1 1
.names lut_$abc$44827$new_new_n1294___output_0_0 lut_$abc$44827$new_new_n1316___input_0_5
1 1
.names lut_$abc$44827$new_new_n1295___output_0_0 lut_$abc$44827$new_new_n1296___input_0_1
1 1
.names lut_$abc$44827$new_new_n1296___output_0_0 lut_$abc$22685$li429_li429_input_0_0
1 1
.names lut_$abc$44827$new_new_n1296___output_0_0 lut_$abc$22685$li428_li428_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_18 lut_$abc$22685$li429_li429_input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_18 lut_$abc$22685$li428_li428_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_18 lut_$abc$44827$new_new_n1300___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_18 lut_$abc$44827$new_new_n1302___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19 lut_$abc$44827$new_new_n1300___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19 lut_$abc$44827$new_new_n1302___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19 lut_$abc$44827$new_new_n1298___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19 lut_$abc$44827$new_new_n1306___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19 lut_$abc$44827$new_new_n1304___input_0_2
1 1
.names lut_$abc$44827$new_new_n1298___output_0_0 lut_$abc$22685$li429_li429_input_0_2
1 1
.names lut_$abc$44827$new_new_n1300___output_0_0 lut_$abc$44827$new_new_n1301___input_0_2
1 1
.names lut_$abc$44827$new_new_n1301___output_0_0 lut_$abc$44827$new_new_n1303___input_0_3
1 1
.names lut_$abc$44827$new_new_n1301___output_0_0 lut_$abc$44827$new_new_n1316___input_0_1
1 1
.names lut_$abc$44827$new_new_n1302___output_0_0 lut_$abc$44827$new_new_n1303___input_0_0
1 1
.names lut_$abc$44827$new_new_n1302___output_0_0 lut_$abc$44827$new_new_n1314___input_0_3
1 1
.names lut_$abc$44827$new_new_n1303___output_0_0 lut_$abc$44827$new_new_n1307___input_0_0
1 1
.names lut_$abc$44827$new_new_n1303___output_0_0 lut_$abc$22685$li430_li430_input_0_0
1 1
.names lut_$abc$44827$new_new_n1303___output_0_0 lut_$abc$44827$new_new_n1311___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_20 lut_$abc$44827$new_new_n1308___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_20 lut_$abc$44827$new_new_n1306___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_20 lut_$abc$44827$new_new_n1304___input_0_3
1 1
.names lut_$abc$44827$new_new_n1304___output_0_0 lut_$abc$44827$new_new_n1307___input_0_4
1 1
.names lut_$abc$44827$new_new_n1304___output_0_0 lut_$abc$44827$new_new_n1314___input_0_2
1 1
.names lut_$abc$44827$new_new_n1304___output_0_0 lut_$abc$22685$li430_li430_input_0_2
1 1
.names lut_$abc$44827$new_new_n1304___output_0_0 lut_$abc$44827$new_new_n1311___input_0_5
1 1
.names lut_$abc$44827$new_new_n1306___output_0_0 lut_$abc$44827$new_new_n1307___input_0_2
1 1
.names lut_$abc$44827$new_new_n1306___output_0_0 lut_$abc$44827$new_new_n1315___input_0_2
1 1
.names lut_$abc$44827$new_new_n1306___output_0_0 lut_$abc$44827$new_new_n1311___input_0_4
1 1
.names lut_$abc$44827$new_new_n1307___output_0_0 lut_$abc$22685$li431_li431_input_0_0
1 1
.names lut_$abc$44827$new_new_n1308___output_0_0 lut_$abc$22685$li431_li431_input_0_4
1 1
.names lut_$abc$44827$new_new_n1308___output_0_0 lut_$abc$44827$new_new_n1314___input_0_4
1 1
.names lut_$abc$44827$new_new_n1308___output_0_0 lut_$abc$44827$new_new_n1315___input_0_4
1 1
.names lut_$abc$44827$new_new_n1308___output_0_0 lut_$abc$44827$new_new_n1311___input_0_0
1 1
.names lut_$abc$44827$new_new_n1309___output_0_0 lut_$abc$22685$li431_li431_input_0_1
1 1
.names lut_$abc$44827$new_new_n1309___output_0_0 lut_$abc$44827$new_new_n1314___input_0_1
1 1
.names lut_$abc$44827$new_new_n1309___output_0_0 lut_$abc$44827$new_new_n1311___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21 lut_$abc$22685$li431_li431_input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21 lut_$abc$44827$new_new_n1314___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21 lut_$abc$44827$new_new_n1315___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21 lut_$abc$44827$new_new_n1312___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21 lut_$abc$44827$new_new_n1311___input_0_3
1 1
.names lut_$abc$44827$new_new_n1311___output_0_0 lut_$abc$22685$li432_li432_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_22 lut_$abc$44827$new_new_n1312___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_22 lut_$abc$44827$new_new_n1318___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_22 lut_$abc$44827$new_new_n1317___input_0_2
1 1
.names lut_$abc$44827$new_new_n1312___output_0_0 lut_$abc$44827$new_new_n1314___input_0_5
1 1
.names lut_$abc$44827$new_new_n1312___output_0_0 lut_$abc$44827$new_new_n1315___input_0_5
1 1
.names lut_$abc$44827$new_new_n1312___output_0_0 lut_$abc$22685$li432_li432_input_0_4
1 1
.names lut_$abc$44827$new_new_n1314___output_0_0 lut_$abc$44827$new_new_n1316___input_0_2
1 1
.names lut_$abc$44827$new_new_n1315___output_0_0 lut_$abc$44827$new_new_n1316___input_0_3
1 1
.names lut_$abc$44827$new_new_n1316___output_0_0 lut_$abc$44827$new_new_n1370___input_0_5
1 1
.names lut_$abc$44827$new_new_n1316___output_0_0 lut_$abc$44827$new_new_n1341___input_0_0
1 1
.names lut_$abc$44827$new_new_n1316___output_0_0 lut_$abc$44827$new_new_n1350___input_0_2
1 1
.names lut_$abc$44827$new_new_n1316___output_0_0 lut_$abc$44827$new_new_n1323___input_0_1
1 1
.names lut_$abc$44827$new_new_n1316___output_0_0 lut_$abc$22685$li438_li438_input_0_2
1 1
.names lut_$abc$44827$new_new_n1316___output_0_0 lut_$abc$22685$li433_li433_input_0_0
1 1
.names lut_$abc$44827$new_new_n1316___output_0_0 lut_$abc$22685$li434_li434_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_23 lut_$abc$44827$new_new_n1320___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_23 lut_$abc$44827$new_new_n1318___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_23 lut_$abc$44827$new_new_n1317___input_0_1
1 1
.names lut_$abc$44827$new_new_n1317___output_0_0 lut_$abc$44827$new_new_n1336___input_0_0
1 1
.names lut_$abc$44827$new_new_n1317___output_0_0 lut_$abc$44827$new_new_n1323___input_0_0
1 1
.names lut_$abc$44827$new_new_n1317___output_0_0 lut_$abc$22685$li433_li433_input_0_4
1 1
.names lut_$abc$44827$new_new_n1317___output_0_0 lut_$abc$22685$li434_li434_input_0_4
1 1
.names lut_$abc$44827$new_new_n1318___output_0_0 lut_$abc$44827$new_new_n1331___input_0_1
1 1
.names lut_$abc$44827$new_new_n1318___output_0_0 lut_$abc$44827$new_new_n1323___input_0_4
1 1
.names lut_$abc$44827$new_new_n1318___output_0_0 lut_$abc$22685$li433_li433_input_0_1
1 1
.names lut_$abc$44827$new_new_n1318___output_0_0 lut_$abc$22685$li434_li434_input_0_1
1 1
.names lut_$abc$44827$new_new_n1320___output_0_0 lut_$abc$44827$new_new_n1336___input_0_1
1 1
.names lut_$abc$44827$new_new_n1320___output_0_0 lut_$abc$44827$new_new_n1331___input_0_2
1 1
.names lut_$abc$44827$new_new_n1320___output_0_0 lut_$abc$44827$new_new_n1323___input_0_2
1 1
.names lut_$abc$44827$new_new_n1320___output_0_0 lut_$abc$22685$li434_li434_input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_24 lut_$abc$44827$new_new_n1321___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_24 lut_$abc$44827$new_new_n1324___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_24 lut_$abc$44827$new_new_n1325___input_0_4
1 1
.names lut_$abc$44827$new_new_n1321___output_0_0 lut_$abc$44827$new_new_n1336___input_0_3
1 1
.names lut_$abc$44827$new_new_n1321___output_0_0 lut_$abc$44827$new_new_n1331___input_0_3
1 1
.names lut_$abc$44827$new_new_n1321___output_0_0 lut_$abc$44827$new_new_n1323___input_0_3
1 1
.names lut_$abc$44827$new_new_n1321___output_0_0 lut_$abc$22685$li434_li434_input_0_5
1 1
.names lut_$abc$44827$new_new_n1323___output_0_0 lut_$abc$22685$li437_li437_input_0_0
1 1
.names lut_$abc$44827$new_new_n1323___output_0_0 lut_$abc$22685$li435_li435_input_0_1
1 1
.names lut_$abc$44827$new_new_n1323___output_0_0 lut_$abc$22685$li436_li436_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_25 lut_$abc$44827$new_new_n1324___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_25 lut_$abc$44827$new_new_n1332___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_25 lut_$abc$44827$new_new_n1325___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_25 lut_$abc$44827$new_new_n1327___input_0_2
1 1
.names lut_$abc$44827$new_new_n1324___output_0_0 lut_$abc$44827$new_new_n1331___input_0_4
1 1
.names lut_$abc$44827$new_new_n1324___output_0_0 lut_$abc$22685$li435_li435_input_0_4
1 1
.names lut_$abc$44827$new_new_n1324___output_0_0 lut_$abc$22685$li436_li436_input_0_4
1 1
.names lut_$abc$44827$new_new_n1325___output_0_0 lut_$abc$44827$new_new_n1335___input_0_0
1 1
.names lut_$abc$44827$new_new_n1325___output_0_0 lut_$abc$44827$new_new_n1331___input_0_0
1 1
.names lut_$abc$44827$new_new_n1325___output_0_0 lut_$abc$22685$li435_li435_input_0_2
1 1
.names lut_$abc$44827$new_new_n1325___output_0_0 lut_$abc$22685$li436_li436_input_0_2
1 1
.names lut_$abc$44827$new_new_n1325___output_0_0 lut_$abc$44827$new_new_n1333___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26 lut_$abc$44827$new_new_n1335___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26 lut_$abc$44827$new_new_n1337___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26 lut_$abc$44827$new_new_n1327___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26 lut_$abc$44827$new_new_n1330___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26 lut_$abc$44827$new_new_n1333___input_0_1
1 1
.names lut_$abc$44827$new_new_n1327___output_0_0 lut_$abc$44827$new_new_n1331___input_0_5
1 1
.names lut_$abc$44827$new_new_n1327___output_0_0 lut_$abc$22685$li436_li436_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_27 lut_$abc$44827$new_new_n1329___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_27 lut_$abc$44827$new_new_n1348___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_27 lut_$abc$44827$new_new_n1338___input_0_0
1 1
.names lut_$abc$44827$new_new_n1329___output_0_0 lut_$abc$44827$new_new_n1335___input_0_5
1 1
.names lut_$abc$44827$new_new_n1329___output_0_0 lut_$abc$44827$new_new_n1337___input_0_5
1 1
.names lut_$abc$44827$new_new_n1329___output_0_0 lut_$abc$44827$new_new_n1330___input_0_3
1 1
.names lut_$abc$44827$new_new_n1330___output_0_0 lut_$abc$22685$li437_li437_input_0_3
1 1
.names lut_$abc$44827$new_new_n1331___output_0_0 lut_$abc$44827$new_new_n1337___input_0_1
1 1
.names lut_$abc$44827$new_new_n1331___output_0_0 lut_$abc$22685$li437_li437_input_0_1
1 1
.names lut_$abc$44827$new_new_n1332___output_0_0 lut_$abc$44827$new_new_n1335___input_0_4
1 1
.names lut_$abc$44827$new_new_n1332___output_0_0 lut_$abc$44827$new_new_n1337___input_0_4
1 1
.names lut_$abc$44827$new_new_n1332___output_0_0 lut_$abc$44827$new_new_n1333___input_0_0
1 1
.names lut_$abc$44827$new_new_n1333___output_0_0 lut_$abc$22685$li437_li437_input_0_4
1 1
.names lut_$abc$44827$new_new_n1335___output_0_0 lut_$abc$44827$new_new_n1336___input_0_4
1 1
.names lut_$abc$44827$new_new_n1336___output_0_0 lut_$abc$44827$new_new_n1370___input_0_1
1 1
.names lut_$abc$44827$new_new_n1336___output_0_0 lut_$abc$44827$new_new_n1341___input_0_3
1 1
.names lut_$abc$44827$new_new_n1336___output_0_0 lut_$abc$44827$new_new_n1350___input_0_3
1 1
.names lut_$abc$44827$new_new_n1336___output_0_0 lut_$abc$22685$li438_li438_input_0_5
1 1
.names lut_$abc$44827$new_new_n1337___output_0_0 lut_$abc$44827$new_new_n1370___input_0_3
1 1
.names lut_$abc$44827$new_new_n1337___output_0_0 lut_$abc$44827$new_new_n1341___input_0_4
1 1
.names lut_$abc$44827$new_new_n1337___output_0_0 lut_$abc$44827$new_new_n1350___input_0_1
1 1
.names lut_$abc$44827$new_new_n1337___output_0_0 lut_$abc$22685$li438_li438_input_0_1
1 1
.names lut_$abc$44827$new_new_n1338___output_0_0 lut_$abc$44827$new_new_n1341___input_0_2
1 1
.names lut_$abc$44827$new_new_n1338___output_0_0 lut_$abc$22685$li438_li438_input_0_0
1 1
.names lut_$abc$44827$new_new_n1338___output_0_0 lut_$abc$44827$new_new_n1347___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_28 lut_$abc$44827$new_new_n1343___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_28 lut_$abc$44827$new_new_n1339___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_28 lut_$abc$44827$new_new_n1348___input_0_2
1 1
.names lut_$abc$44827$new_new_n1339___output_0_0 lut_$abc$44827$new_new_n1341___input_0_1
1 1
.names lut_$abc$44827$new_new_n1339___output_0_0 lut_$abc$22685$li438_li438_input_0_3
1 1
.names lut_$abc$44827$new_new_n1339___output_0_0 lut_$abc$44827$new_new_n1347___input_0_1
1 1
.names lut_$abc$44827$new_new_n1341___output_0_0 lut_$abc$22685$li440_li440_input_0_0
1 1
.names lut_$abc$44827$new_new_n1341___output_0_0 lut_$abc$22685$li439_li439_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_29 lut_$abc$44827$new_new_n1345___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_29 lut_$abc$44827$new_new_n1349___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_29 lut_$abc$44827$new_new_n1342___input_0_2
1 1
.names lut_$abc$44827$new_new_n1342___output_0_0 lut_$abc$22685$li440_li440_input_0_2
1 1
.names lut_$abc$44827$new_new_n1342___output_0_0 lut_$abc$22685$li439_li439_input_0_2
1 1
.names lut_$abc$44827$new_new_n1342___output_0_0 lut_$abc$44827$new_new_n1347___input_0_2
1 1
.names lut_$abc$44827$new_new_n1343___output_0_0 lut_$abc$22685$li440_li440_input_0_1
1 1
.names lut_$abc$44827$new_new_n1343___output_0_0 lut_$abc$22685$li439_li439_input_0_1
1 1
.names lut_$abc$44827$new_new_n1343___output_0_0 lut_$abc$44827$new_new_n1349___input_0_4
1 1
.names lut_$abc$44827$new_new_n1343___output_0_0 lut_$abc$44827$new_new_n1347___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_30 lut_$abc$44827$new_new_n1352___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_30 lut_$abc$44827$new_new_n1345___input_0_0
1 1
.names lut_$abc$44827$new_new_n1345___output_0_0 lut_$abc$22685$li440_li440_input_0_4
1 1
.names lut_$abc$44827$new_new_n1345___output_0_0 lut_$abc$44827$new_new_n1349___input_0_2
1 1
.names lut_$abc$44827$new_new_n1345___output_0_0 lut_$abc$44827$new_new_n1347___input_0_3
1 1
.names lut_$abc$44827$new_new_n1347___output_0_0 lut_$abc$44827$new_new_n1370___input_0_0
1 1
.names lut_$abc$44827$new_new_n1347___output_0_0 lut_$abc$44827$new_new_n1350___input_0_0
1 1
.names lut_$abc$44827$new_new_n1348___output_0_0 lut_$abc$44827$new_new_n1349___input_0_5
1 1
.names lut_$abc$44827$new_new_n1349___output_0_0 lut_$abc$44827$new_new_n1369___input_0_1
1 1
.names lut_$abc$44827$new_new_n1349___output_0_0 lut_$abc$44827$new_new_n1350___input_0_4
1 1
.names lut_$abc$44827$new_new_n1350___output_0_0 lut_$abc$22685$li444_li444_input_0_0
1 1
.names lut_$abc$44827$new_new_n1350___output_0_0 lut_$abc$22685$li442_li442_input_0_3
1 1
.names lut_$abc$44827$new_new_n1350___output_0_0 lut_$abc$22685$li441_li441_input_0_3
1 1
.names lut_$abc$44827$new_new_n1350___output_0_0 lut_$abc$22685$li443_li443_input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_31 lut_$abc$44827$new_new_n1361___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_31 lut_$abc$44827$new_new_n1358___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_31 lut_$abc$44827$new_new_n1355___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_31 lut_$abc$44827$new_new_n1351___input_0_4
1 1
.names lut_$abc$44827$new_new_n1351___output_0_0 lut_$abc$22685$li442_li442_input_0_2
1 1
.names lut_$abc$44827$new_new_n1351___output_0_0 lut_$abc$22685$li441_li441_input_0_2
1 1
.names lut_$abc$44827$new_new_n1351___output_0_0 lut_$abc$44827$new_new_n1357___input_0_1
1 1
.names lut_$abc$44827$new_new_n1352___output_0_0 lut_$abc$44827$new_new_n1361___input_0_4
1 1
.names lut_$abc$44827$new_new_n1352___output_0_0 lut_$abc$44827$new_new_n1358___input_0_0
1 1
.names lut_$abc$44827$new_new_n1352___output_0_0 lut_$abc$22685$li442_li442_input_0_0
1 1
.names lut_$abc$44827$new_new_n1352___output_0_0 lut_$abc$22685$li441_li441_input_0_0
1 1
.names lut_$abc$44827$new_new_n1352___output_0_0 lut_$abc$44827$new_new_n1357___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_32 lut_$abc$44827$new_new_n1354___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_32 lut_$abc$44827$new_new_n1359___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_32 lut_$abc$44827$new_new_n1364___input_0_2
1 1
.names lut_$abc$44827$new_new_n1354___output_0_0 lut_$abc$44827$new_new_n1361___input_0_2
1 1
.names lut_$abc$44827$new_new_n1354___output_0_0 lut_$abc$44827$new_new_n1358___input_0_2
1 1
.names lut_$abc$44827$new_new_n1354___output_0_0 lut_$abc$44827$new_new_n1355___input_0_2
1 1
.names lut_$abc$44827$new_new_n1355___output_0_0 lut_$abc$22685$li442_li442_input_0_4
1 1
.names lut_$abc$44827$new_new_n1355___output_0_0 lut_$abc$44827$new_new_n1357___input_0_2
1 1
.names lut_$abc$44827$new_new_n1357___output_0_0 lut_$abc$22685$li443_li443_input_0_0
1 1
.names lut_$abc$44827$new_new_n1358___output_0_0 lut_$abc$44827$new_new_n1369___input_0_3
1 1
.names lut_$abc$44827$new_new_n1358___output_0_0 lut_$abc$22685$li444_li444_input_0_2
1 1
.names lut_$abc$44827$new_new_n1358___output_0_0 lut_$abc$22685$li443_li443_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33 lut_$abc$44827$new_new_n1368___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33 lut_$abc$44827$new_new_n1363___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33 lut_$abc$44827$new_new_n1359___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33 lut_$abc$44827$new_new_n1367___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33 lut_$abc$44827$new_new_n1365___input_0_4
1 1
.names lut_$abc$44827$new_new_n1359___output_0_0 lut_$abc$44827$new_new_n1361___input_0_3
1 1
.names lut_$abc$44827$new_new_n1359___output_0_0 lut_$abc$22685$li443_li443_input_0_4
1 1
.names lut_$abc$44827$new_new_n1361___output_0_0 lut_$abc$22685$li444_li444_input_0_1
1 1
.names lut_$abc$44827$new_new_n1361___output_0_0 lut_$abc$44827$new_new_n1367___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_34 lut_$abc$44827$new_new_n1362___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_34 lut_$abc$44827$new_new_n1371___input_0_1
1 1
.names lut_$abc$44827$new_new_n1362___output_0_0 lut_$abc$44827$new_new_n1368___input_0_2
1 1
.names lut_$abc$44827$new_new_n1362___output_0_0 lut_$abc$44827$new_new_n1363___input_0_2
1 1
.names lut_$abc$44827$new_new_n1362___output_0_0 lut_$abc$44827$new_new_n1367___input_0_5
1 1
.names lut_$abc$44827$new_new_n1363___output_0_0 lut_$abc$22685$li444_li444_input_0_4
1 1
.names lut_$abc$44827$new_new_n1364___output_0_0 lut_$abc$44827$new_new_n1368___input_0_0
1 1
.names lut_$abc$44827$new_new_n1364___output_0_0 lut_$abc$44827$new_new_n1367___input_0_4
1 1
.names lut_$abc$44827$new_new_n1364___output_0_0 lut_$abc$44827$new_new_n1365___input_0_3
1 1
.names lut_$abc$44827$new_new_n1365___output_0_0 lut_$abc$22685$li444_li444_input_0_5
1 1
.names lut_$abc$44827$new_new_n1367___output_0_0 lut_$abc$44827$new_new_n1370___input_0_2
1 1
.names lut_$abc$44827$new_new_n1368___output_0_0 lut_$abc$44827$new_new_n1369___input_0_4
1 1
.names lut_$abc$44827$new_new_n1369___output_0_0 lut_$abc$44827$new_new_n1370___input_0_4
1 1
.names lut_$abc$44827$new_new_n1370___output_0_0 lut_$abc$22685$li447_li447_input_0_5
1 1
.names lut_$abc$44827$new_new_n1370___output_0_0 lut_$abc$22685$li446_li446_input_0_4
1 1
.names lut_$abc$44827$new_new_n1370___output_0_0 lut_$abc$22685$li448_li448_input_0_4
1 1
.names lut_$abc$44827$new_new_n1370___output_0_0 lut_$abc$22685$li445_li445_input_0_1
1 1
.names lut_$abc$44827$new_new_n1371___output_0_0 lut_$abc$44827$new_new_n1379___input_0_5
1 1
.names lut_$abc$44827$new_new_n1371___output_0_0 lut_$abc$44827$new_new_n1373___input_0_0
1 1
.names lut_$abc$44827$new_new_n1371___output_0_0 lut_$abc$22685$li446_li446_input_0_0
1 1
.names lut_$abc$44827$new_new_n1371___output_0_0 lut_$abc$44827$new_new_n1381___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_35 lut_$abc$44827$new_new_n1372___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_35 lut_$abc$44827$new_new_n1375___input_0_0
1 1
.names lut_$abc$44827$new_new_n1372___output_0_0 lut_$abc$44827$new_new_n1379___input_0_1
1 1
.names lut_$abc$44827$new_new_n1372___output_0_0 lut_$abc$44827$new_new_n1373___input_0_1
1 1
.names lut_$abc$44827$new_new_n1372___output_0_0 lut_$abc$22685$li446_li446_input_0_3
1 1
.names lut_$abc$44827$new_new_n1372___output_0_0 lut_$abc$44827$new_new_n1381___input_0_1
1 1
.names lut_$abc$44827$new_new_n1373___output_0_0 lut_$abc$22685$li447_li447_input_0_3
1 1
.names lut_$abc$44827$new_new_n1373___output_0_0 lut_$abc$22685$li448_li448_input_0_0
1 1
.names lut_$abc$44827$new_new_n1373___output_0_0 lut_$abc$22685$li445_li445_input_0_3
1 1
.names lut_$abc$44827$new_new_n1375___output_0_0 lut_$abc$22685$li447_li447_input_0_2
1 1
.names lut_$abc$44827$new_new_n1375___output_0_0 lut_$abc$44827$new_new_n1379___input_0_2
1 1
.names lut_$abc$44827$new_new_n1375___output_0_0 lut_$abc$22685$li446_li446_input_0_2
1 1
.names lut_$abc$44827$new_new_n1375___output_0_0 lut_$abc$44827$new_new_n1381___input_0_2
1 1
.names lut_$abc$44827$new_new_n1375___output_0_0 lut_$abc$44827$new_new_n1382___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_36 lut_$abc$44827$new_new_n1376___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_36 lut_$abc$44827$new_new_n1382___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_36 lut_$abc$44827$new_new_n1378___input_0_3
1 1
.names lut_$abc$44827$new_new_n1376___output_0_0 lut_$abc$22685$li447_li447_input_0_4
1 1
.names lut_$abc$44827$new_new_n1376___output_0_0 lut_$abc$44827$new_new_n1379___input_0_3
1 1
.names lut_$abc$44827$new_new_n1376___output_0_0 lut_$abc$22685$li446_li446_input_0_1
1 1
.names lut_$abc$44827$new_new_n1376___output_0_0 lut_$abc$44827$new_new_n1381___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_37 lut_$abc$44827$new_new_n1378___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_37 lut_$abc$44827$new_new_n1383___input_0_3
1 1
.names lut_$abc$44827$new_new_n1378___output_0_0 lut_$abc$22685$li447_li447_input_0_0
1 1
.names lut_$abc$44827$new_new_n1378___output_0_0 lut_$abc$44827$new_new_n1379___input_0_0
1 1
.names lut_$abc$44827$new_new_n1378___output_0_0 lut_$abc$44827$new_new_n1381___input_0_4
1 1
.names lut_$abc$44827$new_new_n1378___output_0_0 lut_$abc$44827$new_new_n1382___input_0_4
1 1
.names lut_$abc$44827$new_new_n1379___output_0_0 lut_$abc$22685$li447_li447_input_0_1
1 1
.names lut_$abc$44827$new_new_n1381___output_0_0 lut_$abc$22685$li448_li448_input_0_1
1 1
.names lut_$abc$44827$new_new_n1382___output_0_0 lut_$abc$22685$li448_li448_input_0_3
1 1
.names lut_$abc$44827$new_new_n1383___output_0_0 lut_$abc$22685$li448_li448_input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_0 lut_$abc$44827$new_new_n1389___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_0 lut_$abc$44827$new_new_n1387___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_0 lut_$abc$22685$li450_li450_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_0 lut_$abc$22685$li449_li449_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_1 lut_$abc$44827$new_new_n1389___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_1 lut_$abc$44827$new_new_n1387___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_1 lut_$abc$22685$li450_li450_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_2 lut_$abc$44827$new_new_n1389___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_2 lut_$abc$44827$new_new_n1387___input_0_5
1 1
.names lut_$abc$44827$new_new_n1387___output_0_0 lut_$abc$22685$li451_li451_input_0_3
1 1
.names lut_$abc$44827$new_new_n1389___output_0_0 lut_$abc$44827$new_new_n1408___input_0_1
1 1
.names lut_$abc$44827$new_new_n1389___output_0_0 lut_$abc$44827$new_new_n1392___input_0_1
1 1
.names lut_$abc$44827$new_new_n1389___output_0_0 lut_$abc$22685$li452_li452_input_0_3
1 1
.names lut_$abc$44827$new_new_n1389___output_0_0 lut_$abc$22685$li453_li453_input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3 lut_$abc$44827$new_new_n1392___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3 lut_$abc$44827$new_new_n1405___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3 lut_$abc$44827$new_new_n1407___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3 lut_$abc$22685$li452_li452_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3 lut_$abc$22685$li453_li453_input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_4 lut_$abc$44827$new_new_n1392___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_4 lut_$abc$44827$new_new_n1405___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_4 lut_$abc$44827$new_new_n1407___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_4 lut_$abc$22685$li453_li453_input_0_4
1 1
.names lut_$abc$44827$new_new_n1392___output_0_0 lut_$abc$44827$new_new_n1399___input_0_2
1 1
.names lut_$abc$44827$new_new_n1392___output_0_0 lut_$abc$44827$new_new_n1395___input_0_4
1 1
.names lut_$abc$44827$new_new_n1392___output_0_0 lut_$abc$22685$li455_li455_input_0_4
1 1
.names lut_$abc$44827$new_new_n1392___output_0_0 lut_$abc$22685$li454_li454_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5 lut_$abc$44827$new_new_n1397___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5 lut_$abc$44827$new_new_n1398___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5 lut_$abc$44827$new_new_n1395___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5 lut_$abc$22685$li455_li455_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5 lut_$abc$22685$li454_li454_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_6 lut_$abc$44827$new_new_n1397___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_6 lut_$abc$44827$new_new_n1398___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_6 lut_$abc$44827$new_new_n1395___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_6 lut_$abc$22685$li455_li455_input_0_2
1 1
.names lut_$abc$44827$new_new_n1395___output_0_0 lut_$abc$22685$li456_li456_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_7 lut_$abc$44827$new_new_n1397___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_7 lut_$abc$44827$new_new_n1398___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_7 lut_$abc$22685$li456_li456_input_0_3
1 1
.names lut_$abc$44827$new_new_n1397___output_0_0 lut_$abc$44827$new_new_n1408___input_0_3
1 1
.names lut_$abc$44827$new_new_n1397___output_0_0 lut_$abc$44827$new_new_n1399___input_0_3
1 1
.names lut_$abc$44827$new_new_n1398___output_0_0 lut_$abc$44827$new_new_n1410___input_0_2
1 1
.names lut_$abc$44827$new_new_n1398___output_0_0 lut_$abc$44827$new_new_n1399___input_0_4
1 1
.names lut_$abc$44827$new_new_n1398___output_0_0 lut_$abc$44827$new_new_n1422___input_0_2
1 1
.names lut_$abc$44827$new_new_n1399___output_0_0 lut_$abc$44827$new_new_n1402___input_0_2
1 1
.names lut_$abc$44827$new_new_n1399___output_0_0 lut_$abc$22685$li457_li457_input_0_2
1 1
.names lut_$abc$44827$new_new_n1399___output_0_0 lut_$abc$22685$li458_li458_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8 lut_$abc$44827$new_new_n1410___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8 lut_$abc$44827$new_new_n1407___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8 lut_$abc$44827$new_new_n1402___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8 lut_$abc$44827$new_new_n1422___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8 lut_$abc$22685$li457_li457_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8 lut_$abc$22685$li458_li458_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_9 lut_$abc$44827$new_new_n1406___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_9 lut_$abc$44827$new_new_n1402___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_9 lut_$abc$44827$new_new_n1409___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_9 lut_$abc$22685$li458_li458_input_0_4
1 1
.names lut_$abc$44827$new_new_n1402___output_0_0 lut_$abc$22685$li460_li460_input_0_0
1 1
.names lut_$abc$44827$new_new_n1402___output_0_0 lut_$abc$22685$li459_li459_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_10 lut_$abc$44827$new_new_n1406___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_10 lut_$abc$22685$li460_li460_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_10 lut_$abc$22685$li459_li459_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_10 lut_$abc$44827$new_new_n1409___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_11 lut_$abc$44827$new_new_n1406___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_11 lut_$abc$22685$li460_li460_input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_11 lut_$abc$44827$new_new_n1409___input_0_5
1 1
.names lut_$abc$44827$new_new_n1405___output_0_0 lut_$abc$44827$new_new_n1408___input_0_4
1 1
.names lut_$abc$44827$new_new_n1406___output_0_0 lut_$abc$44827$new_new_n1410___input_0_5
1 1
.names lut_$abc$44827$new_new_n1406___output_0_0 lut_$abc$44827$new_new_n1408___input_0_0
1 1
.names lut_$abc$44827$new_new_n1406___output_0_0 lut_$abc$44827$new_new_n1422___input_0_1
1 1
.names lut_$abc$44827$new_new_n1407___output_0_0 lut_$abc$44827$new_new_n1408___input_0_2
1 1
.names lut_$abc$44827$new_new_n1408___output_0_0 lut_$abc$44827$new_new_n1444___input_0_1
1 1
.names lut_$abc$44827$new_new_n1408___output_0_0 lut_$abc$44827$new_new_n1425___input_0_3
1 1
.names lut_$abc$44827$new_new_n1408___output_0_0 lut_$abc$44827$new_new_n1410___input_0_3
1 1
.names lut_$abc$44827$new_new_n1409___output_0_0 lut_$abc$44827$new_new_n1410___input_0_4
1 1
.names lut_$abc$44827$new_new_n1409___output_0_0 lut_$abc$44827$new_new_n1422___input_0_3
1 1
.names lut_$abc$44827$new_new_n1410___output_0_0 lut_$abc$44827$new_new_n1419___input_0_4
1 1
.names lut_$abc$44827$new_new_n1410___output_0_0 lut_$abc$44827$new_new_n1414___input_0_2
1 1
.names lut_$abc$44827$new_new_n1410___output_0_0 lut_$abc$22685$li462_li462_input_0_5
1 1
.names lut_$abc$44827$new_new_n1410___output_0_0 lut_$abc$22685$li461_li461_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12 lut_$abc$44827$new_new_n1424___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12 lut_$abc$44827$new_new_n1419___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12 lut_$abc$44827$new_new_n1411___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12 lut_$abc$44827$new_new_n1414___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12 lut_$abc$22685$li462_li462_input_0_4
1 1
.names lut_$abc$44827$new_new_n1411___output_0_0 lut_$abc$44827$new_new_n1422___input_0_0
1 1
.names lut_$abc$44827$new_new_n1411___output_0_0 lut_$abc$22685$li461_li461_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_13 lut_$abc$44827$new_new_n1418___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_13 lut_$abc$44827$new_new_n1417___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_13 lut_$abc$44827$new_new_n1414___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_13 lut_$abc$22685$li462_li462_input_0_0
1 1
.names lut_$abc$44827$new_new_n1414___output_0_0 lut_$abc$22685$li464_li464_input_0_0
1 1
.names lut_$abc$44827$new_new_n1414___output_0_0 lut_$abc$22685$li463_li463_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_14 lut_$abc$44827$new_new_n1418___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_14 lut_$abc$44827$new_new_n1417___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_14 lut_$abc$22685$li464_li464_input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_14 lut_$abc$22685$li463_li463_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_15 lut_$abc$44827$new_new_n1418___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_15 lut_$abc$44827$new_new_n1417___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_15 lut_$abc$22685$li464_li464_input_0_2
1 1
.names lut_$abc$44827$new_new_n1417___output_0_0 lut_$abc$44827$new_new_n1442___input_0_3
1 1
.names lut_$abc$44827$new_new_n1417___output_0_0 lut_$abc$44827$new_new_n1419___input_0_3
1 1
.names lut_$abc$44827$new_new_n1417___output_0_0 lut_$abc$44827$new_new_n1423___input_0_3
1 1
.names lut_$abc$44827$new_new_n1418___output_0_0 lut_$abc$44827$new_new_n1441___input_0_2
1 1
.names lut_$abc$44827$new_new_n1418___output_0_0 lut_$abc$44827$new_new_n1419___input_0_2
1 1
.names lut_$abc$44827$new_new_n1418___output_0_0 lut_$abc$44827$new_new_n1425___input_0_2
1 1
.names lut_$abc$44827$new_new_n1419___output_0_0 lut_$abc$22685$li466_li466_input_0_0
1 1
.names lut_$abc$44827$new_new_n1419___output_0_0 lut_$abc$22685$li465_li465_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16 lut_$abc$44827$new_new_n1424___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16 lut_$abc$44827$new_new_n1442___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16 lut_$abc$22685$li466_li466_input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16 lut_$abc$22685$li465_li465_input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16 lut_$abc$44827$new_new_n1423___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_17 lut_$abc$44827$new_new_n1424___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_17 lut_$abc$44827$new_new_n1442___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_17 lut_$abc$22685$li466_li466_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_17 lut_$abc$44827$new_new_n1423___input_0_0
1 1
.names lut_$abc$44827$new_new_n1422___output_0_0 lut_$abc$44827$new_new_n1444___input_0_3
1 1
.names lut_$abc$44827$new_new_n1422___output_0_0 lut_$abc$44827$new_new_n1425___input_0_0
1 1
.names lut_$abc$44827$new_new_n1423___output_0_0 lut_$abc$44827$new_new_n1425___input_0_4
1 1
.names lut_$abc$44827$new_new_n1424___output_0_0 lut_$abc$44827$new_new_n1441___input_0_3
1 1
.names lut_$abc$44827$new_new_n1424___output_0_0 lut_$abc$44827$new_new_n1425___input_0_1
1 1
.names lut_$abc$44827$new_new_n1425___output_0_0 lut_$abc$44827$new_new_n1435___input_0_4
1 1
.names lut_$abc$44827$new_new_n1425___output_0_0 lut_$abc$44827$new_new_n1427___input_0_4
1 1
.names lut_$abc$44827$new_new_n1425___output_0_0 lut_$abc$22685$li469_li469_input_0_4
1 1
.names lut_$abc$44827$new_new_n1425___output_0_0 lut_$abc$22685$li467_li467_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_18 lut_$abc$44827$new_new_n1427___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_18 lut_$abc$44827$new_new_n1430___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_18 lut_$abc$44827$new_new_n1431___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_18 lut_$abc$22685$li467_li467_input_0_2
1 1
.names lut_$abc$44827$new_new_n1427___output_0_0 lut_$abc$22685$li468_li468_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19 lut_$abc$22685$li468_li468_input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19 lut_$abc$44827$new_new_n1430___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19 lut_$abc$44827$new_new_n1431___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19 lut_$abc$44827$new_new_n1434___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19 lut_$abc$44827$new_new_n1429___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_20 lut_$abc$44827$new_new_n1434___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_20 lut_$abc$44827$new_new_n1437___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_20 lut_$abc$44827$new_new_n1429___input_0_4
1 1
.names lut_$abc$44827$new_new_n1429___output_0_0 lut_$abc$44827$new_new_n1433___input_0_0
1 1
.names lut_$abc$44827$new_new_n1429___output_0_0 lut_$abc$44827$new_new_n1441___input_0_4
1 1
.names lut_$abc$44827$new_new_n1429___output_0_0 lut_$abc$22685$li469_li469_input_0_1
1 1
.names lut_$abc$44827$new_new_n1430___output_0_0 lut_$abc$44827$new_new_n1442___input_0_5
1 1
.names lut_$abc$44827$new_new_n1430___output_0_0 lut_$abc$44827$new_new_n1435___input_0_2
1 1
.names lut_$abc$44827$new_new_n1430___output_0_0 lut_$abc$22685$li469_li469_input_0_2
1 1
.names lut_$abc$44827$new_new_n1431___output_0_0 lut_$abc$44827$new_new_n1433___input_0_1
1 1
.names lut_$abc$44827$new_new_n1431___output_0_0 lut_$abc$44827$new_new_n1441___input_0_0
1 1
.names lut_$abc$44827$new_new_n1431___output_0_0 lut_$abc$22685$li469_li469_input_0_3
1 1
.names lut_$abc$44827$new_new_n1433___output_0_0 lut_$abc$44827$new_new_n1444___input_0_2
1 1
.names lut_$abc$44827$new_new_n1433___output_0_0 lut_$abc$44827$new_new_n1435___input_0_3
1 1
.names lut_$abc$44827$new_new_n1434___output_0_0 lut_$abc$44827$new_new_n1435___input_0_0
1 1
.names lut_$abc$44827$new_new_n1434___output_0_0 lut_$abc$44827$new_new_n1443___input_0_1
1 1
.names lut_$abc$44827$new_new_n1435___output_0_0 lut_$abc$22685$li471_li471_input_0_1
1 1
.names lut_$abc$44827$new_new_n1435___output_0_0 lut_$abc$22685$li470_li470_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_21 lut_$abc$44827$new_new_n1436___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_21 lut_$abc$44827$new_new_n1445___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_21 lut_$abc$44827$new_new_n1439___input_0_2
1 1
.names lut_$abc$44827$new_new_n1436___output_0_0 lut_$abc$22685$li471_li471_input_0_0
1 1
.names lut_$abc$44827$new_new_n1436___output_0_0 lut_$abc$44827$new_new_n1443___input_0_0
1 1
.names lut_$abc$44827$new_new_n1436___output_0_0 lut_$abc$22685$li470_li470_input_0_4
1 1
.names lut_$abc$44827$new_new_n1437___output_0_0 lut_$abc$22685$li471_li471_input_0_4
1 1
.names lut_$abc$44827$new_new_n1437___output_0_0 lut_$abc$44827$new_new_n1445___input_0_4
1 1
.names lut_$abc$44827$new_new_n1437___output_0_0 lut_$abc$44827$new_new_n1443___input_0_4
1 1
.names lut_$abc$44827$new_new_n1437___output_0_0 lut_$abc$22685$li470_li470_input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_22 lut_$abc$44827$new_new_n1439___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_22 lut_$abc$44827$new_new_n1456___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_22 lut_$abc$44827$new_new_n1447___input_0_2
1 1
.names lut_$abc$44827$new_new_n1439___output_0_0 lut_$abc$22685$li471_li471_input_0_2
1 1
.names lut_$abc$44827$new_new_n1439___output_0_0 lut_$abc$44827$new_new_n1445___input_0_2
1 1
.names lut_$abc$44827$new_new_n1439___output_0_0 lut_$abc$44827$new_new_n1443___input_0_2
1 1
.names lut_$abc$44827$new_new_n1441___output_0_0 lut_$abc$44827$new_new_n1444___input_0_4
1 1
.names lut_$abc$44827$new_new_n1442___output_0_0 lut_$abc$44827$new_new_n1444___input_0_5
1 1
.names lut_$abc$44827$new_new_n1443___output_0_0 lut_$abc$44827$new_new_n1444___input_0_0
1 1
.names lut_$abc$44827$new_new_n1444___output_0_0 lut_$abc$44827$new_new_n1498___input_0_1
1 1
.names lut_$abc$44827$new_new_n1444___output_0_0 lut_$abc$44827$new_new_n1488___input_0_3
1 1
.names lut_$abc$44827$new_new_n1444___output_0_0 lut_$abc$44827$new_new_n1479___input_0_2
1 1
.names lut_$abc$44827$new_new_n1444___output_0_0 lut_$abc$44827$new_new_n1470___input_0_3
1 1
.names lut_$abc$44827$new_new_n1444___output_0_0 lut_$abc$44827$new_new_n1461___input_0_3
1 1
.names lut_$abc$44827$new_new_n1444___output_0_0 lut_$abc$22685$li473_li473_input_0_3
1 1
.names lut_$abc$44827$new_new_n1444___output_0_0 lut_$abc$22685$li475_li475_input_0_2
1 1
.names lut_$abc$44827$new_new_n1444___output_0_0 lut_$abc$44827$new_new_n1452___input_0_4
1 1
.names lut_$abc$44827$new_new_n1444___output_0_0 lut_$abc$22685$li472_li472_input_0_1
1 1
.names lut_$abc$44827$new_new_n1445___output_0_0 lut_$abc$22685$li473_li473_input_0_2
1 1
.names lut_$abc$44827$new_new_n1445___output_0_0 lut_$abc$44827$new_new_n1455___input_0_2
1 1
.names lut_$abc$44827$new_new_n1445___output_0_0 lut_$abc$44827$new_new_n1452___input_0_3
1 1
.names lut_$abc$44827$new_new_n1445___output_0_0 lut_$abc$22685$li472_li472_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_23 lut_$abc$44827$new_new_n1449___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_23 lut_$abc$44827$new_new_n1456___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_23 lut_$abc$44827$new_new_n1446___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_23 lut_$abc$44827$new_new_n1451___input_0_1
1 1
.names lut_$abc$44827$new_new_n1446___output_0_0 lut_$abc$22685$li473_li473_input_0_4
1 1
.names lut_$abc$44827$new_new_n1446___output_0_0 lut_$abc$44827$new_new_n1455___input_0_0
1 1
.names lut_$abc$44827$new_new_n1446___output_0_0 lut_$abc$44827$new_new_n1452___input_0_0
1 1
.names lut_$abc$44827$new_new_n1446___output_0_0 lut_$abc$22685$li472_li472_input_0_2
1 1
.names lut_$abc$44827$new_new_n1447___output_0_0 lut_$abc$22685$li473_li473_input_0_5
1 1
.names lut_$abc$44827$new_new_n1447___output_0_0 lut_$abc$44827$new_new_n1455___input_0_4
1 1
.names lut_$abc$44827$new_new_n1447___output_0_0 lut_$abc$44827$new_new_n1452___input_0_1
1 1
.names lut_$abc$44827$new_new_n1447___output_0_0 lut_$abc$22685$li472_li472_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_24 lut_$abc$44827$new_new_n1453___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_24 lut_$abc$44827$new_new_n1449___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_24 lut_$abc$44827$new_new_n1457___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_24 lut_$abc$44827$new_new_n1451___input_0_3
1 1
.names lut_$abc$44827$new_new_n1449___output_0_0 lut_$abc$22685$li473_li473_input_0_1
1 1
.names lut_$abc$44827$new_new_n1449___output_0_0 lut_$abc$44827$new_new_n1457___input_0_1
1 1
.names lut_$abc$44827$new_new_n1449___output_0_0 lut_$abc$44827$new_new_n1452___input_0_2
1 1
.names lut_$abc$44827$new_new_n1451___output_0_0 lut_$abc$44827$new_new_n1455___input_0_1
1 1
.names lut_$abc$44827$new_new_n1451___output_0_0 lut_$abc$44827$new_new_n1452___input_0_5
1 1
.names lut_$abc$44827$new_new_n1452___output_0_0 lut_$abc$22685$li474_li474_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_25 lut_$abc$44827$new_new_n1460___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_25 lut_$abc$44827$new_new_n1453___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_25 lut_$abc$44827$new_new_n1458___input_0_3
1 1
.names lut_$abc$44827$new_new_n1453___output_0_0 lut_$abc$44827$new_new_n1457___input_0_0
1 1
.names lut_$abc$44827$new_new_n1453___output_0_0 lut_$abc$44827$new_new_n1455___input_0_3
1 1
.names lut_$abc$44827$new_new_n1453___output_0_0 lut_$abc$22685$li474_li474_input_0_2
1 1
.names lut_$abc$44827$new_new_n1455___output_0_0 lut_$abc$44827$new_new_n1498___input_0_0
1 1
.names lut_$abc$44827$new_new_n1455___output_0_0 lut_$abc$44827$new_new_n1488___input_0_2
1 1
.names lut_$abc$44827$new_new_n1455___output_0_0 lut_$abc$44827$new_new_n1479___input_0_0
1 1
.names lut_$abc$44827$new_new_n1455___output_0_0 lut_$abc$44827$new_new_n1470___input_0_4
1 1
.names lut_$abc$44827$new_new_n1455___output_0_0 lut_$abc$44827$new_new_n1461___input_0_4
1 1
.names lut_$abc$44827$new_new_n1455___output_0_0 lut_$abc$22685$li475_li475_input_0_3
1 1
.names lut_$abc$44827$new_new_n1456___output_0_0 lut_$abc$44827$new_new_n1457___input_0_2
1 1
.names lut_$abc$44827$new_new_n1457___output_0_0 lut_$abc$44827$new_new_n1467___input_0_0
1 1
.names lut_$abc$44827$new_new_n1457___output_0_0 lut_$abc$44827$new_new_n1461___input_0_0
1 1
.names lut_$abc$44827$new_new_n1457___output_0_0 lut_$abc$22685$li475_li475_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_26 lut_$abc$44827$new_new_n1462___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_26 lut_$abc$44827$new_new_n1460___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_26 lut_$abc$44827$new_new_n1458___input_0_5
1 1
.names lut_$abc$44827$new_new_n1458___output_0_0 lut_$abc$44827$new_new_n1467___input_0_4
1 1
.names lut_$abc$44827$new_new_n1458___output_0_0 lut_$abc$44827$new_new_n1461___input_0_1
1 1
.names lut_$abc$44827$new_new_n1458___output_0_0 lut_$abc$22685$li475_li475_input_0_1
1 1
.names lut_$abc$44827$new_new_n1460___output_0_0 lut_$abc$44827$new_new_n1468___input_0_0
1 1
.names lut_$abc$44827$new_new_n1460___output_0_0 lut_$abc$44827$new_new_n1461___input_0_2
1 1
.names lut_$abc$44827$new_new_n1460___output_0_0 lut_$abc$44827$new_new_n1478___input_0_2
1 1
.names lut_$abc$44827$new_new_n1461___output_0_0 lut_$abc$22685$li477_li477_input_0_0
1 1
.names lut_$abc$44827$new_new_n1461___output_0_0 lut_$abc$22685$li476_li476_input_0_0
1 1
.names lut_$abc$44827$new_new_n1462___output_0_0 lut_$abc$44827$new_new_n1467___input_0_2
1 1
.names lut_$abc$44827$new_new_n1462___output_0_0 lut_$abc$44827$new_new_n1468___input_0_2
1 1
.names lut_$abc$44827$new_new_n1462___output_0_0 lut_$abc$22685$li477_li477_input_0_1
1 1
.names lut_$abc$44827$new_new_n1462___output_0_0 lut_$abc$22685$li476_li476_input_0_1
1 1
.names lut_$abc$44827$new_new_n1462___output_0_0 lut_$abc$44827$new_new_n1478___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_27 lut_$abc$44827$new_new_n1469___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_27 lut_$abc$44827$new_new_n1465___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_27 lut_$abc$44827$new_new_n1463___input_0_4
1 1
.names lut_$abc$44827$new_new_n1463___output_0_0 lut_$abc$44827$new_new_n1467___input_0_1
1 1
.names lut_$abc$44827$new_new_n1463___output_0_0 lut_$abc$44827$new_new_n1468___input_0_4
1 1
.names lut_$abc$44827$new_new_n1463___output_0_0 lut_$abc$22685$li477_li477_input_0_2
1 1
.names lut_$abc$44827$new_new_n1463___output_0_0 lut_$abc$22685$li476_li476_input_0_2
1 1
.names lut_$abc$44827$new_new_n1463___output_0_0 lut_$abc$44827$new_new_n1478___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_28 lut_$abc$44827$new_new_n1471___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_28 lut_$abc$44827$new_new_n1469___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_28 lut_$abc$44827$new_new_n1465___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_28 lut_$abc$44827$new_new_n1477___input_0_4
1 1
.names lut_$abc$44827$new_new_n1465___output_0_0 lut_$abc$44827$new_new_n1468___input_0_1
1 1
.names lut_$abc$44827$new_new_n1465___output_0_0 lut_$abc$22685$li477_li477_input_0_4
1 1
.names lut_$abc$44827$new_new_n1465___output_0_0 lut_$abc$44827$new_new_n1478___input_0_0
1 1
.names lut_$abc$44827$new_new_n1467___output_0_0 lut_$abc$44827$new_new_n1498___input_0_2
1 1
.names lut_$abc$44827$new_new_n1467___output_0_0 lut_$abc$44827$new_new_n1488___input_0_4
1 1
.names lut_$abc$44827$new_new_n1467___output_0_0 lut_$abc$44827$new_new_n1479___input_0_4
1 1
.names lut_$abc$44827$new_new_n1467___output_0_0 lut_$abc$44827$new_new_n1470___input_0_1
1 1
.names lut_$abc$44827$new_new_n1468___output_0_0 lut_$abc$44827$new_new_n1470___input_0_0
1 1
.names lut_$abc$44827$new_new_n1469___output_0_0 lut_$abc$44827$new_new_n1470___input_0_2
1 1
.names lut_$abc$44827$new_new_n1469___output_0_0 lut_$abc$44827$new_new_n1476___input_0_5
1 1
.names lut_$abc$44827$new_new_n1470___output_0_0 lut_$abc$22685$li479_li479_input_0_0
1 1
.names lut_$abc$44827$new_new_n1470___output_0_0 lut_$abc$22685$li478_li478_input_0_0
1 1
.names lut_$abc$44827$new_new_n1471___output_0_0 lut_$abc$22685$li479_li479_input_0_1
1 1
.names lut_$abc$44827$new_new_n1471___output_0_0 lut_$abc$22685$li478_li478_input_0_1
1 1
.names lut_$abc$44827$new_new_n1471___output_0_0 lut_$abc$44827$new_new_n1476___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_29 lut_$abc$44827$new_new_n1474___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_29 lut_$abc$44827$new_new_n1476___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_29 lut_$abc$44827$new_new_n1477___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_29 lut_$abc$44827$new_new_n1472___input_0_4
1 1
.names lut_$abc$44827$new_new_n1472___output_0_0 lut_$abc$22685$li479_li479_input_0_3
1 1
.names lut_$abc$44827$new_new_n1472___output_0_0 lut_$abc$22685$li478_li478_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_30 lut_$abc$44827$new_new_n1481___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_30 lut_$abc$44827$new_new_n1474___input_0_4
1 1
.names lut_$abc$44827$new_new_n1474___output_0_0 lut_$abc$22685$li479_li479_input_0_4
1 1
.names lut_$abc$44827$new_new_n1474___output_0_0 lut_$abc$44827$new_new_n1476___input_0_2
1 1
.names lut_$abc$44827$new_new_n1474___output_0_0 lut_$abc$44827$new_new_n1478___input_0_5
1 1
.names lut_$abc$44827$new_new_n1476___output_0_0 lut_$abc$44827$new_new_n1479___input_0_1
1 1
.names lut_$abc$44827$new_new_n1476___output_0_0 lut_$abc$44827$new_new_n1486___input_0_4
1 1
.names lut_$abc$44827$new_new_n1477___output_0_0 lut_$abc$44827$new_new_n1478___input_0_4
1 1
.names lut_$abc$44827$new_new_n1478___output_0_0 lut_$abc$44827$new_new_n1479___input_0_3
1 1
.names lut_$abc$44827$new_new_n1478___output_0_0 lut_$abc$44827$new_new_n1487___input_0_0
1 1
.names lut_$abc$44827$new_new_n1479___output_0_0 lut_$abc$22685$li481_li481_input_0_4
1 1
.names lut_$abc$44827$new_new_n1479___output_0_0 lut_$abc$22685$li480_li480_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_31 lut_$abc$44827$new_new_n1486___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_31 lut_$abc$44827$new_new_n1480___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_31 lut_$abc$44827$new_new_n1487___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_31 lut_$abc$44827$new_new_n1484___input_0_3
1 1
.names lut_$abc$44827$new_new_n1480___output_0_0 lut_$abc$22685$li481_li481_input_0_1
1 1
.names lut_$abc$44827$new_new_n1480___output_0_0 lut_$abc$22685$li480_li480_input_0_1
1 1
.names lut_$abc$44827$new_new_n1481___output_0_0 lut_$abc$22685$li481_li481_input_0_0
1 1
.names lut_$abc$44827$new_new_n1481___output_0_0 lut_$abc$22685$li480_li480_input_0_0
1 1
.names lut_$abc$44827$new_new_n1481___output_0_0 lut_$abc$44827$new_new_n1486___input_0_0
1 1
.names lut_$abc$44827$new_new_n1481___output_0_0 lut_$abc$44827$new_new_n1487___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_32 lut_$abc$44827$new_new_n1489___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_32 lut_$abc$44827$new_new_n1483___input_0_0
1 1
.names lut_$abc$44827$new_new_n1483___output_0_0 lut_$abc$44827$new_new_n1486___input_0_3
1 1
.names lut_$abc$44827$new_new_n1483___output_0_0 lut_$abc$44827$new_new_n1487___input_0_4
1 1
.names lut_$abc$44827$new_new_n1483___output_0_0 lut_$abc$44827$new_new_n1484___input_0_4
1 1
.names lut_$abc$44827$new_new_n1484___output_0_0 lut_$abc$22685$li481_li481_input_0_2
1 1
.names lut_$abc$44827$new_new_n1486___output_0_0 lut_$abc$44827$new_new_n1498___input_0_3
1 1
.names lut_$abc$44827$new_new_n1486___output_0_0 lut_$abc$44827$new_new_n1488___input_0_1
1 1
.names lut_$abc$44827$new_new_n1487___output_0_0 lut_$abc$44827$new_new_n1498___input_0_5
1 1
.names lut_$abc$44827$new_new_n1487___output_0_0 lut_$abc$44827$new_new_n1488___input_0_0
1 1
.names lut_$abc$44827$new_new_n1488___output_0_0 lut_$abc$22685$li484_li484_input_0_0
1 1
.names lut_$abc$44827$new_new_n1488___output_0_0 lut_$abc$22685$li482_li482_input_0_0
1 1
.names lut_$abc$44827$new_new_n1488___output_0_0 lut_$abc$22685$li483_li483_input_0_0
1 1
.names lut_$abc$44827$new_new_n1489___output_0_0 lut_$abc$22685$li483_li483_input_0_3
1 1
.names lut_$abc$44827$new_new_n1489___output_0_0 lut_$abc$44827$new_new_n1490___input_0_4
1 1
.names lut_$abc$44827$new_new_n1489___output_0_0 lut_$abc$44827$new_new_n1494___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_33 lut_$abc$44827$new_new_n1490___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_33 lut_$abc$44827$new_new_n1494___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_33 lut_$abc$44827$new_new_n1492___input_0_5
1 1
.names lut_$abc$44827$new_new_n1490___output_0_0 lut_$abc$44827$new_new_n1497___input_0_1
1 1
.names lut_$abc$44827$new_new_n1490___output_0_0 lut_$abc$22685$li484_li484_input_0_2
1 1
.names lut_$abc$44827$new_new_n1490___output_0_0 lut_$abc$22685$li482_li482_input_0_2
1 1
.names lut_$abc$44827$new_new_n1490___output_0_0 lut_$abc$22685$li483_li483_input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_34 lut_$abc$44827$new_new_n1495___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_34 lut_$abc$44827$new_new_n1499___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_34 lut_$abc$44827$new_new_n1492___input_0_2
1 1
.names lut_$abc$44827$new_new_n1492___output_0_0 lut_$abc$44827$new_new_n1497___input_0_0
1 1
.names lut_$abc$44827$new_new_n1492___output_0_0 lut_$abc$22685$li484_li484_input_0_3
1 1
.names lut_$abc$44827$new_new_n1492___output_0_0 lut_$abc$22685$li483_li483_input_0_1
1 1
.names lut_$abc$44827$new_new_n1492___output_0_0 lut_$abc$44827$new_new_n1494___input_0_2
1 1
.names lut_$abc$44827$new_new_n1494___output_0_0 lut_$abc$22685$li484_li484_input_0_5
1 1
.names lut_$abc$44827$new_new_n1494___output_0_0 lut_$abc$44827$new_new_n1499___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_35 lut_$abc$44827$new_new_n1495___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_35 lut_$abc$44827$new_new_n1503___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_35 lut_$abc$44827$new_new_n1500___input_0_4
1 1
.names lut_$abc$44827$new_new_n1495___output_0_0 lut_$abc$44827$new_new_n1497___input_0_4
1 1
.names lut_$abc$44827$new_new_n1495___output_0_0 lut_$abc$22685$li484_li484_input_0_4
1 1
.names lut_$abc$44827$new_new_n1495___output_0_0 lut_$abc$44827$new_new_n1499___input_0_0
1 1
.names lut_$abc$44827$new_new_n1497___output_0_0 lut_$abc$44827$new_new_n1498___input_0_4
1 1
.names lut_$abc$44827$new_new_n1498___output_0_0 lut_$abc$22685$li486_li486_input_0_1
1 1
.names lut_$abc$44827$new_new_n1498___output_0_0 lut_$abc$22685$li485_li485_input_0_3
1 1
.names lut_$abc$44827$new_new_n1498___output_0_0 lut_$abc$22685$li487_li487_input_0_5
1 1
.names lut_$abc$44827$new_new_n1499___output_0_0 lut_$abc$22685$li486_li486_input_0_0
1 1
.names lut_$abc$44827$new_new_n1499___output_0_0 lut_$abc$22685$li485_li485_input_0_0
1 1
.names lut_$abc$44827$new_new_n1499___output_0_0 lut_$abc$22685$li487_li487_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_36 lut_$abc$44827$new_new_n1503___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_36 lut_$abc$44827$new_new_n1502___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_36 lut_$abc$44827$new_new_n1500___input_0_1
1 1
.names lut_$abc$44827$new_new_n1500___output_0_0 lut_$abc$22685$li486_li486_input_0_4
1 1
.names lut_$abc$44827$new_new_n1500___output_0_0 lut_$abc$22685$li485_li485_input_0_4
1 1
.names lut_$abc$44827$new_new_n1500___output_0_0 lut_$abc$22685$li487_li487_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_37 lut_$abc$44827$new_new_n1505___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_37 lut_$abc$44827$new_new_n1502___input_0_4
1 1
.names lut_$abc$44827$new_new_n1502___output_0_0 lut_$abc$44827$new_new_n1505___input_0_3
1 1
.names lut_$abc$44827$new_new_n1502___output_0_0 lut_$abc$22685$li486_li486_input_0_3
1 1
.names lut_$abc$44827$new_new_n1502___output_0_0 lut_$abc$22685$li487_li487_input_0_3
1 1
.names lut_$abc$44827$new_new_n1503___output_0_0 lut_$abc$44827$new_new_n1505___input_0_4
1 1
.names lut_$abc$44827$new_new_n1503___output_0_0 lut_$abc$22685$li486_li486_input_0_2
1 1
.names lut_$abc$44827$new_new_n1505___output_0_0 lut_$abc$44827$new_new_n1506___input_0_4
1 1
.names lut_$abc$44827$new_new_n1506___output_0_0 lut_$abc$22685$li487_li487_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.S[16]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.S[15]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.S[14]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.S[13]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.S[12]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.S[11]_input_0_3
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.S[10]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.S[9]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.S[7]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.S[6]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.S[5]_input_0_1
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.S[4]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.S[3]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.S[2]_input_0_4
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.S[1]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_output_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.S[0]_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_19
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li038_li038_input_0_3
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li032_li032_input_0_0
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li035_li035_input_0_1
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li036_li036_input_0_1
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li037_li037_input_0_4
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li039_li039_input_0_1
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li034_li034_input_0_0
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li033_li033_input_0_0
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li028_li028_input_0_3
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li029_li029_input_0_3
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li031_li031_input_0_5
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li030_li030_input_0_1
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li027_li027_input_0_2
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li025_li025_input_0_0
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li026_li026_input_0_0
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li019_li019_input_0_0
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li020_li020_input_0_0
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li021_li021_input_0_2
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li022_li022_input_0_2
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li023_li023_input_0_0
1 1
.names lut_$abc$44827$new_new_n1600___output_0_0 lut_$abc$22685$li024_li024_input_0_1
1 1
.names lut_$abc$44827$new_new_n1601___output_0_0 lut_$abc$44827$new_new_n1603___input_0_4
1 1
.names lut_$abc$44827$new_new_n1601___output_0_0 lut_$abc$22685$li027_li027_input_0_5
1 1
.names lut_$abc$44827$new_new_n1601___output_0_0 lut_$abc$22685$li025_li025_input_0_1
1 1
.names lut_$abc$44827$new_new_n1601___output_0_0 lut_$abc$22685$li026_li026_input_0_1
1 1
.names lut_$abc$44827$new_new_n1601___output_0_0 lut_$abc$22685$li024_li024_input_0_4
1 1
.names lut_$abc$44827$new_new_n1603___output_0_0 lut_$abc$44827$new_new_n1604___input_0_4
1 1
.names lut_$abc$44827$new_new_n1603___output_0_0 lut_$abc$22685$li028_li028_input_0_4
1 1
.names lut_$abc$44827$new_new_n1603___output_0_0 lut_$abc$22685$li029_li029_input_0_4
1 1
.names lut_$abc$44827$new_new_n1603___output_0_0 lut_$abc$22685$li031_li031_input_0_4
1 1
.names lut_$abc$44827$new_new_n1603___output_0_0 lut_$abc$22685$li030_li030_input_0_0
1 1
.names lut_$abc$44827$new_new_n1604___output_0_0 lut_$abc$44827$new_new_n1704___input_0_4
1 1
.names lut_$abc$44827$new_new_n1604___output_0_0 lut_$abc$22685$li032_li032_input_0_4
1 1
.names lut_$abc$44827$new_new_n1604___output_0_0 lut_$abc$22685$li034_li034_input_0_2
1 1
.names lut_$abc$44827$new_new_n1604___output_0_0 lut_$abc$22685$li033_li033_input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_14 lut_$abc$22685$li346_li346_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_20 lut_$abc$44827$new_new_n1607___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_20 lut_$abc$22685$li353_li353_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_20 lut_$abc$22685$li352_li352_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_20 lut_$abc$44827$new_new_n1662___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_22 lut_$abc$44827$new_new_n1607___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_22 lut_$abc$44827$new_new_n1662___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_21 lut_$abc$44827$new_new_n1607___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_21 lut_$abc$22685$li353_li353_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_21 lut_$abc$44827$new_new_n1662___input_0_4
1 1
.names lut_$abc$44827$new_new_n1607___output_0_0 lut_$abc$44827$new_new_n1608___input_0_2
1 1
.names lut_$abc$44827$new_new_n1607___output_0_0 lut_$abc$22685$li355_li355_input_0_4
1 1
.names lut_$abc$44827$new_new_n1607___output_0_0 lut_$abc$22685$li356_li356_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_23 lut_$abc$44827$new_new_n1608___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_23 lut_$abc$22685$li355_li355_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_23 lut_$abc$22685$li356_li356_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_24 lut_$abc$44827$new_new_n1608___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_24 lut_$abc$22685$li356_li356_input_0_2
1 1
.names lut_$abc$44827$new_new_n1608___output_0_0 lut_$abc$44827$new_new_n1639___input_0_5
1 1
.names lut_$abc$44827$new_new_n1608___output_0_0 lut_$abc$44827$new_new_n1628___input_0_3
1 1
.names lut_$abc$44827$new_new_n1608___output_0_0 lut_$abc$44827$new_new_n1609___input_0_2
1 1
.names lut_$abc$44827$new_new_n1608___output_0_0 lut_$abc$22685$li358_li358_input_0_5
1 1
.names lut_$abc$44827$new_new_n1608___output_0_0 lut_$abc$22685$li357_li357_input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25 lut_$abc$44827$new_new_n1639___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25 lut_$abc$44827$new_new_n1628___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25 lut_$abc$44827$new_new_n1609___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25 lut_$abc$22685$li358_li358_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25 lut_$abc$22685$li357_li357_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_26 lut_$abc$44827$new_new_n1625___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_26 lut_$abc$44827$new_new_n1626___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_26 lut_$abc$44827$new_new_n1609___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_26 lut_$abc$22685$li358_li358_input_0_4
1 1
.names lut_$abc$44827$new_new_n1609___output_0_0 lut_$abc$44827$new_new_n1610___input_0_1
1 1
.names lut_$abc$44827$new_new_n1609___output_0_0 lut_$abc$22685$li360_li360_input_0_0
1 1
.names lut_$abc$44827$new_new_n1609___output_0_0 lut_$abc$22685$li359_li359_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27 lut_$abc$44827$new_new_n1610___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27 lut_$abc$44827$new_new_n1624___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27 lut_$abc$44827$new_new_n1626___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27 lut_$abc$22685$li360_li360_input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27 lut_$abc$22685$li359_li359_input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_28 lut_$abc$44827$new_new_n1610___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_28 lut_$abc$44827$new_new_n1624___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_28 lut_$abc$44827$new_new_n1626___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_28 lut_$abc$22685$li360_li360_input_0_4
1 1
.names lut_$abc$44827$new_new_n1610___output_0_0 lut_$abc$22685$li362_li362_input_0_0
1 1
.names lut_$abc$44827$new_new_n1610___output_0_0 lut_$abc$22685$li361_li361_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29 lut_$abc$22685$li362_li362_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29 lut_$abc$22685$li361_li361_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29 lut_$abc$44827$new_new_n1624___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29 lut_$abc$44827$new_new_n1637___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29 lut_$abc$44827$new_new_n1627___input_0_4
1 1
.names lut_$abc$44827$new_new_n1612___output_0_0 lut_$abc$44827$new_new_n1615___input_0_2
1 1
.names lut_$abc$44827$new_new_n1612___output_0_0 lut_$abc$22685$li419_li419_input_0_2
1 1
.names lut_$abc$44827$new_new_n1615___output_0_0 lut_$abc$22685$li422_li422_input_0_1
1 1
.names lut_$abc$44827$new_new_n1615___output_0_0 lut_$abc$22685$li421_li421_input_0_0
1 1
.names lut_$abc$44827$new_new_n1615___output_0_0 lut_$abc$22685$li420_li420_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_15 lut_$abc$22685$li347_li347_input_0_2
1 1
.names lut_$abc$44827$new_new_n1618___output_0_0 lut_$abc$22685$li016_li016_input_0_3
1 1
.names lut_$abc$44827$new_new_n1618___output_0_0 lut_$abc$22685$li015_li015_input_0_3
1 1
.names lut_$abc$44827$new_new_n1618___output_0_0 lut_$abc$22685$li009_li009_input_0_0
1 1
.names lut_$abc$44827$new_new_n1618___output_0_0 lut_$abc$22685$li008_li008_input_0_0
1 1
.names lut_$abc$44827$new_new_n1618___output_0_0 lut_$abc$22685$li007_li007_input_0_0
1 1
.names lut_$abc$44827$new_new_n1618___output_0_0 lut_$abc$22685$li014_li014_input_0_2
1 1
.names lut_$abc$44827$new_new_n1618___output_0_0 lut_$abc$22685$li012_li012_input_0_2
1 1
.names lut_$abc$44827$new_new_n1618___output_0_0 lut_$abc$22685$li011_li011_input_0_2
1 1
.names lut_$abc$44827$new_new_n1618___output_0_0 lut_$abc$22685$li010_li010_input_0_3
1 1
.names lut_$abc$44827$new_new_n1618___output_0_0 lut_$abc$22685$li000_li000_input_0_2
1 1
.names lut_$abc$44827$new_new_n1618___output_0_0 lut_$abc$22685$li002_li002_input_0_2
1 1
.names lut_$abc$44827$new_new_n1618___output_0_0 lut_$abc$22685$li001_li001_input_0_2
1 1
.names lut_$abc$44827$new_new_n1618___output_0_0 lut_$abc$22685$li006_li006_input_0_3
1 1
.names lut_$abc$44827$new_new_n1618___output_0_0 lut_$abc$22685$li005_li005_input_0_3
1 1
.names lut_$abc$44827$new_new_n1618___output_0_0 lut_$abc$22685$li004_li004_input_0_1
1 1
.names lut_$abc$44827$new_new_n1618___output_0_0 lut_$abc$22685$li003_li003_input_0_4
1 1
.names lut_$abc$44827$new_new_n1624___output_0_0 lut_$abc$44827$new_new_n1625___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_30 lut_$abc$22685$li362_li362_input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_30 lut_$abc$44827$new_new_n1625___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_30 lut_$abc$44827$new_new_n1637___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_30 lut_$abc$44827$new_new_n1627___input_0_0
1 1
.names lut_$abc$44827$new_new_n1625___output_0_0 lut_$abc$44827$new_new_n1639___input_0_0
1 1
.names lut_$abc$44827$new_new_n1625___output_0_0 lut_$abc$44827$new_new_n1628___input_0_0
1 1
.names lut_$abc$44827$new_new_n1626___output_0_0 lut_$abc$44827$new_new_n1637___input_0_2
1 1
.names lut_$abc$44827$new_new_n1626___output_0_0 lut_$abc$44827$new_new_n1627___input_0_2
1 1
.names lut_$abc$44827$new_new_n1627___output_0_0 lut_$abc$44827$new_new_n1628___input_0_2
1 1
.names lut_$abc$44827$new_new_n1628___output_0_0 lut_$abc$22685$li363_li363_input_0_4
1 1
.names lut_$abc$44827$new_new_n1628___output_0_0 lut_$abc$44827$new_new_n1629___input_0_3
1 1
.names lut_$abc$44827$new_new_n1628___output_0_0 lut_$abc$22685$li364_li364_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31 lut_$abc$22685$li363_li363_input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31 lut_$abc$44827$new_new_n1636___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31 lut_$abc$44827$new_new_n1638___input_0_5
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31 lut_$abc$44827$new_new_n1629___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31 lut_$abc$22685$li364_li364_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_32 lut_$abc$44827$new_new_n1636___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_32 lut_$abc$44827$new_new_n1638___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_32 lut_$abc$44827$new_new_n1629___input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_32 lut_$abc$22685$li364_li364_input_0_0
1 1
.names lut_$abc$44827$new_new_n1629___output_0_0 lut_$abc$22685$li365_li365_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_33 lut_$abc$44827$new_new_n1636___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_33 lut_$abc$44827$new_new_n1638___input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_33 lut_$abc$22685$li365_li365_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_16 lut_$abc$22685$li348_li348_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_17 lut_$abc$22685$li349_li349_input_0_1
1 1
.names lut_$abc$44827$new_new_n1636___output_0_0 lut_$abc$44827$new_new_n1637___input_0_5
1 1
.names lut_$abc$44827$new_new_n1637___output_0_0 lut_$abc$44827$new_new_n1639___input_0_4
1 1
.names lut_$abc$44827$new_new_n1638___output_0_0 lut_$abc$44827$new_new_n1639___input_0_1
1 1
.names lut_$abc$44827$new_new_n1639___output_0_0 lut_$abc$44827$new_new_n1649___input_0_3
1 1
.names lut_$abc$44827$new_new_n1639___output_0_0 lut_$abc$22685$li367_li367_input_0_5
1 1
.names lut_$abc$44827$new_new_n1639___output_0_0 lut_$abc$22685$li366_li366_input_0_3
1 1
.names lut_$abc$44827$new_new_n1639___output_0_0 lut_$abc$22685$li368_li368_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_35 lut_$abc$44827$new_new_n1648___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_35 lut_$abc$44827$new_new_n1647___input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_35 lut_$abc$22685$li367_li367_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_34 lut_$abc$44827$new_new_n1648___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_34 lut_$abc$44827$new_new_n1647___input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_34 lut_$abc$22685$li367_li367_input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_34 lut_$abc$22685$li366_li366_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_17
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_18 lut_$abc$22685$li350_li350_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_19 lut_$abc$22685$li351_li351_input_0_0
1 1
.names lut_$abc$44827$new_new_n1647___output_0_0 lut_$abc$44827$new_new_n1649___input_0_1
1 1
.names lut_$abc$44827$new_new_n1647___output_0_0 lut_$abc$22685$li368_li368_input_0_0
1 1
.names lut_$abc$44827$new_new_n1648___output_0_0 lut_$abc$44827$new_new_n1649___input_0_0
1 1
.names lut_$abc$44827$new_new_n1648___output_0_0 lut_$abc$22685$li368_li368_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_36 lut_$abc$44827$new_new_n1649___input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_36 lut_$abc$22685$li368_li368_input_0_5
1 1
.names lut_$abc$44827$new_new_n1649___output_0_0 lut_$abc$22685$li369_li369_input_0_1
1 1
.names lut_$abc$44827$new_new_n1649___output_0_0 lut_$abc$22685$li370_li370_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_37 lut_$abc$22685$li369_li369_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_37 lut_$abc$22685$li370_li370_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_17
1 1
.names lut_$abc$44827$new_new_n1656___output_0_0 lut_$abc$22685$li055_li055_input_0_0
1 1
.names lut_$abc$44827$new_new_n1660___output_0_0 lut_$abc$44827$new_new_n1674___input_0_4
1 1
.names lut_$abc$44827$new_new_n1660___output_0_0 lut_$abc$22685$li006_li006_input_0_0
1 1
.names lut_$abc$44827$new_new_n1660___output_0_0 lut_$abc$22685$li005_li005_input_0_0
1 1
.names lut_$abc$44827$new_new_n1662___output_0_0 lut_$abc$22685$li354_li354_input_0_2
1 1
.names lut_$abc$44827$new_new_n1665___output_0_0 lut_$abc$22685$li418_li418_input_0_2
1 1
.names lut_$abc$44827$new_new_n1665___output_0_0 lut_$abc$22685$li417_li417_input_0_2
1 1
.names lut_$abc$44827$new_new_n1674___output_0_0 lut_$abc$44827$new_new_n1690___input_0_4
1 1
.names lut_$abc$44827$new_new_n1674___output_0_0 lut_$abc$22685$li009_li009_input_0_3
1 1
.names lut_$abc$44827$new_new_n1674___output_0_0 lut_$abc$22685$li008_li008_input_0_3
1 1
.names lut_$abc$44827$new_new_n1674___output_0_0 lut_$abc$22685$li007_li007_input_0_3
1 1
.names lut_$abc$44827$new_new_n1674___output_0_0 lut_$abc$22685$li010_li010_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_0_0
1 1
.names lut_$abc$44827$new_new_n1690___output_0_0 lut_$abc$44827$new_new_n1691___input_0_3
1 1
.names lut_$abc$44827$new_new_n1690___output_0_0 lut_$abc$22685$li014_li014_input_0_5
1 1
.names lut_$abc$44827$new_new_n1690___output_0_0 lut_$abc$22685$li012_li012_input_0_3
1 1
.names lut_$abc$44827$new_new_n1690___output_0_0 lut_$abc$22685$li011_li011_input_0_3
1 1
.names lut_$abc$44827$new_new_n1690___output_0_0 lut_$abc$22685$li013_li013_input_0_4
1 1
.names lut_$abc$44827$new_new_n1691___output_0_0 lut_$abc$22685$li017_li017_input_0_0
1 1
.names lut_$abc$44827$new_new_n1691___output_0_0 lut_$abc$22685$li016_li016_input_0_0
1 1
.names lut_$abc$44827$new_new_n1691___output_0_0 lut_$abc$22685$li015_li015_input_0_0
1 1
.names lut_$abc$44827$new_new_n1691___output_0_0 lut_$abc$22685$li018_li018_input_0_0
1 1
.names lut_$abc$44827$new_new_n1704___output_0_0 lut_$abc$22685$li038_li038_input_0_4
1 1
.names lut_$abc$44827$new_new_n1704___output_0_0 lut_$abc$22685$li035_li035_input_0_3
1 1
.names lut_$abc$44827$new_new_n1704___output_0_0 lut_$abc$22685$li036_li036_input_0_3
1 1
.names lut_$abc$44827$new_new_n1704___output_0_0 lut_$abc$22685$li037_li037_input_0_0
1 1
.names lut_$abc$44827$new_new_n1704___output_0_0 lut_$abc$22685$li039_li039_input_0_0
1 1
.names lut_$abc$44827$new_new_n1741___output_0_0 lut_$abc$22685$li045_li045_input_0_2
1 1
.names lut_$abc$44827$new_new_n1745___output_0_0 lut_$abc$22685$li416_li416_input_0_4
1 1
.names lut_$abc$44827$new_new_n1745___output_0_0 lut_$abc$22685$li415_li415_input_0_2
1 1
.names lut_$abc$44827$new_new_n1753___output_0_0 lut_$abc$22685$li412_li412_input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_13 lut_$abc$22685$li345_li345_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_12 lut_$abc$22685$li344_li344_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_11 lut_$abc$22685$li343_li343_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_10 lut_$abc$22685$li342_li342_input_0_3
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_9 lut_$abc$22685$li341_li341_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_8 lut_$abc$22685$li340_li340_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_7 lut_$abc$22685$li339_li339_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_6 lut_$abc$22685$li338_li338_input_0_2
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_5 lut_$abc$22685$li337_li337_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_4 lut_$abc$22685$li336_li336_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_3 lut_$abc$22685$li335_li335_input_0_0
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_2 lut_$abc$22685$li334_li334_input_0_4
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_1 lut_$abc$22685$li333_li333_input_0_1
1 1
.names RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_0 lut_$abc$22685$li332_li332_input_0_2
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.S[16]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.S[15]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.S[14]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.S[13]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.S[12]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.S[11]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.S[10]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.S[9]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.S[8]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.S[7]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.S[6]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.S[5]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.S[4]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.S[3]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.S[2]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.S[1]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_0_0
1 1
.names lut_$auto$alumacc.cc:485:replace_alu$183.S[0]_output_0_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_0_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_output_1_0 adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_10
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_11
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_12
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_13
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_14
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_15
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_16
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_5
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_6
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_7
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_8
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_9
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_output_1_0 adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_10
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_11
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_12
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_13
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_14
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_15
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_16
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_17
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_18
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_5
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_6
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_7
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_8
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_9
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_output_1_0 adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_10
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_11
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_12
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_13
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_14
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_15
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_16
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_1
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_2
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_3
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_4
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_5
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_6
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_7
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_output_1_0 adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_2_0
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_8
1 1
.names adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_output_0_0 RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_9
1 1

#Cell instances
.subckt RS_DSP_MULT_REGIN_REGOUT \
    a[0]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_0 \
    a[1]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_1 \
    a[2]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_2 \
    a[3]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_3 \
    a[4]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_4 \
    a[5]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_5 \
    a[6]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_6 \
    a[7]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_7 \
    a[8]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_8 \
    a[9]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_9 \
    a[10]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_10 \
    a[11]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_11 \
    a[12]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_12 \
    a[13]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_13 \
    a[14]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_14 \
    a[15]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_15 \
    a[16]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_16 \
    a[17]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_17 \
    a[18]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_18 \
    a[19]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_0_19 \
    b[0]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_0 \
    b[1]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_1 \
    b[2]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_2 \
    b[3]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_3 \
    b[4]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_4 \
    b[5]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_5 \
    b[6]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_6 \
    b[7]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_7 \
    b[8]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_8 \
    b[9]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_9 \
    b[10]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_10 \
    b[11]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_11 \
    b[12]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_12 \
    b[13]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_13 \
    b[14]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_14 \
    b[15]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_15 \
    b[16]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_16 \
    b[17]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_1_17 \
    clk=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_clock_0_0 \
    feedback[0]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_0 \
    feedback[1]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_1 \
    feedback[2]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_4_2 \
    lreset=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_5_0 \
    unsigned_a=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_2_0 \
    unsigned_b=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_input_3_0 \
    z[0]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_0 \
    z[1]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_1 \
    z[2]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_2 \
    z[3]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_3 \
    z[4]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_4 \
    z[5]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_5 \
    z[6]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_6 \
    z[7]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_7 \
    z[8]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_8 \
    z[9]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_9 \
    z[10]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_10 \
    z[11]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_11 \
    z[12]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_12 \
    z[13]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_13 \
    z[14]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_14 \
    z[15]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_15 \
    z[16]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_16 \
    z[17]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_17 \
    z[18]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_18 \
    z[19]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_19 \
    z[20]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_20 \
    z[21]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_21 \
    z[22]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_22 \
    z[23]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_23 \
    z[24]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_24 \
    z[25]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_25 \
    z[26]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_26 \
    z[27]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_27 \
    z[28]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_28 \
    z[29]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_29 \
    z[30]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_30 \
    z[31]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_31 \
    z[32]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_32 \
    z[33]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_33 \
    z[34]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_34 \
    z[35]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_35 \
    z[36]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_36 \
    z[37]=RS_DSP_MULT_REGIN_REGOUT_mult0[0]_output_0_37
.param MODE_BITS 00000000000000000000000000000000000000000000000000000000000000000000000000000000

.subckt RS_DSP_MULT_REGIN_REGOUT \
    a[0]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_0 \
    a[1]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_1 \
    a[2]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_2 \
    a[3]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_3 \
    a[4]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_4 \
    a[5]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_5 \
    a[6]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_6 \
    a[7]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_7 \
    a[8]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_8 \
    a[9]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_9 \
    a[10]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_10 \
    a[11]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_11 \
    a[12]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_12 \
    a[13]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_13 \
    a[14]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_14 \
    a[15]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_15 \
    a[16]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_16 \
    a[17]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_17 \
    a[18]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_18 \
    a[19]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_0_19 \
    b[0]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_0 \
    b[1]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_1 \
    b[2]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_2 \
    b[3]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_3 \
    b[4]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_4 \
    b[5]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_5 \
    b[6]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_6 \
    b[7]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_7 \
    b[8]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_8 \
    b[9]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_9 \
    b[10]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_10 \
    b[11]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_11 \
    b[12]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_12 \
    b[13]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_13 \
    b[14]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_14 \
    b[15]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_15 \
    b[16]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_16 \
    b[17]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_1_17 \
    clk=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_clock_0_0 \
    feedback[0]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_0 \
    feedback[1]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_1 \
    feedback[2]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_4_2 \
    lreset=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_5_0 \
    unsigned_a=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_2_0 \
    unsigned_b=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_input_3_0 \
    z[0]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_0 \
    z[1]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_1 \
    z[2]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_2 \
    z[3]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_3 \
    z[4]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_4 \
    z[5]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_5 \
    z[6]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_6 \
    z[7]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_7 \
    z[8]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_8 \
    z[9]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_9 \
    z[10]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_10 \
    z[11]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_11 \
    z[12]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_12 \
    z[13]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_13 \
    z[14]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_14 \
    z[15]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_15 \
    z[16]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_16 \
    z[17]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_17 \
    z[18]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_18 \
    z[19]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_19 \
    z[20]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_20 \
    z[21]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_21 \
    z[22]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_22 \
    z[23]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_23 \
    z[24]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_24 \
    z[25]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_25 \
    z[26]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_26 \
    z[27]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_27 \
    z[28]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_28 \
    z[29]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_29 \
    z[30]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_30 \
    z[31]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_31 \
    z[32]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_32 \
    z[33]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_33 \
    z[34]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_34 \
    z[35]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_35 \
    z[36]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_36 \
    z[37]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$391.B[0]_output_0_37
.param MODE_BITS 00000000000000000000000000000000000000000000000000000000000000000000000000000000

.subckt RS_DSP_MULT_REGIN_REGOUT \
    a[0]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_0 \
    a[1]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_1 \
    a[2]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_2 \
    a[3]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_3 \
    a[4]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_4 \
    a[5]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_5 \
    a[6]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_6 \
    a[7]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_7 \
    a[8]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_8 \
    a[9]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_9 \
    a[10]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_10 \
    a[11]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_11 \
    a[12]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_12 \
    a[13]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_13 \
    a[14]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_14 \
    a[15]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_15 \
    a[16]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_16 \
    a[17]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_17 \
    a[18]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_18 \
    a[19]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_0_19 \
    b[0]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_0 \
    b[1]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_1 \
    b[2]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_2 \
    b[3]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_3 \
    b[4]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_4 \
    b[5]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_5 \
    b[6]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_6 \
    b[7]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_7 \
    b[8]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_8 \
    b[9]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_9 \
    b[10]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_10 \
    b[11]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_11 \
    b[12]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_12 \
    b[13]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_13 \
    b[14]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_14 \
    b[15]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_15 \
    b[16]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_16 \
    b[17]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_1_17 \
    clk=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_clock_0_0 \
    feedback[0]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_0 \
    feedback[1]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_1 \
    feedback[2]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_4_2 \
    lreset=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_5_0 \
    unsigned_a=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_2_0 \
    unsigned_b=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_input_3_0 \
    z[0]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_0 \
    z[1]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_1 \
    z[2]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_2 \
    z[3]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_3 \
    z[4]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_4 \
    z[5]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_5 \
    z[6]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_6 \
    z[7]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_7 \
    z[8]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_8 \
    z[9]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_9 \
    z[10]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_10 \
    z[11]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_11 \
    z[12]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_12 \
    z[13]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_13 \
    z[14]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_14 \
    z[15]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_15 \
    z[16]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_16 \
    z[17]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_17 \
    z[18]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_18 \
    z[19]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_19 \
    z[20]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_20 \
    z[21]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_21 \
    z[22]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_22 \
    z[23]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_23 \
    z[24]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_24 \
    z[25]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_25 \
    z[26]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_26 \
    z[27]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_27 \
    z[28]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_28 \
    z[29]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_29 \
    z[30]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_30 \
    z[31]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_31 \
    z[32]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_32 \
    z[33]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_33 \
    z[34]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_34 \
    z[35]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_35 \
    z[36]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_36 \
    z[37]=RS_DSP_MULT_REGIN_REGOUT_$auto$maccmap.cc:114:fulladd$720.B[0]_output_0_37
.param MODE_BITS 00000000000000000000000000000000000000000000000000000000000000000000000000000000

.names __vpr__unconn0 lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_input_0_1 __vpr__unconn1 lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_input_0_3 __vpr__unconn2 lut_$auto$alumacc.cc:485:replace_alu$180.S[7]_output_0_0 
00000 1
01010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[8]_output_0_0

.names __vpr__unconn3 __vpr__unconn4 lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_input_0_3 __vpr__unconn5 lut_$auto$alumacc.cc:485:replace_alu$180.S[8]_output_0_0 
00000 1
00110 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[9]_output_0_0

.names __vpr__unconn6 lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_input_0_1 __vpr__unconn7 lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_input_0_3 __vpr__unconn8 lut_$auto$alumacc.cc:485:replace_alu$180.S[9]_output_0_0 
00000 1
01010 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[10]_output_0_0

.names __vpr__unconn9 lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_input_0_1 __vpr__unconn10 __vpr__unconn11 lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$180.S[10]_output_0_0 
00000 1
01001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[11]_output_0_0

.names __vpr__unconn12 lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_input_0_2 __vpr__unconn13 __vpr__unconn14 lut_$auto$alumacc.cc:485:replace_alu$180.S[11]_output_0_0 
00000 1
01100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[12]_output_0_0

.names __vpr__unconn15 lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_input_0_2 __vpr__unconn16 __vpr__unconn17 lut_$auto$alumacc.cc:485:replace_alu$180.S[12]_output_0_0 
00000 1
01100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[13]_output_0_0

.names __vpr__unconn18 __vpr__unconn19 lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_input_0_3 __vpr__unconn20 lut_$auto$alumacc.cc:485:replace_alu$180.S[13]_output_0_0 
00000 1
00110 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[14]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_input_0_0 __vpr__unconn21 __vpr__unconn22 __vpr__unconn23 lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$180.S[14]_output_0_0 
00000 1
10001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[15]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$183.S[7]_input_0_0 __vpr__unconn24 __vpr__unconn25 __vpr__unconn26 __vpr__unconn27 lut_$auto$alumacc.cc:485:replace_alu$183.S[7]_output_0_0 
00000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[8]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$183.S[8]_input_0_0 __vpr__unconn28 __vpr__unconn29 __vpr__unconn30 __vpr__unconn31 lut_$auto$alumacc.cc:485:replace_alu$183.S[8]_output_0_0 
00000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[9]_output_0_0

.names __vpr__unconn32 __vpr__unconn33 __vpr__unconn34 __vpr__unconn35 lut_$auto$alumacc.cc:485:replace_alu$183.S[9]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$183.S[9]_output_0_0 
00000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[10]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$183.S[10]_input_0_0 __vpr__unconn36 __vpr__unconn37 __vpr__unconn38 __vpr__unconn39 lut_$auto$alumacc.cc:485:replace_alu$183.S[10]_output_0_0 
00000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[11]_output_0_0

.names __vpr__unconn40 __vpr__unconn41 __vpr__unconn42 lut_$auto$alumacc.cc:485:replace_alu$183.S[11]_input_0_3 __vpr__unconn43 lut_$auto$alumacc.cc:485:replace_alu$183.S[11]_output_0_0 
00000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[12]_output_0_0

.names __vpr__unconn44 __vpr__unconn45 __vpr__unconn46 __vpr__unconn47 lut_$auto$alumacc.cc:485:replace_alu$183.S[12]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$183.S[12]_output_0_0 
00000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[13]_output_0_0

.names __vpr__unconn48 lut_$auto$alumacc.cc:485:replace_alu$183.S[13]_input_0_1 __vpr__unconn49 __vpr__unconn50 __vpr__unconn51 lut_$auto$alumacc.cc:485:replace_alu$183.S[13]_output_0_0 
00000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[14]_output_0_0

.names __vpr__unconn52 __vpr__unconn53 __vpr__unconn54 lut_$auto$alumacc.cc:485:replace_alu$183.S[14]_input_0_3 __vpr__unconn55 lut_$auto$alumacc.cc:485:replace_alu$183.S[14]_output_0_0 
00000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[15]_output_0_0

.subckt adder_carry \
    cin=__vpr__unconn56 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[0]_output_1_0 \
    sumout=__vpr__unconn57

.names __vpr__unconn58 __vpr__unconn59 lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_input_0_3 __vpr__unconn60 lut_$auto$alumacc.cc:485:replace_alu$180.S[0]_output_0_0 
00000 1
00110 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[1]_output_0_0

.names __vpr__unconn61 __vpr__unconn62 __vpr__unconn63 lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$180.S[1]_output_0_0 
00000 1
00011 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[2]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_input_0_0 __vpr__unconn64 __vpr__unconn65 __vpr__unconn66 lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$180.S[2]_output_0_0 
00000 1
10001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[3]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_input_0_0 __vpr__unconn67 lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_input_0_2 __vpr__unconn68 __vpr__unconn69 lut_$auto$alumacc.cc:485:replace_alu$180.S[3]_output_0_0 
00000 1
10100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[4]_output_0_0

.names __vpr__unconn70 lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_input_0_2 __vpr__unconn71 __vpr__unconn72 lut_$auto$alumacc.cc:485:replace_alu$180.S[4]_output_0_0 
00000 1
01100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[5]_output_0_0

.names __vpr__unconn73 lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_input_0_1 __vpr__unconn74 __vpr__unconn75 lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$180.S[5]_output_0_0 
00000 1
01001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[6]_output_0_0

.names __vpr__unconn76 lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_input_0_1 __vpr__unconn77 __vpr__unconn78 lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$180.S[6]_output_0_0 
00000 1
01001 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[7]_output_0_0

.subckt adder_carry \
    cin=__vpr__unconn79 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[0]_output_1_0 \
    sumout=__vpr__unconn80

.names __vpr__unconn81 __vpr__unconn82 lut_$auto$alumacc.cc:485:replace_alu$183.S[0]_input_0_2 __vpr__unconn83 __vpr__unconn84 lut_$auto$alumacc.cc:485:replace_alu$183.S[0]_output_0_0 
00000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[1]_output_0_0

.names __vpr__unconn85 __vpr__unconn86 lut_$auto$alumacc.cc:485:replace_alu$183.S[1]_input_0_2 __vpr__unconn87 __vpr__unconn88 lut_$auto$alumacc.cc:485:replace_alu$183.S[1]_output_0_0 
00000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[2]_output_0_0

.names __vpr__unconn89 __vpr__unconn90 __vpr__unconn91 __vpr__unconn92 lut_$auto$alumacc.cc:485:replace_alu$183.S[2]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$183.S[2]_output_0_0 
00000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[3]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$183.S[3]_input_0_0 __vpr__unconn93 __vpr__unconn94 __vpr__unconn95 __vpr__unconn96 lut_$auto$alumacc.cc:485:replace_alu$183.S[3]_output_0_0 
00000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[4]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$183.S[4]_input_0_0 __vpr__unconn97 __vpr__unconn98 __vpr__unconn99 __vpr__unconn100 lut_$auto$alumacc.cc:485:replace_alu$183.S[4]_output_0_0 
00000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[5]_output_0_0

.names __vpr__unconn101 lut_$auto$alumacc.cc:485:replace_alu$183.S[5]_input_0_1 __vpr__unconn102 __vpr__unconn103 __vpr__unconn104 lut_$auto$alumacc.cc:485:replace_alu$183.S[5]_output_0_0 
00000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[6]_output_0_0

.names __vpr__unconn105 __vpr__unconn106 __vpr__unconn107 __vpr__unconn108 lut_$auto$alumacc.cc:485:replace_alu$183.S[6]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$183.S[6]_output_0_0 
00000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[7]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[8]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[9]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[10]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[11]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[12]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[13]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[14]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[15]_output_0_0

.subckt adder_carry \
    cin=__vpr__unconn109 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[0]_output_1_0 \
    sumout=__vpr__unconn110

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[1]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[2]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[3]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[4]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[5]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[6]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[7]_output_0_0

.names __vpr__unconn111 __vpr__unconn112 __vpr__unconn113 lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$180.S[15]_output_0_0 
00000 1
00011 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[16]_output_0_0

.names __vpr__unconn114 lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_input_0_2 __vpr__unconn115 __vpr__unconn116 lut_$auto$alumacc.cc:485:replace_alu$180.S[16]_output_0_0 
00000 1
01100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[17]_output_0_0

.names __vpr__unconn117 lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_input_0_2 __vpr__unconn118 __vpr__unconn119 lut_$auto$alumacc.cc:485:replace_alu$180.S[17]_output_0_0 
00000 1
01100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[18]_output_0_0

.names __vpr__unconn120 lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_input_0_2 __vpr__unconn121 __vpr__unconn122 lut_$auto$alumacc.cc:485:replace_alu$180.S[18]_output_0_0 
00000 1
01100 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$180.C[19]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_2_0 \
    g=adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_1_0 \
    p=adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_input_0_0 \
    cout=__vpr__unconn123 \
    sumout=adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$180.co_output_0_0

.names lut_$abc$22685$li079_li079_input_0_0 __vpr__unconn124 lut_$abc$22685$li079_li079_input_0_2 __vpr__unconn125 __vpr__unconn126 lut_$abc$22685$li079_li079_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ai_d[15]_clock_0_0 \
    D=dffre_ai_d[15]_input_0_0 \
    E=dffre_ai_d[15]_input_2_0 \
    R=dffre_ai_d[15]_input_1_0 \
    Q=dffre_ai_d[15]_output_0_0

.names lut_$abc$22685$li159_li159_input_0_0 __vpr__unconn127 __vpr__unconn128 lut_$abc$22685$li159_li159_input_0_3 __vpr__unconn129 lut_$abc$22685$li159_li159_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_d[15]_clock_0_0 \
    D=dffre_ar_d[15]_input_0_0 \
    E=dffre_ar_d[15]_input_2_0 \
    R=dffre_ar_d[15]_input_1_0 \
    Q=dffre_ar_d[15]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_1 __vpr__unconn130 lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_input_0_3 __vpr__unconn131 lut_$auto$alumacc.cc:485:replace_alu$180.Y[19]_output_0_0 
00000 1
11000 1
10010 1
01010 1

.names lut_$abc$22685$li061_li061_input_0_0 lut_$abc$22685$li061_li061_input_0_1 lut_$abc$22685$li061_li061_input_0_2 lut_$abc$22685$li061_li061_input_0_3 __vpr__unconn132 lut_$abc$22685$li061_li061_output_0_0 
00000 1
01000 1
11000 1
01010 1

.subckt dffre \
    C=dffre_addcommon[20]_clock_0_0 \
    D=dffre_addcommon[20]_input_0_0 \
    E=dffre_addcommon[20]_input_2_0 \
    R=dffre_addcommon[20]_input_1_0 \
    Q=dffre_addcommon[20]_output_0_0

.names __vpr__unconn133 __vpr__unconn134 lut_$abc$22685$li160_li160_input_0_2 lut_$abc$22685$li160_li160_input_0_3 __vpr__unconn135 lut_$abc$22685$li160_li160_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_d[16]_clock_0_0 \
    D=dffre_ar_d[16]_input_0_0 \
    E=dffre_ar_d[16]_input_2_0 \
    R=dffre_ar_d[16]_input_1_0 \
    Q=dffre_ar_d[16]_output_0_0

.names lut_$abc$22685$li080_li080_input_0_0 __vpr__unconn136 lut_$abc$22685$li080_li080_input_0_2 __vpr__unconn137 __vpr__unconn138 lut_$abc$22685$li080_li080_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_d[16]_clock_0_0 \
    D=dffre_ai_d[16]_input_0_0 \
    E=dffre_ai_d[16]_input_2_0 \
    R=dffre_ai_d[16]_input_1_0 \
    Q=dffre_ai_d[16]_output_0_0

.names __vpr__unconn139 __vpr__unconn140 __vpr__unconn141 lut_$auto$alumacc.cc:485:replace_alu$183.S[15]_input_0_3 __vpr__unconn142 lut_$auto$alumacc.cc:485:replace_alu$183.S[15]_output_0_0 
00000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[16]_output_0_0

.names __vpr__unconn143 __vpr__unconn144 __vpr__unconn145 __vpr__unconn146 lut_$auto$alumacc.cc:485:replace_alu$183.S[16]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$183.S[16]_output_0_0 
00000 1

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$183.C[17]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_2_0 \
    g=adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_1_0 \
    p=adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_input_0_0 \
    cout=__vpr__unconn147 \
    sumout=adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$183.co_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_1 __vpr__unconn148 __vpr__unconn149 lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$183.Y[17]_output_0_0 
00000 1
11000 1
10001 1
01001 1

.names lut_$abc$22685$li063_li063_input_0_0 lut_$abc$22685$li063_li063_input_0_1 lut_$abc$22685$li063_li063_input_0_2 __vpr__unconn150 lut_$abc$22685$li063_li063_input_0_4 lut_$abc$22685$li063_li063_output_0_0 
00000 1
00001 1
10001 1
01001 1

.subckt dffre \
    C=dffre_addr[18]_clock_0_0 \
    D=dffre_addr[18]_input_0_0 \
    E=dffre_addr[18]_input_2_0 \
    R=dffre_addr[18]_input_1_0 \
    Q=dffre_addr[18]_output_0_0

.names lut_$abc$22685$li329_li329_input_0_0 __vpr__unconn151 lut_$abc$22685$li329_li329_input_0_2 __vpr__unconn152 __vpr__unconn153 lut_$abc$22685$li329_li329_output_0_0 
00100 1

.subckt dffre \
    C=dffre_br_ddd[15]_clock_0_0 \
    D=dffre_br_ddd[15]_input_0_0 \
    E=dffre_br_ddd[15]_input_2_0 \
    R=dffre_br_ddd[15]_input_1_0 \
    Q=dffre_br_ddd[15]_output_0_0

.names __vpr__unconn154 __vpr__unconn155 __vpr__unconn156 lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$177.S[15]_output_0_0 
00010 1
00001 1

.names __vpr__unconn157 __vpr__unconn158 __vpr__unconn159 lut_$abc$22685$li276_li276_input_0_3 lut_$abc$22685$li276_li276_input_0_4 lut_$abc$22685$li276_li276_output_0_0 
00010 1

.subckt dffre \
    C=dffre_bi_ddd[16]_clock_0_0 \
    D=dffre_bi_ddd[16]_input_0_0 \
    E=dffre_bi_ddd[16]_input_2_0 \
    R=dffre_bi_ddd[16]_input_1_0 \
    Q=dffre_bi_ddd[16]_output_0_0

.names __vpr__unconn160 __vpr__unconn161 lut_$abc$22685$li330_li330_input_0_2 __vpr__unconn162 lut_$abc$22685$li330_li330_input_0_4 lut_$abc$22685$li330_li330_output_0_0 
00100 1

.subckt dffre \
    C=dffre_br_ddd[16]_clock_0_0 \
    D=dffre_br_ddd[16]_input_0_0 \
    E=dffre_br_ddd[16]_input_2_0 \
    R=dffre_br_ddd[16]_input_1_0 \
    Q=dffre_br_ddd[16]_output_0_0

.names lut_$abc$22685$li275_li275_input_0_0 __vpr__unconn163 lut_$abc$22685$li275_li275_input_0_2 __vpr__unconn164 __vpr__unconn165 lut_$abc$22685$li275_li275_output_0_0 
10000 1

.subckt dffre \
    C=dffre_bi_ddd[15]_clock_0_0 \
    D=dffre_bi_ddd[15]_input_0_0 \
    E=dffre_bi_ddd[15]_input_2_0 \
    R=dffre_bi_ddd[15]_input_1_0 \
    Q=dffre_bi_ddd[15]_output_0_0

.names __vpr__unconn166 __vpr__unconn167 __vpr__unconn168 lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$177.S[16]_output_0_0 
00010 1
00001 1

.names __vpr__unconn169 __vpr__unconn170 lut_$abc$44827$new_new_n1600___input_0_2 __vpr__unconn171 lut_$abc$44827$new_new_n1600___input_0_4 lut_$abc$44827$new_new_n1600___output_0_0 
00100 1

.names __vpr__unconn172 __vpr__unconn173 __vpr__unconn174 lut_$abc$22685$li312_li312_input_0_3 lut_$abc$22685$li312_li312_input_0_4 lut_$abc$22685$li312_li312_output_0_0 
00010 1

.subckt dffre \
    C=dffre_br_dd[16]_clock_0_0 \
    D=dffre_br_dd[16]_input_0_0 \
    E=dffre_br_dd[16]_input_2_0 \
    R=dffre_br_dd[16]_input_1_0 \
    Q=dffre_br_dd[16]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[16]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_2_0 \
    g=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_1_0 \
    p=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_input_0_0 \
    cout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_output_1_0 \
    sumout=adder_carry_$auto$alumacc.cc:485:replace_alu$177.C[17]_output_0_0

.subckt adder_carry \
    cin=adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_2_0 \
    g=adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_1_0 \
    p=adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_input_0_0 \
    cout=__vpr__unconn175 \
    sumout=adder_carry_$abc$14830$auto$alumacc.cc:485:replace_alu$177.co_output_0_0

.names __vpr__unconn176 lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_2 __vpr__unconn177 lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$177.Y[17]_output_0_0 
01000 1
00100 1
00001 1
01101 1

.names lut_$abc$22685$li062_li062_input_0_0 lut_$abc$22685$li062_li062_input_0_1 lut_$abc$22685$li062_li062_input_0_2 __vpr__unconn178 lut_$abc$22685$li062_li062_input_0_4 lut_$abc$22685$li062_li062_output_0_0 
00100 1
00001 1
00101 1
01101 1

.subckt dffre \
    C=dffre_addi[18]_clock_0_0 \
    D=dffre_addi[18]_input_0_0 \
    E=dffre_addi[18]_input_2_0 \
    R=dffre_addi[18]_input_1_0 \
    Q=dffre_addi[18]_output_0_0

.names __vpr__unconn179 __vpr__unconn180 __vpr__unconn181 __vpr__unconn182 __vpr__unconn183 lut_$false_output_0_0 
----- 0

.names lut_$abc$44827$new_new_n1161___input_0_0 lut_$abc$44827$new_new_n1161___input_0_1 lut_$abc$44827$new_new_n1161___input_0_2 lut_$abc$44827$new_new_n1161___input_0_3 lut_$abc$44827$new_new_n1161___input_0_4 lut_$abc$44827$new_new_n1161___output_0_0 
00101 1

.names lut_$abc$44827$new_new_n1159___input_0_0 lut_$abc$44827$new_new_n1159___input_0_1 lut_$abc$44827$new_new_n1159___input_0_2 lut_$abc$44827$new_new_n1159___input_0_3 lut_$abc$44827$new_new_n1159___input_0_4 lut_$abc$44827$new_new_n1159___input_0_5 lut_$abc$44827$new_new_n1159___output_0_0 
000000 1

.names lut_$abc$44827$new_new_n1160___input_0_0 __vpr__unconn184 lut_$abc$44827$new_new_n1160___input_0_2 __vpr__unconn185 lut_$abc$44827$new_new_n1160___input_0_4 lut_$abc$44827$new_new_n1160___output_0_0 
00001 1

.names __vpr__unconn186 lut_$abc$22685$li129_li129_input_0_1 __vpr__unconn187 lut_$abc$22685$li129_li129_input_0_3 __vpr__unconn188 lut_$abc$22685$li129_li129_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ai_dddd[5]_clock_0_0 \
    D=dffre_ai_dddd[5]_input_0_0 \
    E=dffre_ai_dddd[5]_input_2_0 \
    R=dffre_ai_dddd[5]_input_1_0 \
    Q=dffre_ai_dddd[5]_output_0_0

.names __vpr__unconn189 __vpr__unconn190 __vpr__unconn191 lut_$abc$22685$li128_li128_input_0_3 lut_$abc$22685$li128_li128_input_0_4 lut_$abc$22685$li128_li128_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ai_dddd[4]_clock_0_0 \
    D=dffre_ai_dddd[4]_input_0_0 \
    E=dffre_ai_dddd[4]_input_2_0 \
    R=dffre_ai_dddd[4]_input_1_0 \
    Q=dffre_ai_dddd[4]_output_0_0

.names __vpr__unconn192 lut_$abc$22685$li127_li127_input_0_1 __vpr__unconn193 __vpr__unconn194 lut_$abc$22685$li127_li127_input_0_4 lut_$abc$22685$li127_li127_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ai_dddd[3]_clock_0_0 \
    D=dffre_ai_dddd[3]_input_0_0 \
    E=dffre_ai_dddd[3]_input_2_0 \
    R=dffre_ai_dddd[3]_input_1_0 \
    Q=dffre_ai_dddd[3]_output_0_0

.names lut_$abc$22685$li038_li038_input_0_0 lut_$abc$22685$li038_li038_input_0_1 lut_$abc$22685$li038_li038_input_0_2 lut_$abc$22685$li038_li038_input_0_3 lut_$abc$22685$li038_li038_input_0_4 lut_$abc$22685$li038_li038_input_0_5 lut_$abc$22685$li038_li038_output_0_0 
000100 1
100100 1
010100 1
110100 1
100110 1
010110 1
110110 1
001110 1
000101 1
100101 1
010101 1
110101 1
000111 1
100111 1
010111 1
110111 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[37]_output_0_0

.names __vpr__unconn195 lut_$abc$44827$new_new_n1704___input_0_1 lut_$abc$44827$new_new_n1704___input_0_2 lut_$abc$44827$new_new_n1704___input_0_3 lut_$abc$44827$new_new_n1704___input_0_4 lut_$abc$44827$new_new_n1704___output_0_0 
00001 1

.names lut_$abc$22685$li032_li032_input_0_0 __vpr__unconn196 lut_$abc$22685$li032_li032_input_0_2 __vpr__unconn197 lut_$abc$22685$li032_li032_input_0_4 lut_$abc$22685$li032_li032_output_0_0 
10000 1
10101 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[31]_output_0_0

.names __vpr__unconn198 lut_$abc$22685$li035_li035_input_0_1 __vpr__unconn199 lut_$abc$22685$li035_li035_input_0_3 lut_$abc$22685$li035_li035_input_0_4 lut_$abc$22685$li035_li035_output_0_0 
01000 1
01011 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[34]_output_0_0

.names __vpr__unconn200 lut_$abc$22685$li036_li036_input_0_1 lut_$abc$22685$li036_li036_input_0_2 lut_$abc$22685$li036_li036_input_0_3 lut_$abc$22685$li036_li036_input_0_4 lut_$abc$22685$li036_li036_output_0_0 
01000 1
01110 1
01001 1
01011 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[35]_output_0_0

.names lut_$abc$22685$li037_li037_input_0_0 lut_$abc$22685$li037_li037_input_0_1 lut_$abc$22685$li037_li037_input_0_2 lut_$abc$22685$li037_li037_input_0_3 lut_$abc$22685$li037_li037_input_0_4 lut_$abc$22685$li037_li037_output_0_0 
00001 1
11001 1
00101 1
10101 1
00011 1
10011 1
00111 1
10111 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[36]_output_0_0

.names __vpr__unconn201 __vpr__unconn202 __vpr__unconn203 __vpr__unconn204 __vpr__unconn205 lut_$true_output_0_0 
00000 1

.names lut_$abc$22685$li039_li039_input_0_0 lut_$abc$22685$li039_li039_input_0_1 lut_$abc$22685$li039_li039_input_0_2 lut_$abc$22685$li039_li039_input_0_3 lut_$abc$22685$li039_li039_input_0_4 lut_$abc$22685$li039_li039_input_0_5 lut_$abc$22685$li039_li039_output_0_0 
010000 1
011000 1
111000 1
010100 1
110100 1
011100 1
111100 1
010010 1
110010 1
011010 1
111010 1
010110 1
110110 1
011110 1
111110 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[38]_output_0_0

.names lut_$abc$44827$new_new_n1603___input_0_0 lut_$abc$44827$new_new_n1603___input_0_1 lut_$abc$44827$new_new_n1603___input_0_2 lut_$abc$44827$new_new_n1603___input_0_3 lut_$abc$44827$new_new_n1603___input_0_4 lut_$abc$44827$new_new_n1603___output_0_0 
00001 1

.names lut_$abc$44827$new_new_n1604___input_0_0 lut_$abc$44827$new_new_n1604___input_0_1 lut_$abc$44827$new_new_n1604___input_0_2 lut_$abc$44827$new_new_n1604___input_0_3 lut_$abc$44827$new_new_n1604___input_0_4 lut_$abc$44827$new_new_n1604___output_0_0 
00001 1

.names lut_$abc$44827$new_new_n1601___input_0_0 lut_$abc$44827$new_new_n1601___input_0_1 lut_$abc$44827$new_new_n1601___input_0_2 lut_$abc$44827$new_new_n1601___input_0_3 lut_$abc$44827$new_new_n1601___input_0_4 lut_$abc$44827$new_new_n1601___output_0_0 
00000 1

.names lut_$abc$22685$li017_li017_input_0_0 lut_$abc$22685$li017_li017_input_0_1 lut_$abc$22685$li017_li017_input_0_2 lut_$abc$22685$li017_li017_input_0_3 lut_$abc$22685$li017_li017_input_0_4 lut_$abc$22685$li017_li017_input_0_5 lut_$abc$22685$li017_li017_output_0_0 
110000 1
000010 1
110010 1
001010 1
101010 1
000110 1
100110 1
001110 1
101110 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[37]_output_0_0

.names lut_$abc$44827$new_new_n1691___input_0_0 lut_$abc$44827$new_new_n1691___input_0_1 lut_$abc$44827$new_new_n1691___input_0_2 lut_$abc$44827$new_new_n1691___input_0_3 lut_$abc$44827$new_new_n1691___input_0_4 lut_$abc$44827$new_new_n1691___output_0_0 
00010 1

.names lut_$abc$22685$li016_li016_input_0_0 lut_$abc$22685$li016_li016_input_0_1 __vpr__unconn206 lut_$abc$22685$li016_li016_input_0_3 lut_$abc$22685$li016_li016_input_0_4 lut_$abc$22685$li016_li016_output_0_0 
00010 1
11010 1
00011 1
10011 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[36]_output_0_0

.names lut_$abc$22685$li015_li015_input_0_0 __vpr__unconn207 __vpr__unconn208 lut_$abc$22685$li015_li015_input_0_3 lut_$abc$22685$li015_li015_input_0_4 lut_$abc$22685$li015_li015_output_0_0 
00010 1
10011 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[35]_output_0_0

.names lut_$abc$22685$li018_li018_input_0_0 lut_$abc$22685$li018_li018_input_0_1 lut_$abc$22685$li018_li018_input_0_2 lut_$abc$22685$li018_li018_input_0_3 lut_$abc$22685$li018_li018_input_0_4 lut_$abc$22685$li018_li018_input_0_5 lut_$abc$22685$li018_li018_output_0_0 
001000 1
001010 1
101010 1
001001 1
101001 1
001011 1
101011 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[38]_output_0_0

.names lut_$abc$44827$new_new_n1690___input_0_0 lut_$abc$44827$new_new_n1690___input_0_1 lut_$abc$44827$new_new_n1690___input_0_2 lut_$abc$44827$new_new_n1690___input_0_3 lut_$abc$44827$new_new_n1690___input_0_4 lut_$abc$44827$new_new_n1690___input_0_5 lut_$abc$44827$new_new_n1690___output_0_0 
100010 1

.names lut_$abc$44827$new_new_n1660___input_0_0 lut_$abc$44827$new_new_n1660___input_0_1 lut_$abc$44827$new_new_n1660___input_0_2 lut_$abc$44827$new_new_n1660___input_0_3 lut_$abc$44827$new_new_n1660___input_0_4 lut_$abc$44827$new_new_n1660___output_0_0 
00000 1

.names lut_$abc$44827$new_new_n1674___input_0_0 lut_$abc$44827$new_new_n1674___input_0_1 __vpr__unconn209 __vpr__unconn210 lut_$abc$44827$new_new_n1674___input_0_4 lut_$abc$44827$new_new_n1674___output_0_0 
00001 1

.names __vpr__unconn211 __vpr__unconn212 lut_$abc$22685$li246_li246_input_0_2 lut_$abc$22685$li246_li246_input_0_3 __vpr__unconn213 lut_$abc$22685$li246_li246_output_0_0 
00010 1

.subckt dffre \
    C=dffre_bi_dd[4]_clock_0_0 \
    D=dffre_bi_dd[4]_input_0_0 \
    E=dffre_bi_dd[4]_input_2_0 \
    R=dffre_bi_dd[4]_input_1_0 \
    Q=dffre_bi_dd[4]_output_0_0

.names __vpr__unconn214 __vpr__unconn215 lut_$abc$22685$li245_li245_input_0_2 lut_$abc$22685$li245_li245_input_0_3 __vpr__unconn216 lut_$abc$22685$li245_li245_output_0_0 
00010 1

.subckt dffre \
    C=dffre_bi_dd[3]_clock_0_0 \
    D=dffre_bi_dd[3]_input_0_0 \
    E=dffre_bi_dd[3]_input_2_0 \
    R=dffre_bi_dd[3]_input_1_0 \
    Q=dffre_bi_dd[3]_output_0_0

.names __vpr__unconn217 lut_$abc$22685$li244_li244_input_0_1 lut_$abc$22685$li244_li244_input_0_2 __vpr__unconn218 __vpr__unconn219 lut_$abc$22685$li244_li244_output_0_0 
01000 1

.subckt dffre \
    C=dffre_bi_dd[2]_clock_0_0 \
    D=dffre_bi_dd[2]_input_0_0 \
    E=dffre_bi_dd[2]_input_2_0 \
    R=dffre_bi_dd[2]_input_1_0 \
    Q=dffre_bi_dd[2]_output_0_0

.names lut_$abc$22685$li059_li059_input_0_0 lut_$abc$22685$li059_li059_input_0_1 lut_$abc$22685$li059_li059_input_0_2 lut_$abc$22685$li059_li059_input_0_3 lut_$abc$22685$li059_li059_input_0_4 lut_$abc$22685$li059_li059_input_0_5 lut_$abc$22685$li059_li059_output_0_0 
100000 1
101000 1
111000 1
100100 1
110100 1
101100 1
111100 1
100010 1
110010 1
101010 1
111010 1
100110 1
110110 1
101110 1
111110 1
110001 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[37]_output_0_0

.names lut_$abc$44827$new_new_n1162___input_0_0 lut_$abc$44827$new_new_n1162___input_0_1 lut_$abc$44827$new_new_n1162___input_0_2 lut_$abc$44827$new_new_n1162___input_0_3 lut_$abc$44827$new_new_n1162___input_0_4 lut_$abc$44827$new_new_n1162___input_0_5 lut_$abc$44827$new_new_n1162___output_0_0 
100000 1

.names __vpr__unconn220 lut_$abc$22685$li056_li056_input_0_1 lut_$abc$22685$li056_li056_input_0_2 lut_$abc$22685$li056_li056_input_0_3 __vpr__unconn221 lut_$abc$22685$li056_li056_output_0_0 
00100 1
01110 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[34]_output_0_0

.names lut_$abc$22685$li058_li058_input_0_0 lut_$abc$22685$li058_li058_input_0_1 lut_$abc$22685$li058_li058_input_0_2 lut_$abc$22685$li058_li058_input_0_3 lut_$abc$22685$li058_li058_input_0_4 lut_$abc$22685$li058_li058_output_0_0 
00100 1
11100 1
00110 1
01110 1
00101 1
01101 1
00111 1
01111 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[36]_output_0_0

.names __vpr__unconn222 lut_$abc$44827$new_new_n1362___input_0_1 lut_$abc$44827$new_new_n1362___input_0_2 __vpr__unconn223 lut_$abc$44827$new_new_n1362___input_0_4 lut_$abc$44827$new_new_n1362___output_0_0 
01000 1
00100 1
00001 1
01101 1

.names lut_$abc$22685$li403_li403_input_0_0 __vpr__unconn224 __vpr__unconn225 lut_$abc$22685$li403_li403_input_0_3 __vpr__unconn226 lut_$abc$22685$li403_li403_output_0_0 
00010 1

.subckt dffre \
    C=dffre_commonr2[34]_clock_0_0 \
    D=dffre_commonr2[34]_input_0_0 \
    E=dffre_commonr2[34]_input_2_0 \
    R=dffre_commonr2[34]_input_1_0 \
    Q=dffre_commonr2[34]_output_0_0

.names lut_$abc$22685$li060_li060_input_0_0 lut_$abc$22685$li060_li060_input_0_1 lut_$abc$22685$li060_li060_input_0_2 lut_$abc$22685$li060_li060_input_0_3 lut_$abc$22685$li060_li060_input_0_4 lut_$abc$22685$li060_li060_input_0_5 lut_$abc$22685$li060_li060_output_0_0 
001000 1
101000 1
111000 1
001010 1
101010 1
011010 1
111010 1
001001 1
101001 1
011001 1
111001 1
001011 1
101011 1
011011 1
111011 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[38]_output_0_0

.names lut_$abc$22685$li402_li402_input_0_0 __vpr__unconn227 lut_$abc$22685$li402_li402_input_0_2 __vpr__unconn228 __vpr__unconn229 lut_$abc$22685$li402_li402_output_0_0 
10000 1

.subckt dffre \
    C=dffre_commonr2[33]_clock_0_0 \
    D=dffre_commonr2[33]_input_0_0 \
    E=dffre_commonr2[33]_input_2_0 \
    R=dffre_commonr2[33]_input_1_0 \
    Q=dffre_commonr2[33]_output_0_0

.names __vpr__unconn230 lut_$abc$44827$new_new_n1369___input_0_1 __vpr__unconn231 lut_$abc$44827$new_new_n1369___input_0_3 lut_$abc$44827$new_new_n1369___input_0_4 lut_$abc$44827$new_new_n1369___output_0_0 
01011 1

.names lut_$abc$44827$new_new_n1368___input_0_0 lut_$abc$44827$new_new_n1368___input_0_1 lut_$abc$44827$new_new_n1368___input_0_2 lut_$abc$44827$new_new_n1368___input_0_3 lut_$abc$44827$new_new_n1368___input_0_4 lut_$abc$44827$new_new_n1368___output_0_0 
01100 0
00110 0
01110 0
11110 0
00101 0
01101 0
11101 0
01011 0
00111 0
10111 0
01111 0
11111 0

.names __vpr__unconn232 lut_$abc$44827$new_new_n1363___input_0_1 lut_$abc$44827$new_new_n1363___input_0_2 lut_$abc$44827$new_new_n1363___input_0_3 lut_$abc$44827$new_new_n1363___input_0_4 lut_$abc$44827$new_new_n1363___output_0_0 
00000 1
01000 1
00010 1
01110 1
00001 1
01101 1
00111 1
01111 1

.names lut_$abc$44827$new_new_n1370___input_0_0 lut_$abc$44827$new_new_n1370___input_0_1 lut_$abc$44827$new_new_n1370___input_0_2 lut_$abc$44827$new_new_n1370___input_0_3 lut_$abc$44827$new_new_n1370___input_0_4 lut_$abc$44827$new_new_n1370___input_0_5 lut_$abc$44827$new_new_n1370___output_0_0 
000000 1
100000 1
010000 1
110000 1
000100 1
100100 1
010100 1
110100 1
110010 1
100110 1
110110 1
000001 1
100001 1
010001 1
110001 1
000101 1
100101 1
010101 1
110101 1
100111 1
110111 1

.names lut_$abc$22685$li425_li425_input_0_0 lut_$abc$22685$li425_li425_input_0_1 lut_$abc$22685$li425_li425_input_0_2 lut_$abc$22685$li425_li425_input_0_3 lut_$abc$22685$li425_li425_input_0_4 lut_$abc$22685$li425_li425_input_0_5 lut_$abc$22685$li425_li425_output_0_0 
100000 1
110000 1
100100 1
010100 1
100010 1
010010 1
000110 1
010110 1
000001 1
010001 1
000101 1
110101 1
000011 1
110011 1
100111 1
110111 1

.subckt dffre \
    C=dffre_pi[15]_clock_0_0 \
    D=dffre_pi[15]_input_0_0 \
    E=dffre_pi[15]_input_2_0 \
    R=dffre_pi[15]_input_1_0 \
    Q=dffre_pi[15]_output_0_0

.names lut_$abc$44827$new_new_n1238___input_0_0 lut_$abc$44827$new_new_n1238___input_0_1 lut_$abc$44827$new_new_n1238___input_0_2 lut_$abc$44827$new_new_n1238___input_0_3 lut_$abc$44827$new_new_n1238___input_0_4 lut_$abc$44827$new_new_n1238___output_0_0 
11000 1
10010 1
11010 1
10001 1
01001 1
11001 1
10101 1
11101 1
00011 1
10011 1
01011 1
11011 1
10111 1
11111 1

.names lut_$abc$22685$li424_li424_input_0_0 lut_$abc$22685$li424_li424_input_0_1 lut_$abc$22685$li424_li424_input_0_2 lut_$abc$22685$li424_li424_input_0_3 __vpr__unconn233 lut_$abc$22685$li424_li424_output_0_0 
10000 1
01000 1
00010 1
11010 1

.subckt dffre \
    C=dffre_pi[14]_clock_0_0 \
    D=dffre_pi[14]_input_0_0 \
    E=dffre_pi[14]_input_2_0 \
    R=dffre_pi[14]_input_1_0 \
    Q=dffre_pi[14]_output_0_0

.names __vpr__unconn234 __vpr__unconn235 lut_$abc$22685$li383_li383_input_0_2 __vpr__unconn236 lut_$abc$22685$li383_li383_input_0_4 lut_$abc$22685$li383_li383_output_0_0 
00001 1

.subckt dffre \
    C=dffre_commonr2[14]_clock_0_0 \
    D=dffre_commonr2[14]_input_0_0 \
    E=dffre_commonr2[14]_input_2_0 \
    R=dffre_commonr2[14]_input_1_0 \
    Q=dffre_commonr2[14]_output_0_0

.names lut_$abc$44827$new_new_n1237___input_0_0 __vpr__unconn237 __vpr__unconn238 lut_$abc$44827$new_new_n1237___input_0_3 __vpr__unconn239 lut_$abc$44827$new_new_n1237___output_0_0 
00010 1

.names __vpr__unconn240 lut_$abc$44827$new_new_n1294___input_0_1 lut_$abc$44827$new_new_n1294___input_0_2 __vpr__unconn241 __vpr__unconn242 lut_$abc$44827$new_new_n1294___output_0_0 
01100 1

.names lut_$abc$44827$new_new_n1230___input_0_0 lut_$abc$44827$new_new_n1230___input_0_1 lut_$abc$44827$new_new_n1230___input_0_2 lut_$abc$44827$new_new_n1230___input_0_3 lut_$abc$44827$new_new_n1230___input_0_4 lut_$abc$44827$new_new_n1230___output_0_0 
00100 1
01100 1
00110 1
00101 1
10101 1
01101 1
11101 1
00111 1
10111 1

.names lut_$abc$44827$new_new_n1290___input_0_0 lut_$abc$44827$new_new_n1290___input_0_1 lut_$abc$44827$new_new_n1290___input_0_2 lut_$abc$44827$new_new_n1290___input_0_3 lut_$abc$44827$new_new_n1290___input_0_4 lut_$abc$44827$new_new_n1290___output_0_0 
10000 1
01000 1
11000 1
10100 1
01100 1
11100 1
10010 1
01010 1
11010 1
10110 1
01110 1
11110 1
10011 1
01011 1
11011 1

.names __vpr__unconn243 lut_$abc$44827$new_new_n1229___input_0_1 lut_$abc$44827$new_new_n1229___input_0_2 lut_$abc$44827$new_new_n1229___input_0_3 lut_$abc$44827$new_new_n1229___input_0_4 lut_$abc$44827$new_new_n1229___output_0_0 
00000 1
01000 1
00100 1
01100 1
00010 1
01010 1
00110 1
00001 1
01001 1
00011 1

.names lut_$abc$44827$new_new_n1289___input_0_0 lut_$abc$44827$new_new_n1289___input_0_1 lut_$abc$44827$new_new_n1289___input_0_2 lut_$abc$44827$new_new_n1289___input_0_3 lut_$abc$44827$new_new_n1289___input_0_4 lut_$abc$44827$new_new_n1289___input_0_5 lut_$abc$44827$new_new_n1289___output_0_0 
111000 1
101100 1
011010 1
001110 1
110001 1
111001 1
100101 1
101101 1
010011 1
011011 1
000111 1
001111 1

.names lut_$abc$22685$li427_li427_input_0_0 lut_$abc$22685$li427_li427_input_0_1 lut_$abc$22685$li427_li427_input_0_2 lut_$abc$22685$li427_li427_input_0_3 lut_$abc$22685$li427_li427_input_0_4 lut_$abc$22685$li427_li427_input_0_5 lut_$abc$22685$li427_li427_output_0_0 
100000 1
110000 1
101000 1
011000 1
100100 1
010100 1
001100 1
011100 1
000001 1
010001 1
001001 1
111001 1
000101 1
110101 1
101101 1
111101 1

.subckt dffre \
    C=dffre_pi[17]_clock_0_0 \
    D=dffre_pi[17]_input_0_0 \
    E=dffre_pi[17]_input_2_0 \
    R=dffre_pi[17]_input_1_0 \
    Q=dffre_pi[17]_output_0_0

.names __vpr__unconn244 __vpr__unconn245 lut_$abc$22685$li386_li386_input_0_2 __vpr__unconn246 lut_$abc$22685$li386_li386_input_0_4 lut_$abc$22685$li386_li386_output_0_0 
00100 1

.subckt dffre \
    C=dffre_commonr2[17]_clock_0_0 \
    D=dffre_commonr2[17]_input_0_0 \
    E=dffre_commonr2[17]_input_2_0 \
    R=dffre_commonr2[17]_input_1_0 \
    Q=dffre_commonr2[17]_output_0_0

.names __vpr__unconn247 lut_$abc$22685$li385_li385_input_0_1 __vpr__unconn248 __vpr__unconn249 lut_$abc$22685$li385_li385_input_0_4 lut_$abc$22685$li385_li385_output_0_0 
01000 1

.subckt dffre \
    C=dffre_commonr2[16]_clock_0_0 \
    D=dffre_commonr2[16]_input_0_0 \
    E=dffre_commonr2[16]_input_2_0 \
    R=dffre_commonr2[16]_input_1_0 \
    Q=dffre_commonr2[16]_output_0_0

.names lut_$abc$44827$new_new_n1293___input_0_0 lut_$abc$44827$new_new_n1293___input_0_1 lut_$abc$44827$new_new_n1293___input_0_2 lut_$abc$44827$new_new_n1293___input_0_3 lut_$abc$44827$new_new_n1293___input_0_4 lut_$abc$44827$new_new_n1293___input_0_5 lut_$abc$44827$new_new_n1293___output_0_0 
111000 1
101100 1
110010 1
111010 1
100110 1
101110 1
011001 1
001101 1
010011 1
011011 1
000111 1
001111 1

.names __vpr__unconn250 __vpr__unconn251 lut_$abc$22685$li384_li384_input_0_2 __vpr__unconn252 lut_$abc$22685$li384_li384_input_0_4 lut_$abc$22685$li384_li384_output_0_0 
00100 1

.subckt dffre \
    C=dffre_commonr2[15]_clock_0_0 \
    D=dffre_commonr2[15]_input_0_0 \
    E=dffre_commonr2[15]_input_2_0 \
    R=dffre_commonr2[15]_input_1_0 \
    Q=dffre_commonr2[15]_output_0_0

.names lut_$abc$44827$new_new_n1433___input_0_0 lut_$abc$44827$new_new_n1433___input_0_1 __vpr__unconn253 __vpr__unconn254 __vpr__unconn255 lut_$abc$44827$new_new_n1433___output_0_0 
10000 1

.names lut_$abc$44827$new_new_n1424___input_0_0 lut_$abc$44827$new_new_n1424___input_0_1 lut_$abc$44827$new_new_n1424___input_0_2 lut_$abc$44827$new_new_n1424___input_0_3 lut_$abc$44827$new_new_n1424___input_0_4 lut_$abc$44827$new_new_n1424___input_0_5 lut_$abc$44827$new_new_n1424___output_0_0 
111000 1
011100 1
110010 1
111010 1
010110 1
011110 1
101001 1
111001 1
001101 1
011101 1
100011 1
110011 1
101011 1
111011 1
000111 1
010111 1
001111 1
011111 1

.names lut_$abc$44827$new_new_n1441___input_0_0 __vpr__unconn256 lut_$abc$44827$new_new_n1441___input_0_2 lut_$abc$44827$new_new_n1441___input_0_3 lut_$abc$44827$new_new_n1441___input_0_4 lut_$abc$44827$new_new_n1441___output_0_0 
00111 1

.names lut_$abc$44827$new_new_n1444___input_0_0 lut_$abc$44827$new_new_n1444___input_0_1 lut_$abc$44827$new_new_n1444___input_0_2 lut_$abc$44827$new_new_n1444___input_0_3 lut_$abc$44827$new_new_n1444___input_0_4 lut_$abc$44827$new_new_n1444___input_0_5 lut_$abc$44827$new_new_n1444___output_0_0 
100000 1
110000 1
100100 1
110100 1
100010 1
110010 1
100110 1
110110 1
100001 1
110001 1
101001 1
111001 1
100101 1
110101 1
101101 1
111101 1
100111 1
101111 1

.names lut_$abc$44827$new_new_n1442___input_0_0 lut_$abc$44827$new_new_n1442___input_0_1 lut_$abc$44827$new_new_n1442___input_0_2 lut_$abc$44827$new_new_n1442___input_0_3 lut_$abc$44827$new_new_n1442___input_0_4 lut_$abc$44827$new_new_n1442___input_0_5 lut_$abc$44827$new_new_n1442___output_0_0 
000000 1
100000 1
010000 1
001000 1
011000 1
000100 1
100100 1
010100 1
110100 1
001100 1
101100 1
011100 1
000010 1
000110 1
010110 1
001110 1

.names lut_$abc$22685$li429_li429_input_0_0 lut_$abc$22685$li429_li429_input_0_1 lut_$abc$22685$li429_li429_input_0_2 lut_$abc$22685$li429_li429_input_0_3 lut_$abc$22685$li429_li429_input_0_4 lut_$abc$22685$li429_li429_input_0_5 lut_$abc$22685$li429_li429_output_0_0 
010000 1
001000 1
101000 1
111000 1
000100 1
010100 1
110100 1
101100 1
000001 1
010001 1
110001 1
101001 1
000101 1
100101 1
110101 1
011101 1

.subckt dffre \
    C=dffre_pi[19]_clock_0_0 \
    D=dffre_pi[19]_input_0_0 \
    E=dffre_pi[19]_input_2_0 \
    R=dffre_pi[19]_input_1_0 \
    Q=dffre_pi[19]_output_0_0

.names lut_$abc$44827$new_new_n1296___input_0_0 lut_$abc$44827$new_new_n1296___input_0_1 lut_$abc$44827$new_new_n1296___input_0_2 __vpr__unconn257 __vpr__unconn258 lut_$abc$44827$new_new_n1296___output_0_0 
01000 1
01100 1
11100 1

.names __vpr__unconn259 __vpr__unconn260 __vpr__unconn261 lut_$abc$22685$li040_li040_input_0_3 lut_$abc$22685$li040_li040_input_0_4 lut_$abc$22685$li040_li040_output_0_0 
00011 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[18]_output_0_0

.names lut_$abc$22685$li428_li428_input_0_0 lut_$abc$22685$li428_li428_input_0_1 lut_$abc$22685$li428_li428_input_0_2 lut_$abc$22685$li428_li428_input_0_3 lut_$abc$22685$li428_li428_input_0_4 lut_$abc$22685$li428_li428_output_0_0 
00000 1
11000 1
10010 1
01010 1
10001 1
01001 1
00011 1
11011 1

.subckt dffre \
    C=dffre_pi[18]_clock_0_0 \
    D=dffre_pi[18]_input_0_0 \
    E=dffre_pi[18]_input_2_0 \
    R=dffre_pi[18]_input_1_0 \
    Q=dffre_pi[18]_output_0_0

.names lut_$abc$44827$new_new_n1300___input_0_0 lut_$abc$44827$new_new_n1300___input_0_1 lut_$abc$44827$new_new_n1300___input_0_2 lut_$abc$44827$new_new_n1300___input_0_3 lut_$abc$44827$new_new_n1300___input_0_4 lut_$abc$44827$new_new_n1300___input_0_5 lut_$abc$44827$new_new_n1300___output_0_0 
111000 1
011100 1
011010 1
111110 1
110001 1
101001 1
111001 1
010101 1
001101 1
011101 1
010011 1
001011 1
011011 1
110111 1
101111 1
111111 1

.names lut_$abc$44827$new_new_n1301___input_0_0 lut_$abc$44827$new_new_n1301___input_0_1 lut_$abc$44827$new_new_n1301___input_0_2 lut_$abc$44827$new_new_n1301___input_0_3 lut_$abc$44827$new_new_n1301___input_0_4 lut_$abc$44827$new_new_n1301___input_0_5 lut_$abc$44827$new_new_n1301___output_0_0 
000000 1
100000 1
010000 1
000100 1
100100 1
010100 1
000010 1
000110 1
100110 1
010110 1
000001 1
000101 1
100101 1
010101 1
000011 1
000111 1

.names __vpr__unconn262 __vpr__unconn263 lut_$abc$22685$li387_li387_input_0_2 __vpr__unconn264 lut_$abc$22685$li387_li387_input_0_4 lut_$abc$22685$li387_li387_output_0_0 
00001 1

.subckt dffre \
    C=dffre_commonr2[18]_clock_0_0 \
    D=dffre_commonr2[18]_input_0_0 \
    E=dffre_commonr2[18]_input_2_0 \
    R=dffre_commonr2[18]_input_1_0 \
    Q=dffre_commonr2[18]_output_0_0

.names lut_$abc$22685$li041_li041_input_0_0 lut_$abc$22685$li041_li041_input_0_1 __vpr__unconn265 lut_$abc$22685$li041_li041_input_0_3 __vpr__unconn266 lut_$abc$22685$li041_li041_output_0_0 
11000 1
10010 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[19]_output_0_0

.names lut_$abc$44827$new_new_n1302___input_0_0 lut_$abc$44827$new_new_n1302___input_0_1 lut_$abc$44827$new_new_n1302___input_0_2 lut_$abc$44827$new_new_n1302___input_0_3 lut_$abc$44827$new_new_n1302___input_0_4 lut_$abc$44827$new_new_n1302___input_0_5 lut_$abc$44827$new_new_n1302___output_0_0 
101000 0
011000 0
100100 0
010100 0
101100 0
011100 0
001010 0
111010 0
000110 0
110110 0
001110 0
111110 0
100001 0
010001 0
101001 0
011001 0
100101 0
010101 0
001101 0
101101 0
011101 0
111101 0
000011 0
110011 0
001011 0
111011 0
000111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$44827$new_new_n1303___input_0_0 lut_$abc$44827$new_new_n1303___input_0_1 lut_$abc$44827$new_new_n1303___input_0_2 lut_$abc$44827$new_new_n1303___input_0_3 lut_$abc$44827$new_new_n1303___input_0_4 lut_$abc$44827$new_new_n1303___output_0_0 
00000 1
01000 1
00100 1
01100 1
00001 1
01001 1
00101 1
01101 1
00011 1
01011 1
01111 1

.names lut_$abc$22685$li447_li447_input_0_0 lut_$abc$22685$li447_li447_input_0_1 lut_$abc$22685$li447_li447_input_0_2 lut_$abc$22685$li447_li447_input_0_3 lut_$abc$22685$li447_li447_input_0_4 lut_$abc$22685$li447_li447_input_0_5 lut_$abc$22685$li447_li447_output_0_0 
010000 1
110000 1
011000 1
111000 1
010100 1
110100 1
111100 1
010010 1
110010 1
011010 1
111010 1
110110 1
111110 1
010001 1
110001 1
011001 1
111001 1
010101 1
011101 1
010011 1
110011 1
011011 1
111011 1
010111 1
111111 1

.subckt dffre \
    C=dffre_pi[37]_clock_0_0 \
    D=dffre_pi[37]_input_0_0 \
    E=dffre_pi[37]_input_2_0 \
    R=dffre_pi[37]_input_1_0 \
    Q=dffre_pi[37]_output_0_0

.names lut_$abc$44827$new_new_n1379___input_0_0 lut_$abc$44827$new_new_n1379___input_0_1 lut_$abc$44827$new_new_n1379___input_0_2 lut_$abc$44827$new_new_n1379___input_0_3 lut_$abc$44827$new_new_n1379___input_0_4 lut_$abc$44827$new_new_n1379___input_0_5 lut_$abc$44827$new_new_n1379___output_0_0 
000000 1
010000 1
001000 1
101000 1
011000 1
000100 1
100100 1
010100 1
101100 1
111100 1
000001 1
010001 1
101001 1
011001 1
111001 1
100101 1
010101 1
110101 1
101101 1
111101 1

.names lut_$abc$44827$new_new_n1373___input_0_0 lut_$abc$44827$new_new_n1373___input_0_1 __vpr__unconn267 __vpr__unconn268 __vpr__unconn269 lut_$abc$44827$new_new_n1373___output_0_0 
00000 1
11000 1

.names __vpr__unconn270 __vpr__unconn271 lut_$abc$44827$new_new_n1372___input_0_2 lut_$abc$44827$new_new_n1372___input_0_3 lut_$abc$44827$new_new_n1372___input_0_4 lut_$abc$44827$new_new_n1372___output_0_0 
00100 1
00010 1
00001 1
00111 1

.names __vpr__unconn272 lut_$abc$22685$li404_li404_input_0_1 __vpr__unconn273 __vpr__unconn274 lut_$abc$22685$li404_li404_input_0_4 lut_$abc$22685$li404_li404_output_0_0 
01000 1

.subckt dffre \
    C=dffre_commonr2[35]_clock_0_0 \
    D=dffre_commonr2[35]_input_0_0 \
    E=dffre_commonr2[35]_input_2_0 \
    R=dffre_commonr2[35]_input_1_0 \
    Q=dffre_commonr2[35]_output_0_0

.names lut_$abc$44827$new_new_n1375___input_0_0 __vpr__unconn275 lut_$abc$44827$new_new_n1375___input_0_2 lut_$abc$44827$new_new_n1375___input_0_3 __vpr__unconn276 lut_$abc$44827$new_new_n1375___output_0_0 
00000 1
10000 1
00100 1
00010 1

.names lut_$abc$22685$li057_li057_input_0_0 lut_$abc$22685$li057_li057_input_0_1 lut_$abc$22685$li057_li057_input_0_2 lut_$abc$22685$li057_li057_input_0_3 lut_$abc$22685$li057_li057_input_0_4 lut_$abc$22685$li057_li057_output_0_0 
10000 1
00010 1
01010 1
11010 1
10001 1
10011 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[35]_output_0_0

.names lut_$abc$44827$new_new_n1495___input_0_0 lut_$abc$44827$new_new_n1495___input_0_1 lut_$abc$44827$new_new_n1495___input_0_2 lut_$abc$44827$new_new_n1495___input_0_3 lut_$abc$44827$new_new_n1495___input_0_4 lut_$abc$44827$new_new_n1495___input_0_5 lut_$abc$44827$new_new_n1495___output_0_0 
110000 0
001000 0
101000 0
011000 0
000100 0
100100 0
010100 0
111100 0
000010 0
100010 0
010010 0
111010 0
110110 0
001110 0
101110 0
011110 0
100001 0
010001 0
110001 0
001001 0
000101 0
101101 0
011101 0
111101 0
000011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0

.names lut_$abc$44827$new_new_n1497___input_0_0 lut_$abc$44827$new_new_n1497___input_0_1 __vpr__unconn277 __vpr__unconn278 lut_$abc$44827$new_new_n1497___input_0_4 lut_$abc$44827$new_new_n1497___output_0_0 
10000 1

.names __vpr__unconn279 __vpr__unconn280 lut_$abc$22685$li141_li141_input_0_2 lut_$abc$22685$li141_li141_input_0_3 __vpr__unconn281 lut_$abc$22685$li141_li141_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ai_dddd[17]_clock_0_0 \
    D=dffre_ai_dddd[17]_input_0_0 \
    E=dffre_ai_dddd[17]_input_2_0 \
    R=dffre_ai_dddd[17]_input_1_0 \
    Q=dffre_ai_dddd[17]_output_0_0

.names lut_$abc$44827$new_new_n1498___input_0_0 lut_$abc$44827$new_new_n1498___input_0_1 lut_$abc$44827$new_new_n1498___input_0_2 lut_$abc$44827$new_new_n1498___input_0_3 lut_$abc$44827$new_new_n1498___input_0_4 lut_$abc$44827$new_new_n1498___input_0_5 lut_$abc$44827$new_new_n1498___output_0_0 
000010 1
100010 1
010010 1
110010 1
001010 1
101010 1
011010 1
111010 1
000011 1
100011 1
010011 1
110011 1
001011 1
101011 1
011011 1
111011 1
000111 1
100111 1
010111 1
110111 1
101111 1

.names lut_$abc$22685$li446_li446_input_0_0 lut_$abc$22685$li446_li446_input_0_1 lut_$abc$22685$li446_li446_input_0_2 lut_$abc$22685$li446_li446_input_0_3 lut_$abc$22685$li446_li446_input_0_4 lut_$abc$22685$li446_li446_input_0_5 lut_$abc$22685$li446_li446_output_0_0 
010000 1
110000 1
001000 1
101000 1
000100 1
110100 1
101100 1
011100 1
000010 1
110010 1
101010 1
011010 1
000110 1
100110 1
011110 1
111110 1

.subckt dffre \
    C=dffre_pi[36]_clock_0_0 \
    D=dffre_pi[36]_input_0_0 \
    E=dffre_pi[36]_input_2_0 \
    R=dffre_pi[36]_input_1_0 \
    Q=dffre_pi[36]_output_0_0

.names lut_$abc$44827$new_new_n1371___input_0_0 lut_$abc$44827$new_new_n1371___input_0_1 lut_$abc$44827$new_new_n1371___input_0_2 __vpr__unconn282 __vpr__unconn283 lut_$abc$44827$new_new_n1371___output_0_0 
00000 1
10000 1
01000 1
00100 1

.names __vpr__unconn284 __vpr__unconn285 __vpr__unconn286 lut_$abc$22685$li405_li405_input_0_3 lut_$abc$22685$li405_li405_input_0_4 lut_$abc$22685$li405_li405_output_0_0 
00010 1

.subckt dffre \
    C=dffre_commonr2[36]_clock_0_0 \
    D=dffre_commonr2[36]_input_0_0 \
    E=dffre_commonr2[36]_input_2_0 \
    R=dffre_commonr2[36]_input_1_0 \
    Q=dffre_commonr2[36]_output_0_0

.names lut_$abc$44827$new_new_n1381___input_0_0 lut_$abc$44827$new_new_n1381___input_0_1 lut_$abc$44827$new_new_n1381___input_0_2 lut_$abc$44827$new_new_n1381___input_0_3 lut_$abc$44827$new_new_n1381___input_0_4 lut_$abc$44827$new_new_n1381___output_0_0 
00101 1
10101 1
11101 1
00011 1
10011 1
11011 1
00111 1
10111 1
11111 1

.names lut_$abc$22685$li448_li448_input_0_0 lut_$abc$22685$li448_li448_input_0_1 lut_$abc$22685$li448_li448_input_0_2 lut_$abc$22685$li448_li448_input_0_3 lut_$abc$22685$li448_li448_input_0_4 lut_$abc$22685$li448_li448_input_0_5 lut_$abc$22685$li448_li448_output_0_0 
000100 1
100100 1
000110 1
100110 1
110110 1
000001 1
100001 1
010001 1
110001 1
010101 1
110101 1
000011 1
100011 1
010011 1
110011 1
010111 1

.subckt dffre \
    C=dffre_pi[38]_clock_0_0 \
    D=dffre_pi[38]_input_0_0 \
    E=dffre_pi[38]_input_2_0 \
    R=dffre_pi[38]_input_1_0 \
    Q=dffre_pi[38]_output_0_0

.names __vpr__unconn287 lut_$abc$44827$new_new_n1376___input_0_1 lut_$abc$44827$new_new_n1376___input_0_2 lut_$abc$44827$new_new_n1376___input_0_3 __vpr__unconn288 lut_$abc$44827$new_new_n1376___output_0_0 
00000 1
01100 1
01010 1
00110 1

.names lut_$abc$44827$new_new_n1382___input_0_0 lut_$abc$44827$new_new_n1382___input_0_1 lut_$abc$44827$new_new_n1382___input_0_2 lut_$abc$44827$new_new_n1382___input_0_3 lut_$abc$44827$new_new_n1382___input_0_4 lut_$abc$44827$new_new_n1382___output_0_0 
00000 0
10000 0
01000 0
11000 0
00100 0
10100 0
00010 0
10010 0
10001 0
11101 0
11011 0
10111 0

.names lut_$abc$44827$new_new_n1503___input_0_0 lut_$abc$44827$new_new_n1503___input_0_1 lut_$abc$44827$new_new_n1503___input_0_2 lut_$abc$44827$new_new_n1503___input_0_3 lut_$abc$44827$new_new_n1503___input_0_4 lut_$abc$44827$new_new_n1503___input_0_5 lut_$abc$44827$new_new_n1503___output_0_0 
000000 1
100000 1
011000 1
111000 1
000100 1
011100 1
000010 1
011010 1
010001 1
110001 1
001001 1
101001 1
010101 1
001101 1
010011 1
001011 1

.names lut_$abc$44827$new_new_n1505___input_0_0 lut_$abc$44827$new_new_n1505___input_0_1 lut_$abc$44827$new_new_n1505___input_0_2 lut_$abc$44827$new_new_n1505___input_0_3 lut_$abc$44827$new_new_n1505___input_0_4 lut_$abc$44827$new_new_n1505___output_0_0 
00000 0
01000 0
11000 0
01100 0
01010 0
10110 0
00001 0
01001 0
11001 0
01101 0
00011 0
10011 0
11011 0
00111 0
01111 0
11111 0

.names __vpr__unconn289 __vpr__unconn290 lut_$abc$44827$new_new_n1506___input_0_2 lut_$abc$44827$new_new_n1506___input_0_3 lut_$abc$44827$new_new_n1506___input_0_4 lut_$abc$44827$new_new_n1506___output_0_0 
00100 1
00010 1
00001 1
00111 1

.names lut_$abc$22685$li406_li406_input_0_0 lut_$abc$22685$li406_li406_input_0_1 __vpr__unconn291 __vpr__unconn292 __vpr__unconn293 lut_$abc$22685$li406_li406_output_0_0 
01000 1

.subckt dffre \
    C=dffre_commonr2[37]_clock_0_0 \
    D=dffre_commonr2[37]_input_0_0 \
    E=dffre_commonr2[37]_input_2_0 \
    R=dffre_commonr2[37]_input_1_0 \
    Q=dffre_commonr2[37]_output_0_0

.names lut_$abc$22685$li484_li484_input_0_0 lut_$abc$22685$li484_li484_input_0_1 lut_$abc$22685$li484_li484_input_0_2 lut_$abc$22685$li484_li484_input_0_3 lut_$abc$22685$li484_li484_input_0_4 lut_$abc$22685$li484_li484_input_0_5 lut_$abc$22685$li484_li484_output_0_0 
000010 1
100010 1
001010 1
101010 1
000110 1
100110 1
001110 1
101110 1
000001 1
100001 1
001001 1
101001 1
100101 1
001101 1
101101 1
000111 1

.subckt dffre \
    C=dffre_pr[35]_clock_0_0 \
    D=dffre_pr[35]_input_0_0 \
    E=dffre_pr[35]_input_2_0 \
    R=dffre_pr[35]_input_1_0 \
    Q=dffre_pr[35]_output_0_0

.names lut_$abc$44827$new_new_n1488___input_0_0 lut_$abc$44827$new_new_n1488___input_0_1 lut_$abc$44827$new_new_n1488___input_0_2 lut_$abc$44827$new_new_n1488___input_0_3 lut_$abc$44827$new_new_n1488___input_0_4 lut_$abc$44827$new_new_n1488___output_0_0 
01000 1
01100 1
01010 1
01110 1
01001 1
11001 1
01101 1
01011 1
11011 1
01111 1
11111 1

.names lut_$abc$22685$li482_li482_input_0_0 __vpr__unconn294 lut_$abc$22685$li482_li482_input_0_2 __vpr__unconn295 lut_$abc$22685$li482_li482_input_0_4 lut_$abc$22685$li482_li482_output_0_0 
10000 1
00100 1

.subckt dffre \
    C=dffre_pr[33]_clock_0_0 \
    D=dffre_pr[33]_input_0_0 \
    E=dffre_pr[33]_input_2_0 \
    R=dffre_pr[33]_input_1_0 \
    Q=dffre_pr[33]_output_0_0

.names lut_$abc$22685$li483_li483_input_0_0 lut_$abc$22685$li483_li483_input_0_1 lut_$abc$22685$li483_li483_input_0_2 lut_$abc$22685$li483_li483_input_0_3 lut_$abc$22685$li483_li483_input_0_4 lut_$abc$22685$li483_li483_output_0_0 
00000 1
11000 1
00100 1
10100 1
00010 1
11010 1
01110 1
11110 1

.subckt dffre \
    C=dffre_pr[34]_clock_0_0 \
    D=dffre_pr[34]_input_0_0 \
    E=dffre_pr[34]_input_2_0 \
    R=dffre_pr[34]_input_1_0 \
    Q=dffre_pr[34]_output_0_0

.names lut_$abc$44827$new_new_n1490___input_0_0 lut_$abc$44827$new_new_n1490___input_0_1 __vpr__unconn296 lut_$abc$44827$new_new_n1490___input_0_3 lut_$abc$44827$new_new_n1490___input_0_4 lut_$abc$44827$new_new_n1490___output_0_0 
10000 1
01000 1
00010 1
11010 1
00001 1
11001 1
10011 1
01011 1

.names lut_$abc$44827$new_new_n1494___input_0_0 lut_$abc$44827$new_new_n1494___input_0_1 lut_$abc$44827$new_new_n1494___input_0_2 lut_$abc$44827$new_new_n1494___input_0_3 lut_$abc$44827$new_new_n1494___input_0_4 lut_$abc$44827$new_new_n1494___output_0_0 
11000 0
10100 0
01100 0
10010 0
01010 0
11010 0
00110 0
11110 0
11001 0
10011 0
01011 0
11011 0

.names lut_$abc$22685$li401_li401_input_0_0 __vpr__unconn297 lut_$abc$22685$li401_li401_input_0_2 __vpr__unconn298 __vpr__unconn299 lut_$abc$22685$li401_li401_output_0_0 
00100 1

.subckt dffre \
    C=dffre_commonr2[32]_clock_0_0 \
    D=dffre_commonr2[32]_input_0_0 \
    E=dffre_commonr2[32]_input_2_0 \
    R=dffre_commonr2[32]_input_1_0 \
    Q=dffre_commonr2[32]_output_0_0

.names __vpr__unconn300 lut_$abc$44827$new_new_n1489___input_0_1 __vpr__unconn301 lut_$abc$44827$new_new_n1489___input_0_3 lut_$abc$44827$new_new_n1489___input_0_4 lut_$abc$44827$new_new_n1489___output_0_0 
00000 1
01000 1
00010 1
00001 1

.names lut_$abc$22685$li034_li034_input_0_0 lut_$abc$22685$li034_li034_input_0_1 lut_$abc$22685$li034_li034_input_0_2 lut_$abc$22685$li034_li034_input_0_3 lut_$abc$22685$li034_li034_input_0_4 lut_$abc$22685$li034_li034_output_0_0 
10000 1
11100 1
10010 1
10110 1
10001 1
10101 1
10011 1
10111 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[33]_output_0_0

.names lut_$abc$22685$li033_li033_input_0_0 __vpr__unconn302 lut_$abc$22685$li033_li033_input_0_2 lut_$abc$22685$li033_li033_input_0_3 lut_$abc$22685$li033_li033_input_0_4 lut_$abc$22685$li033_li033_output_0_0 
10000 1
10110 1
10001 1
10101 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[32]_output_0_0

.names lut_$abc$44827$new_new_n1467___input_0_0 lut_$abc$44827$new_new_n1467___input_0_1 lut_$abc$44827$new_new_n1467___input_0_2 __vpr__unconn303 lut_$abc$44827$new_new_n1467___input_0_4 lut_$abc$44827$new_new_n1467___output_0_0 
10001 1
10101 1
11101 1

.names lut_$abc$44827$new_new_n1479___input_0_0 lut_$abc$44827$new_new_n1479___input_0_1 lut_$abc$44827$new_new_n1479___input_0_2 lut_$abc$44827$new_new_n1479___input_0_3 lut_$abc$44827$new_new_n1479___input_0_4 lut_$abc$44827$new_new_n1479___output_0_0 
01000 1
11000 1
01100 1
11100 1
01001 1
11001 1
01101 1
11101 1
01011 1
01111 1
11111 1

.names lut_$abc$22685$li444_li444_input_0_0 lut_$abc$22685$li444_li444_input_0_1 lut_$abc$22685$li444_li444_input_0_2 lut_$abc$22685$li444_li444_input_0_3 lut_$abc$22685$li444_li444_input_0_4 lut_$abc$22685$li444_li444_input_0_5 lut_$abc$22685$li444_li444_output_0_0 
000000 1
100000 1
001000 1
101000 1
111000 1
010010 1
110010 1
011010 1
000011 1
100011 1
010011 1
110011 1
001011 1
101011 1
011011 1
111011 1

.subckt dffre \
    C=dffre_pi[34]_clock_0_0 \
    D=dffre_pi[34]_input_0_0 \
    E=dffre_pi[34]_input_2_0 \
    R=dffre_pi[34]_input_1_0 \
    Q=dffre_pi[34]_output_0_0

.names lut_$abc$44827$new_new_n1361___input_0_0 lut_$abc$44827$new_new_n1361___input_0_1 lut_$abc$44827$new_new_n1361___input_0_2 lut_$abc$44827$new_new_n1361___input_0_3 lut_$abc$44827$new_new_n1361___input_0_4 lut_$abc$44827$new_new_n1361___input_0_5 lut_$abc$44827$new_new_n1361___output_0_0 
110100 1
001100 1
101100 1
011100 1
111100 1
101110 1
011110 1
111110 1
100101 1
010101 1
110101 1
001101 1
101101 1
011101 1
111101 1
110111 1
001111 1
101111 1
011111 1
111111 1

.names lut_$abc$44827$new_new_n1358___input_0_0 lut_$abc$44827$new_new_n1358___input_0_1 lut_$abc$44827$new_new_n1358___input_0_2 lut_$abc$44827$new_new_n1358___input_0_3 lut_$abc$44827$new_new_n1358___input_0_4 lut_$abc$44827$new_new_n1358___output_0_0 
01100 0
00110 0
01110 0
11110 0
00101 0
01101 0
11101 0
01011 0
00111 0
10111 0
01111 0
11111 0

.names __vpr__unconn304 lut_$abc$44827$new_new_n1355___input_0_1 lut_$abc$44827$new_new_n1355___input_0_2 lut_$abc$44827$new_new_n1355___input_0_3 lut_$abc$44827$new_new_n1355___input_0_4 lut_$abc$44827$new_new_n1355___output_0_0 
00000 1
01000 1
00010 1
01110 1
00001 1
01101 1
00111 1
01111 1

.names __vpr__unconn305 __vpr__unconn306 lut_$abc$44827$new_new_n1354___input_0_2 lut_$abc$44827$new_new_n1354___input_0_3 lut_$abc$44827$new_new_n1354___input_0_4 lut_$abc$44827$new_new_n1354___output_0_0 
00100 1
00010 1
00001 1
00111 1

.names lut_$abc$44827$new_new_n1359___input_0_0 lut_$abc$44827$new_new_n1359___input_0_1 lut_$abc$44827$new_new_n1359___input_0_2 lut_$abc$44827$new_new_n1359___input_0_3 lut_$abc$44827$new_new_n1359___input_0_4 lut_$abc$44827$new_new_n1359___input_0_5 lut_$abc$44827$new_new_n1359___output_0_0 
000000 0
110000 0
001000 0
111000 0
100100 0
010100 0
101100 0
011100 0
000010 0
110010 0
101010 0
011010 0
100110 0
010110 0
001110 0
111110 0
000001 0
110001 0
101001 0
011001 0
100101 0
010101 0
001101 0
111101 0
100011 0
010011 0
101011 0
011011 0
000111 0
110111 0
001111 0
111111 0

.names lut_$abc$22685$li054_li054_input_0_0 lut_$abc$22685$li054_li054_input_0_1 lut_$abc$22685$li054_li054_input_0_2 lut_$abc$22685$li054_li054_input_0_3 lut_$abc$22685$li054_li054_input_0_4 lut_$abc$22685$li054_li054_input_0_5 lut_$abc$22685$li054_li054_output_0_0 
000010 1
010010 1
110010 1
001010 1
101010 1
011010 1
111010 1
000110 1
100110 1
010110 1
110110 1
001110 1
101110 1
011110 1
111110 1
100011 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[32]_output_0_0

.names __vpr__unconn307 __vpr__unconn308 lut_$abc$44827$new_new_n1364___input_0_2 lut_$abc$44827$new_new_n1364___input_0_3 lut_$abc$44827$new_new_n1364___input_0_4 lut_$abc$44827$new_new_n1364___output_0_0 
00000 1
00100 1
00010 1
00001 1

.names lut_$abc$44827$new_new_n1367___input_0_0 lut_$abc$44827$new_new_n1367___input_0_1 lut_$abc$44827$new_new_n1367___input_0_2 lut_$abc$44827$new_new_n1367___input_0_3 lut_$abc$44827$new_new_n1367___input_0_4 lut_$abc$44827$new_new_n1367___input_0_5 lut_$abc$44827$new_new_n1367___output_0_0 
000000 1
100000 1
010000 1
110000 1
001000 1
101000 1
011000 1
000100 1
100100 1
010100 1
001100 1
000010 1
100010 1
010010 1
110010 1
001010 1
101010 1
011010 1
000110 1
100110 1
010110 1
001110 1
101110 1
000001 1
000011 1
100011 1
001011 1
000111 1

.names lut_$abc$22685$li466_li466_input_0_0 lut_$abc$22685$li466_li466_input_0_1 lut_$abc$22685$li466_li466_input_0_2 lut_$abc$22685$li466_li466_input_0_3 lut_$abc$22685$li466_li466_input_0_4 lut_$abc$22685$li466_li466_input_0_5 lut_$abc$22685$li466_li466_output_0_0 
010000 1
001000 1
101000 1
111000 1
000100 1
100100 1
110100 1
011100 1
000001 1
010001 1
110001 1
101001 1
100101 1
001101 1
011101 1
111101 1

.subckt dffre \
    C=dffre_pr[17]_clock_0_0 \
    D=dffre_pr[17]_input_0_0 \
    E=dffre_pr[17]_input_2_0 \
    R=dffre_pr[17]_input_1_0 \
    Q=dffre_pr[17]_output_0_0

.names lut_$abc$44827$new_new_n1419___input_0_0 lut_$abc$44827$new_new_n1419___input_0_1 lut_$abc$44827$new_new_n1419___input_0_2 lut_$abc$44827$new_new_n1419___input_0_3 lut_$abc$44827$new_new_n1419___input_0_4 lut_$abc$44827$new_new_n1419___output_0_0 
00010 1
10010 1
01010 1
11010 1
00110 1
00011 1
10011 1
01011 1
11011 1
00111 1
10111 1
01111 1

.names lut_$abc$44827$new_new_n1411___input_0_0 lut_$abc$44827$new_new_n1411___input_0_1 __vpr__unconn309 __vpr__unconn310 __vpr__unconn311 lut_$abc$44827$new_new_n1411___output_0_0 
10000 1
01000 1

.names lut_$abc$22685$li465_li465_input_0_0 lut_$abc$22685$li465_li465_input_0_1 lut_$abc$22685$li465_li465_input_0_2 __vpr__unconn312 lut_$abc$22685$li465_li465_input_0_4 lut_$abc$22685$li465_li465_output_0_0 
00000 1
11000 1
10100 1
01100 1

.subckt dffre \
    C=dffre_pr[16]_clock_0_0 \
    D=dffre_pr[16]_input_0_0 \
    E=dffre_pr[16]_input_2_0 \
    R=dffre_pr[16]_input_1_0 \
    Q=dffre_pr[16]_output_0_0

.names __vpr__unconn313 __vpr__unconn314 __vpr__unconn315 lut_$abc$22685$li382_li382_input_0_3 lut_$abc$22685$li382_li382_input_0_4 lut_$abc$22685$li382_li382_output_0_0 
00010 1

.subckt dffre \
    C=dffre_commonr2[13]_clock_0_0 \
    D=dffre_commonr2[13]_input_0_0 \
    E=dffre_commonr2[13]_input_2_0 \
    R=dffre_commonr2[13]_input_1_0 \
    Q=dffre_commonr2[13]_output_0_0

.names lut_$abc$44827$new_new_n1418___input_0_0 lut_$abc$44827$new_new_n1418___input_0_1 lut_$abc$44827$new_new_n1418___input_0_2 lut_$abc$44827$new_new_n1418___input_0_3 lut_$abc$44827$new_new_n1418___input_0_4 lut_$abc$44827$new_new_n1418___input_0_5 lut_$abc$44827$new_new_n1418___output_0_0 
110010 1
011010 1
111010 1
100110 1
001110 1
101110 1
110001 1
011001 1
111001 1
100101 1
001101 1
101101 1

.names lut_$abc$44827$new_new_n1417___input_0_0 lut_$abc$44827$new_new_n1417___input_0_1 lut_$abc$44827$new_new_n1417___input_0_2 lut_$abc$44827$new_new_n1417___input_0_3 lut_$abc$44827$new_new_n1417___input_0_4 lut_$abc$44827$new_new_n1417___input_0_5 lut_$abc$44827$new_new_n1417___output_0_0 
111100 0
100010 0
110010 0
101010 0
111010 0
100110 0
110110 0
101110 0
011110 0
111110 0
111001 0
100101 0
110101 0
101101 0
111101 0
100011 0
110011 0
101011 0
011011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$44827$new_new_n1423___input_0_0 lut_$abc$44827$new_new_n1423___input_0_1 lut_$abc$44827$new_new_n1423___input_0_2 lut_$abc$44827$new_new_n1423___input_0_3 lut_$abc$44827$new_new_n1423___input_0_4 lut_$abc$44827$new_new_n1423___output_0_0 
11000 0
10100 0
01100 0
11100 0
10110 0
11110 0
10001 0
11001 0
00101 0
10101 0
01101 0
11101 0
11011 0
10111 0
01111 0
11111 0

.names lut_$abc$44827$new_new_n1425___input_0_0 lut_$abc$44827$new_new_n1425___input_0_1 lut_$abc$44827$new_new_n1425___input_0_2 lut_$abc$44827$new_new_n1425___input_0_3 lut_$abc$44827$new_new_n1425___input_0_4 lut_$abc$44827$new_new_n1425___output_0_0 
00001 1
10001 1
01001 1
11001 1
00101 1
10101 1
11101 1
00011 1
10011 1
01011 1
11011 1
00111 1
10111 1

.names lut_$abc$44827$new_new_n1435___input_0_0 __vpr__unconn316 lut_$abc$44827$new_new_n1435___input_0_2 lut_$abc$44827$new_new_n1435___input_0_3 lut_$abc$44827$new_new_n1435___input_0_4 lut_$abc$44827$new_new_n1435___output_0_0 
00000 1
00100 1
00001 1
00101 1
00011 1

.names lut_$abc$22685$li486_li486_input_0_0 lut_$abc$22685$li486_li486_input_0_1 lut_$abc$22685$li486_li486_input_0_2 lut_$abc$22685$li486_li486_input_0_3 lut_$abc$22685$li486_li486_input_0_4 lut_$abc$22685$li486_li486_input_0_5 lut_$abc$22685$li486_li486_output_0_0 
000000 1
100000 1
010000 1
110000 1
001100 1
101100 1
011100 1
111100 1
100010 1
010010 1
110010 1
000110 1
001110 1
101110 1
011110 1
111110 1

.subckt dffre \
    C=dffre_pr[37]_clock_0_0 \
    D=dffre_pr[37]_input_0_0 \
    E=dffre_pr[37]_input_2_0 \
    R=dffre_pr[37]_input_1_0 \
    Q=dffre_pr[37]_output_0_0

.names lut_$abc$44827$new_new_n1499___input_0_0 lut_$abc$44827$new_new_n1499___input_0_1 lut_$abc$44827$new_new_n1499___input_0_2 lut_$abc$44827$new_new_n1499___input_0_3 lut_$abc$44827$new_new_n1499___input_0_4 lut_$abc$44827$new_new_n1499___output_0_0 
10000 0
11000 0
10100 0
00010 0
10010 0
01010 0
11010 0
00110 0
10110 0
01110 0
10001 0
00011 0
10011 0
01011 0
00111 0
01111 0

.names lut_$abc$22685$li485_li485_input_0_0 __vpr__unconn317 lut_$abc$22685$li485_li485_input_0_2 lut_$abc$22685$li485_li485_input_0_3 lut_$abc$22685$li485_li485_input_0_4 lut_$abc$22685$li485_li485_output_0_0 
10000 1
00010 1
10010 1
00001 1

.subckt dffre \
    C=dffre_pr[36]_clock_0_0 \
    D=dffre_pr[36]_input_0_0 \
    E=dffre_pr[36]_input_2_0 \
    R=dffre_pr[36]_input_1_0 \
    Q=dffre_pr[36]_output_0_0

.names __vpr__unconn318 lut_$abc$22685$li121_li121_input_0_1 lut_$abc$22685$li121_li121_input_0_2 __vpr__unconn319 __vpr__unconn320 lut_$abc$22685$li121_li121_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ai_ddd[17]_clock_0_0 \
    D=dffre_ai_ddd[17]_input_0_0 \
    E=dffre_ai_ddd[17]_input_2_0 \
    R=dffre_ai_ddd[17]_input_1_0 \
    Q=dffre_ai_ddd[17]_output_0_0

.names lut_$abc$22685$li487_li487_input_0_0 lut_$abc$22685$li487_li487_input_0_1 lut_$abc$22685$li487_li487_input_0_2 lut_$abc$22685$li487_li487_input_0_3 lut_$abc$22685$li487_li487_input_0_4 lut_$abc$22685$li487_li487_input_0_5 lut_$abc$22685$li487_li487_output_0_0 
001000 1
101000 1
001100 1
101100 1
001010 1
101010 1
000110 1
101110 1
001001 1
101001 1
001101 1
101101 1
001011 1
101011 1
001111 1
101111 1

.subckt dffre \
    C=dffre_pr[38]_clock_0_0 \
    D=dffre_pr[38]_input_0_0 \
    E=dffre_pr[38]_input_2_0 \
    R=dffre_pr[38]_input_1_0 \
    Q=dffre_pr[38]_output_0_0

.names lut_$abc$44827$new_new_n1502___input_0_0 lut_$abc$44827$new_new_n1502___input_0_1 lut_$abc$44827$new_new_n1502___input_0_2 lut_$abc$44827$new_new_n1502___input_0_3 lut_$abc$44827$new_new_n1502___input_0_4 lut_$abc$44827$new_new_n1502___input_0_5 lut_$abc$44827$new_new_n1502___output_0_0 
000000 0
100000 0
010000 0
001000 0
110100 0
101100 0
011100 0
111100 0
110010 0
101010 0
011010 0
111010 0
000110 0
100110 0
010110 0
001110 0
110001 0
101001 0
011001 0
111001 0
000101 0
100101 0
010101 0
001101 0
000011 0
100011 0
010011 0
001011 0
110111 0
101111 0
011111 0
111111 0

.names lut_$abc$44827$new_new_n1500___input_0_0 lut_$abc$44827$new_new_n1500___input_0_1 lut_$abc$44827$new_new_n1500___input_0_2 lut_$abc$44827$new_new_n1500___input_0_3 lut_$abc$44827$new_new_n1500___input_0_4 lut_$abc$44827$new_new_n1500___input_0_5 lut_$abc$44827$new_new_n1500___output_0_0 
000000 0
110000 0
001000 0
111000 0
000100 0
110100 0
101100 0
011100 0
000010 0
110010 0
101010 0
011010 0
100110 0
010110 0
101110 0
011110 0
100001 0
010001 0
101001 0
011001 0
100101 0
010101 0
001101 0
111101 0
100011 0
010011 0
001011 0
111011 0
000111 0
110111 0
001111 0
111111 0

.names lut_$abc$44827$new_new_n1492___input_0_0 lut_$abc$44827$new_new_n1492___input_0_1 lut_$abc$44827$new_new_n1492___input_0_2 lut_$abc$44827$new_new_n1492___input_0_3 lut_$abc$44827$new_new_n1492___input_0_4 lut_$abc$44827$new_new_n1492___input_0_5 lut_$abc$44827$new_new_n1492___output_0_0 
000000 0
010000 0
101000 0
111000 0
100100 0
110100 0
001100 0
011100 0
000010 0
110010 0
101010 0
011010 0
100110 0
010110 0
001110 0
111110 0
000001 0
110001 0
101001 0
011001 0
100101 0
010101 0
001101 0
111101 0
100011 0
110011 0
001011 0
011011 0
000111 0
010111 0
101111 0
111111 0

.names lut_$abc$44827$new_new_n1378___input_0_0 lut_$abc$44827$new_new_n1378___input_0_1 lut_$abc$44827$new_new_n1378___input_0_2 lut_$abc$44827$new_new_n1378___input_0_3 lut_$abc$44827$new_new_n1378___input_0_4 lut_$abc$44827$new_new_n1378___input_0_5 lut_$abc$44827$new_new_n1378___output_0_0 
000000 0
100000 0
010000 0
111000 0
000100 0
101100 0
011100 0
111100 0
110010 0
001010 0
101010 0
011010 0
100110 0
010110 0
110110 0
001110 0
110001 0
001001 0
101001 0
011001 0
100101 0
010101 0
110101 0
001101 0
000011 0
100011 0
010011 0
111011 0
000111 0
101111 0
011111 0
111111 0

.names lut_$abc$22685$li464_li464_input_0_0 lut_$abc$22685$li464_li464_input_0_1 lut_$abc$22685$li464_li464_input_0_2 lut_$abc$22685$li464_li464_input_0_3 lut_$abc$22685$li464_li464_input_0_4 lut_$abc$22685$li464_li464_input_0_5 lut_$abc$22685$li464_li464_output_0_0 
001000 1
101000 1
000100 1
100100 1
000010 1
101010 1
100110 1
001110 1
000001 1
101001 1
100101 1
001101 1
000011 1
100011 1
001111 1
101111 1

.subckt dffre \
    C=dffre_pr[15]_clock_0_0 \
    D=dffre_pr[15]_input_0_0 \
    E=dffre_pr[15]_input_2_0 \
    R=dffre_pr[15]_input_1_0 \
    Q=dffre_pr[15]_output_0_0

.names lut_$abc$44827$new_new_n1414___input_0_0 lut_$abc$44827$new_new_n1414___input_0_1 lut_$abc$44827$new_new_n1414___input_0_2 lut_$abc$44827$new_new_n1414___input_0_3 lut_$abc$44827$new_new_n1414___input_0_4 lut_$abc$44827$new_new_n1414___output_0_0 
10010 0
01010 0
11010 0
11110 0
10001 0
01001 0
11001 0
11101 0
00011 0
10011 0
01011 0
11011 0
00111 0
10111 0
01111 0
11111 0

.names lut_$abc$22685$li463_li463_input_0_0 lut_$abc$22685$li463_li463_input_0_1 lut_$abc$22685$li463_li463_input_0_2 __vpr__unconn321 lut_$abc$22685$li463_li463_input_0_4 lut_$abc$22685$li463_li463_output_0_0 
00000 1
11000 1
10100 1
01100 1

.subckt dffre \
    C=dffre_pr[14]_clock_0_0 \
    D=dffre_pr[14]_input_0_0 \
    E=dffre_pr[14]_input_2_0 \
    R=dffre_pr[14]_input_1_0 \
    Q=dffre_pr[14]_output_0_0

.names __vpr__unconn322 __vpr__unconn323 __vpr__unconn324 lut_$abc$22685$li377_li377_input_0_3 lut_$abc$22685$li377_li377_input_0_4 lut_$abc$22685$li377_li377_output_0_0 
00010 1

.subckt dffre \
    C=dffre_commonr2[8]_clock_0_0 \
    D=dffre_commonr2[8]_input_0_0 \
    E=dffre_commonr2[8]_input_2_0 \
    R=dffre_commonr2[8]_input_1_0 \
    Q=dffre_commonr2[8]_output_0_0

.names lut_$abc$44827$new_new_n1410___input_0_0 lut_$abc$44827$new_new_n1410___input_0_1 lut_$abc$44827$new_new_n1410___input_0_2 lut_$abc$44827$new_new_n1410___input_0_3 lut_$abc$44827$new_new_n1410___input_0_4 lut_$abc$44827$new_new_n1410___input_0_5 lut_$abc$44827$new_new_n1410___output_0_0 
000010 1
100010 1
010010 1
110010 1
001010 1
101010 1
011010 1
111010 1
000011 1
001011 1
101011 1
011011 1

.names lut_$abc$44827$new_new_n1408___input_0_0 lut_$abc$44827$new_new_n1408___input_0_1 lut_$abc$44827$new_new_n1408___input_0_2 lut_$abc$44827$new_new_n1408___input_0_3 lut_$abc$44827$new_new_n1408___input_0_4 lut_$abc$44827$new_new_n1408___output_0_0 
10110 1
11110 1
10111 1

.names lut_$abc$44827$new_new_n1392___input_0_0 lut_$abc$44827$new_new_n1392___input_0_1 lut_$abc$44827$new_new_n1392___input_0_2 lut_$abc$44827$new_new_n1392___input_0_3 lut_$abc$44827$new_new_n1392___input_0_4 lut_$abc$44827$new_new_n1392___output_0_0 
10100 0
10010 0
00110 0
10110 0
01110 0
11110 0
00101 0
10101 0
11101 0
00011 0
10011 0
11011 0
00111 0
10111 0
01111 0
11111 0

.names lut_$abc$44827$new_new_n1405___input_0_0 __vpr__unconn325 lut_$abc$44827$new_new_n1405___input_0_2 lut_$abc$44827$new_new_n1405___input_0_3 lut_$abc$44827$new_new_n1405___input_0_4 lut_$abc$44827$new_new_n1405___output_0_0 
00000 1
10000 1
00100 1
10100 1
00010 1
10010 1
00001 1
00101 1
00011 1

.names lut_$abc$44827$new_new_n1407___input_0_0 lut_$abc$44827$new_new_n1407___input_0_1 lut_$abc$44827$new_new_n1407___input_0_2 lut_$abc$44827$new_new_n1407___input_0_3 lut_$abc$44827$new_new_n1407___input_0_4 lut_$abc$44827$new_new_n1407___input_0_5 lut_$abc$44827$new_new_n1407___output_0_0 
110100 1
101100 1
110010 1
101010 1
110110 1
101110 1
110001 1
101001 1
010101 1
110101 1
001101 1
101101 1
010011 1
110011 1
001011 1
101011 1
010111 1
110111 1
001111 1
101111 1

.names lut_$abc$44827$new_new_n1406___input_0_0 lut_$abc$44827$new_new_n1406___input_0_1 lut_$abc$44827$new_new_n1406___input_0_2 lut_$abc$44827$new_new_n1406___input_0_3 lut_$abc$44827$new_new_n1406___input_0_4 lut_$abc$44827$new_new_n1406___input_0_5 lut_$abc$44827$new_new_n1406___output_0_0 
110100 1
101100 1
110010 1
101010 1
010101 1
001101 1
010011 1
001011 1

.names lut_$abc$22685$li460_li460_input_0_0 lut_$abc$22685$li460_li460_input_0_1 lut_$abc$22685$li460_li460_input_0_2 lut_$abc$22685$li460_li460_input_0_3 lut_$abc$22685$li460_li460_input_0_4 lut_$abc$22685$li460_li460_input_0_5 lut_$abc$22685$li460_li460_output_0_0 
010000 1
001000 1
101000 1
111000 1
000010 1
010010 1
110010 1
101010 1
000001 1
100001 1
110001 1
011001 1
100011 1
001011 1
011011 1
111011 1

.subckt dffre \
    C=dffre_pr[11]_clock_0_0 \
    D=dffre_pr[11]_input_0_0 \
    E=dffre_pr[11]_input_2_0 \
    R=dffre_pr[11]_input_1_0 \
    Q=dffre_pr[11]_output_0_0

.names lut_$abc$44827$new_new_n1402___input_0_0 lut_$abc$44827$new_new_n1402___input_0_1 lut_$abc$44827$new_new_n1402___input_0_2 lut_$abc$44827$new_new_n1402___input_0_3 lut_$abc$44827$new_new_n1402___input_0_4 lut_$abc$44827$new_new_n1402___output_0_0 
10010 0
01010 0
11010 0
11110 0
10001 0
01001 0
11001 0
11101 0
00011 0
10011 0
01011 0
11011 0
00111 0
10111 0
01111 0
11111 0

.names lut_$abc$22685$li459_li459_input_0_0 lut_$abc$22685$li459_li459_input_0_1 __vpr__unconn326 lut_$abc$22685$li459_li459_input_0_3 lut_$abc$22685$li459_li459_input_0_4 lut_$abc$22685$li459_li459_output_0_0 
00000 1
11000 1
10001 1
01001 1

.subckt dffre \
    C=dffre_pr[10]_clock_0_0 \
    D=dffre_pr[10]_input_0_0 \
    E=dffre_pr[10]_input_2_0 \
    R=dffre_pr[10]_input_1_0 \
    Q=dffre_pr[10]_output_0_0

.names __vpr__unconn327 __vpr__unconn328 lut_$abc$22685$li379_li379_input_0_2 lut_$abc$22685$li379_li379_input_0_3 __vpr__unconn329 lut_$abc$22685$li379_li379_output_0_0 
00100 1

.subckt dffre \
    C=dffre_commonr2[10]_clock_0_0 \
    D=dffre_commonr2[10]_input_0_0 \
    E=dffre_commonr2[10]_input_2_0 \
    R=dffre_commonr2[10]_input_1_0 \
    Q=dffre_commonr2[10]_output_0_0

.names __vpr__unconn330 __vpr__unconn331 lut_$abc$44827$new_new_n1399___input_0_2 lut_$abc$44827$new_new_n1399___input_0_3 lut_$abc$44827$new_new_n1399___input_0_4 lut_$abc$44827$new_new_n1399___output_0_0 
00001 1
00101 1
00111 1

.names lut_$abc$22685$li380_li380_input_0_0 lut_$abc$22685$li380_li380_input_0_1 __vpr__unconn332 __vpr__unconn333 __vpr__unconn334 lut_$abc$22685$li380_li380_output_0_0 
10000 1

.subckt dffre \
    C=dffre_commonr2[11]_clock_0_0 \
    D=dffre_commonr2[11]_input_0_0 \
    E=dffre_commonr2[11]_input_2_0 \
    R=dffre_commonr2[11]_input_1_0 \
    Q=dffre_commonr2[11]_output_0_0

.names lut_$abc$44827$new_new_n1409___input_0_0 lut_$abc$44827$new_new_n1409___input_0_1 lut_$abc$44827$new_new_n1409___input_0_2 lut_$abc$44827$new_new_n1409___input_0_3 lut_$abc$44827$new_new_n1409___input_0_4 lut_$abc$44827$new_new_n1409___input_0_5 lut_$abc$44827$new_new_n1409___output_0_0 
111000 0
111100 0
111010 0
101110 0
011110 0
111110 0
110001 0
001001 0
101001 0
011001 0
111001 0
110101 0
001101 0
101101 0
011101 0
111101 0
110011 0
001011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$44827$new_new_n1422___input_0_0 lut_$abc$44827$new_new_n1422___input_0_1 lut_$abc$44827$new_new_n1422___input_0_2 lut_$abc$44827$new_new_n1422___input_0_3 lut_$abc$44827$new_new_n1422___input_0_4 lut_$abc$44827$new_new_n1422___input_0_5 lut_$abc$44827$new_new_n1422___output_0_0 
100100 1
110100 1
101100 1
111100 1
100110 1
101110 1
111110 1
100101 1
101101 1
111101 1
100111 1
101111 1

.names __vpr__unconn335 lut_$abc$22685$li378_li378_input_0_1 __vpr__unconn336 lut_$abc$22685$li378_li378_input_0_3 __vpr__unconn337 lut_$abc$22685$li378_li378_output_0_0 
01000 1

.subckt dffre \
    C=dffre_commonr2[9]_clock_0_0 \
    D=dffre_commonr2[9]_input_0_0 \
    E=dffre_commonr2[9]_input_2_0 \
    R=dffre_commonr2[9]_input_1_0 \
    Q=dffre_commonr2[9]_output_0_0

.names lut_$abc$22685$li457_li457_input_0_0 __vpr__unconn338 lut_$abc$22685$li457_li457_input_0_2 lut_$abc$22685$li457_li457_input_0_3 lut_$abc$22685$li457_li457_input_0_4 lut_$abc$22685$li457_li457_output_0_0 
00000 1
10100 1
10001 1
00101 1

.subckt dffre \
    C=dffre_pr[8]_clock_0_0 \
    D=dffre_pr[8]_input_0_0 \
    E=dffre_pr[8]_input_2_0 \
    R=dffre_pr[8]_input_1_0 \
    Q=dffre_pr[8]_output_0_0

.names lut_$abc$44827$new_new_n1227___input_0_0 lut_$abc$44827$new_new_n1227___input_0_1 lut_$abc$44827$new_new_n1227___input_0_2 lut_$abc$44827$new_new_n1227___input_0_3 lut_$abc$44827$new_new_n1227___input_0_4 lut_$abc$44827$new_new_n1227___input_0_5 lut_$abc$44827$new_new_n1227___output_0_0 
111000 0
110100 0
001100 0
101100 0
011100 0
111100 0
111010 0
110110 0
001110 0
101110 0
011110 0
111110 0
111001 0
110101 0
001101 0
101101 0
011101 0
111101 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$22685$li362_li362_input_0_0 lut_$abc$22685$li362_li362_input_0_1 lut_$abc$22685$li362_li362_input_0_2 lut_$abc$22685$li362_li362_input_0_3 lut_$abc$22685$li362_li362_input_0_4 lut_$abc$22685$li362_li362_input_0_5 lut_$abc$22685$li362_li362_output_0_0 
001000 1
000100 1
100100 1
101100 1
000010 1
001010 1
101010 1
100110 1
000001 1
100001 1
101001 1
001101 1
100011 1
000111 1
001111 1
101111 1

.subckt dffre \
    C=dffre_common[30]_clock_0_0 \
    D=dffre_common[30]_input_0_0 \
    E=dffre_common[30]_input_2_0 \
    R=dffre_common[30]_input_1_0 \
    Q=dffre_common[30]_output_0_0

.names lut_$abc$44827$new_new_n1610___input_0_0 lut_$abc$44827$new_new_n1610___input_0_1 lut_$abc$44827$new_new_n1610___input_0_2 lut_$abc$44827$new_new_n1610___input_0_3 lut_$abc$44827$new_new_n1610___input_0_4 lut_$abc$44827$new_new_n1610___output_0_0 
10100 0
11100 0
10010 0
00110 0
10110 0
11110 0
10001 0
00101 0
10101 0
11101 0
10011 0
11011 0
00111 0
10111 0
01111 0
11111 0

.names lut_$abc$22685$li361_li361_input_0_0 lut_$abc$22685$li361_li361_input_0_1 lut_$abc$22685$li361_li361_input_0_2 __vpr__unconn339 lut_$abc$22685$li361_li361_input_0_4 lut_$abc$22685$li361_li361_output_0_0 
00000 1
11000 1
10100 1
01100 1

.subckt dffre \
    C=dffre_common[29]_clock_0_0 \
    D=dffre_common[29]_input_0_0 \
    E=dffre_common[29]_input_2_0 \
    R=dffre_common[29]_input_1_0 \
    Q=dffre_common[29]_output_0_0

.names __vpr__unconn340 __vpr__unconn341 __vpr__unconn342 lut_$abc$22685$li249_li249_input_0_3 lut_$abc$22685$li249_li249_input_0_4 lut_$abc$22685$li249_li249_output_0_0 
00010 1

.subckt dffre \
    C=dffre_bi_dd[7]_clock_0_0 \
    D=dffre_bi_dd[7]_input_0_0 \
    E=dffre_bi_dd[7]_input_2_0 \
    R=dffre_bi_dd[7]_input_1_0 \
    Q=dffre_bi_dd[7]_output_0_0

.names lut_$abc$22685$li009_li009_input_0_0 lut_$abc$22685$li009_li009_input_0_1 lut_$abc$22685$li009_li009_input_0_2 lut_$abc$22685$li009_li009_input_0_3 lut_$abc$22685$li009_li009_input_0_4 lut_$abc$22685$li009_li009_output_0_0 
10000 1
11000 1
11010 1
10110 1
10001 1
11001 1
10011 1
11011 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[29]_output_0_0

.names lut_$abc$22685$li008_li008_input_0_0 lut_$abc$22685$li008_li008_input_0_1 __vpr__unconn343 lut_$abc$22685$li008_li008_input_0_3 lut_$abc$22685$li008_li008_input_0_4 lut_$abc$22685$li008_li008_output_0_0 
10000 1
11000 1
11010 1
10011 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[28]_output_0_0

.names lut_$abc$44827$new_new_n1624___input_0_0 lut_$abc$44827$new_new_n1624___input_0_1 lut_$abc$44827$new_new_n1624___input_0_2 lut_$abc$44827$new_new_n1624___input_0_3 lut_$abc$44827$new_new_n1624___input_0_4 lut_$abc$44827$new_new_n1624___input_0_5 lut_$abc$44827$new_new_n1624___output_0_0 
000000 1
100000 1
010000 1
110000 1
001000 1
011000 1
000100 1
100100 1
010100 1
110100 1
001100 1
011100 1
000010 1
100010 1
010010 1
110010 1
001010 1
011010 1
000001 1
100001 1
001001 1
000101 1
100101 1
001101 1
000011 1
100011 1
001011 1

.names lut_$abc$44827$new_new_n1625___input_0_0 lut_$abc$44827$new_new_n1625___input_0_1 lut_$abc$44827$new_new_n1625___input_0_2 lut_$abc$44827$new_new_n1625___input_0_3 lut_$abc$44827$new_new_n1625___input_0_4 lut_$abc$44827$new_new_n1625___output_0_0 
00010 1
10010 1
01010 1
11010 1
00110 1
10110 1
00011 1
01011 1
00111 1

.names lut_$abc$22685$li007_li007_input_0_0 lut_$abc$22685$li007_li007_input_0_1 __vpr__unconn344 lut_$abc$22685$li007_li007_input_0_3 __vpr__unconn345 lut_$abc$22685$li007_li007_output_0_0 
10000 1
11010 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[27]_output_0_0

.names __vpr__unconn346 __vpr__unconn347 lut_$abc$22685$li250_li250_input_0_2 __vpr__unconn348 lut_$abc$22685$li250_li250_input_0_4 lut_$abc$22685$li250_li250_output_0_0 
00001 1

.subckt dffre \
    C=dffre_bi_dd[8]_clock_0_0 \
    D=dffre_bi_dd[8]_input_0_0 \
    E=dffre_bi_dd[8]_input_2_0 \
    R=dffre_bi_dd[8]_input_1_0 \
    Q=dffre_bi_dd[8]_output_0_0

.names lut_$abc$44827$new_new_n1626___input_0_0 lut_$abc$44827$new_new_n1626___input_0_1 lut_$abc$44827$new_new_n1626___input_0_2 lut_$abc$44827$new_new_n1626___input_0_3 lut_$abc$44827$new_new_n1626___input_0_4 lut_$abc$44827$new_new_n1626___input_0_5 lut_$abc$44827$new_new_n1626___output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011000 0
000100 0
100100 0
010100 0
110100 0
001100 0
101100 0
000010 0
100010 0
010010 0
001010 0
101010 0
000110 0
100110 0
001110 0
101110 0
000001 0
100001 0
001001 0
000101 0
100101 0
000011 0

.names lut_$abc$22685$li431_li431_input_0_0 lut_$abc$22685$li431_li431_input_0_1 lut_$abc$22685$li431_li431_input_0_2 lut_$abc$22685$li431_li431_input_0_3 lut_$abc$22685$li431_li431_input_0_4 lut_$abc$22685$li431_li431_output_0_0 
10000 1
01000 1
00100 1
11100 1
00001 1
11001 1
10101 1
01101 1

.subckt dffre \
    C=dffre_pi[21]_clock_0_0 \
    D=dffre_pi[21]_input_0_0 \
    E=dffre_pi[21]_input_2_0 \
    R=dffre_pi[21]_input_1_0 \
    Q=dffre_pi[21]_output_0_0

.names lut_$abc$44827$new_new_n1307___input_0_0 __vpr__unconn349 lut_$abc$44827$new_new_n1307___input_0_2 __vpr__unconn350 lut_$abc$44827$new_new_n1307___input_0_4 lut_$abc$44827$new_new_n1307___output_0_0 
00000 1
10000 1
00001 1

.names __vpr__unconn351 lut_$abc$44827$new_new_n1309___input_0_1 __vpr__unconn352 lut_$abc$44827$new_new_n1309___input_0_3 __vpr__unconn353 lut_$abc$44827$new_new_n1309___output_0_0 
01000 1
00010 1

.names lut_$abc$44827$new_new_n1314___input_0_0 lut_$abc$44827$new_new_n1314___input_0_1 lut_$abc$44827$new_new_n1314___input_0_2 lut_$abc$44827$new_new_n1314___input_0_3 lut_$abc$44827$new_new_n1314___input_0_4 lut_$abc$44827$new_new_n1314___input_0_5 lut_$abc$44827$new_new_n1314___output_0_0 
001001 1
101001 1
011001 1
111001 1
101011 1
011011 1

.names lut_$abc$44827$new_new_n1316___input_0_0 lut_$abc$44827$new_new_n1316___input_0_1 lut_$abc$44827$new_new_n1316___input_0_2 lut_$abc$44827$new_new_n1316___input_0_3 lut_$abc$44827$new_new_n1316___input_0_4 lut_$abc$44827$new_new_n1316___input_0_5 lut_$abc$44827$new_new_n1316___output_0_0 
000100 1
100100 1
010100 1
110100 1
011100 1
111100 1
000110 1
100110 1
010110 1
110110 1
011110 1
111110 1
000101 1
100101 1
010101 1
110101 1
111101 1
000111 1
100111 1
010111 1
110111 1

.names lut_$abc$44827$new_new_n1315___input_0_0 lut_$abc$44827$new_new_n1315___input_0_1 lut_$abc$44827$new_new_n1315___input_0_2 lut_$abc$44827$new_new_n1315___input_0_3 lut_$abc$44827$new_new_n1315___input_0_4 lut_$abc$44827$new_new_n1315___input_0_5 lut_$abc$44827$new_new_n1315___output_0_0 
110000 0
111000 0
100100 0
010100 0
110100 0
101100 0
011100 0
111100 0
110010 0
111010 0
100110 0
010110 0
110110 0
101110 0
011110 0
111110 0
100001 0
010001 0
001001 0
101001 0
011001 0
111001 0
000101 0
110101 0
001101 0
101101 0
011101 0
111101 0
101011 0
011011 0
001111 0
111111 0

.names __vpr__unconn354 lut_$abc$22685$li390_li390_input_0_1 __vpr__unconn355 lut_$abc$22685$li390_li390_input_0_3 __vpr__unconn356 lut_$abc$22685$li390_li390_output_0_0 
01000 1

.subckt dffre \
    C=dffre_commonr2[21]_clock_0_0 \
    D=dffre_commonr2[21]_input_0_0 \
    E=dffre_commonr2[21]_input_2_0 \
    R=dffre_commonr2[21]_input_1_0 \
    Q=dffre_commonr2[21]_output_0_0

.names lut_$abc$44827$new_new_n1308___input_0_0 __vpr__unconn357 lut_$abc$44827$new_new_n1308___input_0_2 __vpr__unconn358 lut_$abc$44827$new_new_n1308___input_0_4 lut_$abc$44827$new_new_n1308___output_0_0 
00000 1
10000 1
00100 1
00001 1

.names lut_$abc$44827$new_new_n1312___input_0_0 lut_$abc$44827$new_new_n1312___input_0_1 lut_$abc$44827$new_new_n1312___input_0_2 lut_$abc$44827$new_new_n1312___input_0_3 lut_$abc$44827$new_new_n1312___input_0_4 lut_$abc$44827$new_new_n1312___input_0_5 lut_$abc$44827$new_new_n1312___output_0_0 
000000 0
110000 0
001000 0
111000 0
000100 0
110100 0
101100 0
011100 0
100010 0
010010 0
101010 0
011010 0
100110 0
010110 0
001110 0
111110 0
000001 0
110001 0
101001 0
011001 0
100101 0
010101 0
101101 0
011101 0
100011 0
010011 0
001011 0
111011 0
000111 0
110111 0
001111 0
111111 0

.names lut_$abc$22685$li043_li043_input_0_0 lut_$abc$22685$li043_li043_input_0_1 lut_$abc$22685$li043_li043_input_0_2 lut_$abc$22685$li043_li043_input_0_3 lut_$abc$22685$li043_li043_input_0_4 lut_$abc$22685$li043_li043_output_0_0 
11000 1
01100 1
11100 1
01010 1
11010 1
01110 1
11110 1
01001 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[21]_output_0_0

.names lut_$abc$22685$li042_li042_input_0_0 lut_$abc$22685$li042_li042_input_0_1 lut_$abc$22685$li042_li042_input_0_2 lut_$abc$22685$li042_li042_input_0_3 __vpr__unconn359 lut_$abc$22685$li042_li042_output_0_0 
11000 1
01100 1
01010 1
01110 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[20]_output_0_0

.names lut_$abc$22685$li479_li479_input_0_0 lut_$abc$22685$li479_li479_input_0_1 lut_$abc$22685$li479_li479_input_0_2 lut_$abc$22685$li479_li479_input_0_3 lut_$abc$22685$li479_li479_input_0_4 lut_$abc$22685$li479_li479_output_0_0 
00000 1
10000 1
01000 1
00010 1
11001 1
10011 1
01011 1
11011 1

.subckt dffre \
    C=dffre_pr[30]_clock_0_0 \
    D=dffre_pr[30]_input_0_0 \
    E=dffre_pr[30]_input_2_0 \
    R=dffre_pr[30]_input_1_0 \
    Q=dffre_pr[30]_output_0_0

.names lut_$abc$22685$li478_li478_input_0_0 lut_$abc$22685$li478_li478_input_0_1 lut_$abc$22685$li478_li478_input_0_2 lut_$abc$22685$li478_li478_input_0_3 __vpr__unconn360 lut_$abc$22685$li478_li478_output_0_0 
00000 1
11000 1
10010 1
01010 1

.subckt dffre \
    C=dffre_pr[29]_clock_0_0 \
    D=dffre_pr[29]_input_0_0 \
    E=dffre_pr[29]_input_2_0 \
    R=dffre_pr[29]_input_1_0 \
    Q=dffre_pr[29]_output_0_0

.names lut_$abc$44827$new_new_n1470___input_0_0 lut_$abc$44827$new_new_n1470___input_0_1 lut_$abc$44827$new_new_n1470___input_0_2 lut_$abc$44827$new_new_n1470___input_0_3 lut_$abc$44827$new_new_n1470___input_0_4 lut_$abc$44827$new_new_n1470___output_0_0 
00000 1
01000 1
11000 1
00010 1
01010 1
11010 1
00001 1
01001 1
00011 1
01011 1
11011 1

.names __vpr__unconn361 __vpr__unconn362 lut_$abc$44827$new_new_n1471___input_0_2 lut_$abc$44827$new_new_n1471___input_0_3 lut_$abc$44827$new_new_n1471___input_0_4 lut_$abc$44827$new_new_n1471___output_0_0 
00000 1
00100 1
00010 1
00001 1

.names lut_$abc$22685$li396_li396_input_0_0 lut_$abc$22685$li396_li396_input_0_1 __vpr__unconn363 __vpr__unconn364 __vpr__unconn365 lut_$abc$22685$li396_li396_output_0_0 
01000 1

.subckt dffre \
    C=dffre_commonr2[27]_clock_0_0 \
    D=dffre_commonr2[27]_input_0_0 \
    E=dffre_commonr2[27]_input_2_0 \
    R=dffre_commonr2[27]_input_1_0 \
    Q=dffre_commonr2[27]_output_0_0

.names lut_$abc$44827$new_new_n1469___input_0_0 lut_$abc$44827$new_new_n1469___input_0_1 lut_$abc$44827$new_new_n1469___input_0_2 lut_$abc$44827$new_new_n1469___input_0_3 lut_$abc$44827$new_new_n1469___input_0_4 lut_$abc$44827$new_new_n1469___input_0_5 lut_$abc$44827$new_new_n1469___output_0_0 
111000 1
101100 1
011100 1
111100 1
110010 1
100110 1
010110 1
110110 1
110001 1
100101 1
010101 1
110101 1
111011 1
101111 1
011111 1
111111 1

.names __vpr__unconn366 lut_$abc$22685$li028_li028_input_0_1 __vpr__unconn367 lut_$abc$22685$li028_li028_input_0_3 lut_$abc$22685$li028_li028_input_0_4 lut_$abc$22685$li028_li028_output_0_0 
00010 1
01011 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[27]_output_0_0

.names __vpr__unconn368 lut_$abc$22685$li029_li029_input_0_1 lut_$abc$22685$li029_li029_input_0_2 lut_$abc$22685$li029_li029_input_0_3 lut_$abc$22685$li029_li029_input_0_4 lut_$abc$22685$li029_li029_output_0_0 
00010 1
01010 1
01011 1
00111 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[28]_output_0_0

.names lut_$abc$44827$new_new_n1465___input_0_0 lut_$abc$44827$new_new_n1465___input_0_1 lut_$abc$44827$new_new_n1465___input_0_2 lut_$abc$44827$new_new_n1465___input_0_3 lut_$abc$44827$new_new_n1465___input_0_4 lut_$abc$44827$new_new_n1465___input_0_5 lut_$abc$44827$new_new_n1465___output_0_0 
000000 0
100000 0
010000 0
111000 0
000100 0
101100 0
011100 0
111100 0
110010 0
001010 0
101010 0
011010 0
100110 0
010110 0
110110 0
001110 0
110001 0
001001 0
101001 0
011001 0
100101 0
010101 0
110101 0
001101 0
000011 0
100011 0
010011 0
111011 0
000111 0
101111 0
011111 0
111111 0

.names __vpr__unconn369 lut_$abc$44827$new_new_n1463___input_0_1 __vpr__unconn370 lut_$abc$44827$new_new_n1463___input_0_3 lut_$abc$44827$new_new_n1463___input_0_4 lut_$abc$44827$new_new_n1463___output_0_0 
01000 1
00010 1
00001 1
01011 1

.names lut_$abc$22685$li397_li397_input_0_0 __vpr__unconn371 lut_$abc$22685$li397_li397_input_0_2 __vpr__unconn372 __vpr__unconn373 lut_$abc$22685$li397_li397_output_0_0 
00100 1

.subckt dffre \
    C=dffre_commonr2[28]_clock_0_0 \
    D=dffre_commonr2[28]_input_0_0 \
    E=dffre_commonr2[28]_input_2_0 \
    R=dffre_commonr2[28]_input_1_0 \
    Q=dffre_commonr2[28]_output_0_0

.names lut_$abc$44827$new_new_n1468___input_0_0 lut_$abc$44827$new_new_n1468___input_0_1 lut_$abc$44827$new_new_n1468___input_0_2 __vpr__unconn374 lut_$abc$44827$new_new_n1468___input_0_4 lut_$abc$44827$new_new_n1468___output_0_0 
01000 1
01001 1
11001 1
01101 1

.names lut_$abc$22685$li481_li481_input_0_0 lut_$abc$22685$li481_li481_input_0_1 lut_$abc$22685$li481_li481_input_0_2 lut_$abc$22685$li481_li481_input_0_3 lut_$abc$22685$li481_li481_input_0_4 lut_$abc$22685$li481_li481_output_0_0 
10000 1
00100 1
01100 1
11100 1
00001 1
10001 1
11001 1
01101 1

.subckt dffre \
    C=dffre_pr[32]_clock_0_0 \
    D=dffre_pr[32]_input_0_0 \
    E=dffre_pr[32]_input_2_0 \
    R=dffre_pr[32]_input_1_0 \
    Q=dffre_pr[32]_output_0_0

.names lut_$abc$22685$li480_li480_input_0_0 lut_$abc$22685$li480_li480_input_0_1 __vpr__unconn375 lut_$abc$22685$li480_li480_input_0_3 lut_$abc$22685$li480_li480_input_0_4 lut_$abc$22685$li480_li480_output_0_0 
10000 1
01000 1
00001 1
11001 1

.subckt dffre \
    C=dffre_pr[31]_clock_0_0 \
    D=dffre_pr[31]_input_0_0 \
    E=dffre_pr[31]_input_2_0 \
    R=dffre_pr[31]_input_1_0 \
    Q=dffre_pr[31]_output_0_0

.names __vpr__unconn376 lut_$abc$44827$new_new_n1481___input_0_1 lut_$abc$44827$new_new_n1481___input_0_2 lut_$abc$44827$new_new_n1481___input_0_3 __vpr__unconn377 lut_$abc$44827$new_new_n1481___output_0_0 
00000 1
01000 1
00100 1
00010 1

.names lut_$abc$22685$li399_li399_input_0_0 __vpr__unconn378 __vpr__unconn379 __vpr__unconn380 lut_$abc$22685$li399_li399_input_0_4 lut_$abc$22685$li399_li399_output_0_0 
10000 1

.subckt dffre \
    C=dffre_commonr2[30]_clock_0_0 \
    D=dffre_commonr2[30]_input_0_0 \
    E=dffre_commonr2[30]_input_2_0 \
    R=dffre_commonr2[30]_input_1_0 \
    Q=dffre_commonr2[30]_output_0_0

.names lut_$abc$22685$li031_li031_input_0_0 lut_$abc$22685$li031_li031_input_0_1 lut_$abc$22685$li031_li031_input_0_2 lut_$abc$22685$li031_li031_input_0_3 lut_$abc$22685$li031_li031_input_0_4 lut_$abc$22685$li031_li031_input_0_5 lut_$abc$22685$li031_li031_output_0_0 
000001 1
100001 1
010001 1
110001 1
001001 1
101001 1
011001 1
111001 1
100011 1
010011 1
110011 1
001011 1
101011 1
011011 1
111011 1
000111 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[30]_output_0_0

.names lut_$abc$44827$new_new_n1474___input_0_0 lut_$abc$44827$new_new_n1474___input_0_1 lut_$abc$44827$new_new_n1474___input_0_2 lut_$abc$44827$new_new_n1474___input_0_3 lut_$abc$44827$new_new_n1474___input_0_4 lut_$abc$44827$new_new_n1474___input_0_5 lut_$abc$44827$new_new_n1474___output_0_0 
000000 0
100000 0
001000 0
111000 0
000100 0
110100 0
011100 0
111100 0
010010 0
110010 0
101010 0
011010 0
100110 0
010110 0
001110 0
101110 0
010001 0
110001 0
101001 0
011001 0
100101 0
010101 0
001101 0
101101 0
000011 0
100011 0
001011 0
111011 0
000111 0
110111 0
011111 0
111111 0

.names lut_$abc$22685$li030_li030_input_0_0 lut_$abc$22685$li030_li030_input_0_1 lut_$abc$22685$li030_li030_input_0_2 lut_$abc$22685$li030_li030_input_0_3 lut_$abc$22685$li030_li030_input_0_4 lut_$abc$22685$li030_li030_output_0_0 
01000 1
01100 1
11100 1
01010 1
11010 1
01110 1
11110 1
11001 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[29]_output_0_0

.names lut_$abc$44827$new_new_n1476___input_0_0 lut_$abc$44827$new_new_n1476___input_0_1 lut_$abc$44827$new_new_n1476___input_0_2 lut_$abc$44827$new_new_n1476___input_0_3 lut_$abc$44827$new_new_n1476___input_0_4 lut_$abc$44827$new_new_n1476___input_0_5 lut_$abc$44827$new_new_n1476___output_0_0 
101000 0
100100 0
110100 0
001100 0
100010 0
110010 0
001010 0
000110 0
100110 0
010110 0
110110 0
101110 0
001001 0
101001 0
111001 0
100101 0
110101 0
001101 0
101101 0
011101 0
100011 0
110011 0
001011 0
101011 0
011011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
111111 0

.names lut_$abc$44827$new_new_n1486___input_0_0 lut_$abc$44827$new_new_n1486___input_0_1 lut_$abc$44827$new_new_n1486___input_0_2 lut_$abc$44827$new_new_n1486___input_0_3 lut_$abc$44827$new_new_n1486___input_0_4 lut_$abc$44827$new_new_n1486___input_0_5 lut_$abc$44827$new_new_n1486___output_0_0 
011000 0
000100 0
010100 0
110100 0
001100 0
101100 0
011100 0
111100 0
010110 0
001110 0
011110 0
111110 0
010001 0
001001 0
011001 0
111001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
011011 0
000111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$44827$new_new_n1477___input_0_0 lut_$abc$44827$new_new_n1477___input_0_1 lut_$abc$44827$new_new_n1477___input_0_2 lut_$abc$44827$new_new_n1477___input_0_3 lut_$abc$44827$new_new_n1477___input_0_4 lut_$abc$44827$new_new_n1477___input_0_5 lut_$abc$44827$new_new_n1477___output_0_0 
000000 1
110000 1
001000 1
111000 1
100100 1
010100 1
101100 1
011100 1
000010 1
110010 1
100110 1
010110 1
000001 1
110001 1
100101 1
010101 1

.names lut_$abc$22685$li440_li440_input_0_0 lut_$abc$22685$li440_li440_input_0_1 lut_$abc$22685$li440_li440_input_0_2 lut_$abc$22685$li440_li440_input_0_3 lut_$abc$22685$li440_li440_input_0_4 lut_$abc$22685$li440_li440_output_0_0 
00000 1
10000 1
01000 1
00100 1
11001 1
10101 1
01101 1
11101 1

.subckt dffre \
    C=dffre_pi[30]_clock_0_0 \
    D=dffre_pi[30]_input_0_0 \
    E=dffre_pi[30]_input_2_0 \
    R=dffre_pi[30]_input_1_0 \
    Q=dffre_pi[30]_output_0_0

.names lut_$abc$22685$li439_li439_input_0_0 lut_$abc$22685$li439_li439_input_0_1 lut_$abc$22685$li439_li439_input_0_2 lut_$abc$22685$li439_li439_input_0_3 __vpr__unconn381 lut_$abc$22685$li439_li439_output_0_0 
00000 1
11000 1
10100 1
01100 1

.subckt dffre \
    C=dffre_pi[29]_clock_0_0 \
    D=dffre_pi[29]_input_0_0 \
    E=dffre_pi[29]_input_2_0 \
    R=dffre_pi[29]_input_1_0 \
    Q=dffre_pi[29]_output_0_0

.names lut_$abc$44827$new_new_n1341___input_0_0 lut_$abc$44827$new_new_n1341___input_0_1 lut_$abc$44827$new_new_n1341___input_0_2 lut_$abc$44827$new_new_n1341___input_0_3 lut_$abc$44827$new_new_n1341___input_0_4 lut_$abc$44827$new_new_n1341___output_0_0 
00000 1
10000 1
00100 1
10100 1
01100 1
11100 1
10010 1
00110 1
10110 1
11110 1
00101 1
10101 1
00111 1
10111 1

.names __vpr__unconn382 __vpr__unconn383 lut_$abc$44827$new_new_n1343___input_0_2 lut_$abc$44827$new_new_n1343___input_0_3 lut_$abc$44827$new_new_n1343___input_0_4 lut_$abc$44827$new_new_n1343___output_0_0 
00000 1
00100 1
00010 1
00001 1

.names __vpr__unconn384 __vpr__unconn385 lut_$abc$44827$new_new_n1339___input_0_2 lut_$abc$44827$new_new_n1339___input_0_3 lut_$abc$44827$new_new_n1339___input_0_4 lut_$abc$44827$new_new_n1339___output_0_0 
00100 1
00010 1
00001 1
00111 1

.names lut_$abc$22685$li050_li050_input_0_0 lut_$abc$22685$li050_li050_input_0_1 lut_$abc$22685$li050_li050_input_0_2 lut_$abc$22685$li050_li050_input_0_3 lut_$abc$22685$li050_li050_input_0_4 lut_$abc$22685$li050_li050_output_0_0 
00001 1
10001 1
00101 1
10101 1
10011 1
01011 1
00111 1
10111 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[28]_output_0_0

.names __vpr__unconn386 __vpr__unconn387 lut_$abc$22685$li048_li048_input_0_2 lut_$abc$22685$li048_li048_input_0_3 lut_$abc$22685$li048_li048_input_0_4 lut_$abc$22685$li048_li048_output_0_0 
00001 1
00111 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[26]_output_0_0

.names lut_$abc$44827$new_new_n1336___input_0_0 lut_$abc$44827$new_new_n1336___input_0_1 __vpr__unconn388 lut_$abc$44827$new_new_n1336___input_0_3 lut_$abc$44827$new_new_n1336___input_0_4 lut_$abc$44827$new_new_n1336___output_0_0 
00001 1
00011 1
01011 1

.names lut_$abc$44827$new_new_n1335___input_0_0 lut_$abc$44827$new_new_n1335___input_0_1 lut_$abc$44827$new_new_n1335___input_0_2 lut_$abc$44827$new_new_n1335___input_0_3 lut_$abc$44827$new_new_n1335___input_0_4 lut_$abc$44827$new_new_n1335___input_0_5 lut_$abc$44827$new_new_n1335___output_0_0 
011000 1
010100 1
001100 1
011100 1
011110 1
000001 1
010001 1
001001 1
011001 1
000101 1
010101 1
001101 1
011101 1
010011 1
001011 1
000111 1
011111 1

.names lut_$abc$44827$new_new_n1337___input_0_0 lut_$abc$44827$new_new_n1337___input_0_1 lut_$abc$44827$new_new_n1337___input_0_2 lut_$abc$44827$new_new_n1337___input_0_3 lut_$abc$44827$new_new_n1337___input_0_4 lut_$abc$44827$new_new_n1337___input_0_5 lut_$abc$44827$new_new_n1337___output_0_0 
101000 1
100100 1
001100 1
101100 1
101110 1
000001 1
100001 1
001001 1
101001 1
111001 1
000101 1
100101 1
110101 1
001101 1
101101 1
011101 1
111101 1
100011 1
001011 1
101011 1
111011 1
000111 1
100111 1
110111 1
001111 1
101111 1
011111 1
111111 1

.names lut_$abc$44827$new_new_n1329___input_0_0 __vpr__unconn389 lut_$abc$44827$new_new_n1329___input_0_2 lut_$abc$44827$new_new_n1329___input_0_3 __vpr__unconn390 lut_$abc$44827$new_new_n1329___output_0_0 
10000 1
00100 1
00010 1
10110 1

.names __vpr__unconn391 lut_$abc$22685$li395_li395_input_0_1 __vpr__unconn392 __vpr__unconn393 lut_$abc$22685$li395_li395_input_0_4 lut_$abc$22685$li395_li395_output_0_0 
00001 1

.subckt dffre \
    C=dffre_commonr2[26]_clock_0_0 \
    D=dffre_commonr2[26]_input_0_0 \
    E=dffre_commonr2[26]_input_2_0 \
    R=dffre_commonr2[26]_input_1_0 \
    Q=dffre_commonr2[26]_output_0_0

.names lut_$abc$22685$li423_li423_input_0_0 lut_$abc$22685$li423_li423_input_0_1 lut_$abc$22685$li423_li423_input_0_2 lut_$abc$22685$li423_li423_input_0_3 lut_$abc$22685$li423_li423_input_0_4 lut_$abc$22685$li423_li423_input_0_5 lut_$abc$22685$li423_li423_output_0_0 
100000 1
010000 1
110000 1
001000 1
000100 1
101100 1
011100 1
111100 1
001010 1
101010 1
011010 1
111010 1
000110 1
100110 1
010110 1
110110 1

.subckt dffre \
    C=dffre_pi[13]_clock_0_0 \
    D=dffre_pi[13]_input_0_0 \
    E=dffre_pi[13]_input_2_0 \
    R=dffre_pi[13]_input_1_0 \
    Q=dffre_pi[13]_output_0_0

.names __vpr__unconn394 lut_$abc$22685$li381_li381_input_0_1 lut_$abc$22685$li381_li381_input_0_2 __vpr__unconn395 __vpr__unconn396 lut_$abc$22685$li381_li381_output_0_0 
01000 1

.subckt dffre \
    C=dffre_commonr2[12]_clock_0_0 \
    D=dffre_commonr2[12]_input_0_0 \
    E=dffre_commonr2[12]_input_2_0 \
    R=dffre_commonr2[12]_input_1_0 \
    Q=dffre_commonr2[12]_output_0_0

.names __vpr__unconn397 __vpr__unconn398 lut_$abc$22685$li344_li344_input_0_2 __vpr__unconn399 lut_$abc$22685$li344_li344_input_0_4 lut_$abc$22685$li344_li344_output_0_0 
00001 1

.subckt dffre \
    C=dffre_common[12]_clock_0_0 \
    D=dffre_common[12]_input_0_0 \
    E=dffre_common[12]_input_2_0 \
    R=dffre_common[12]_input_1_0 \
    Q=dffre_common[12]_output_0_0

.names lut_$abc$22685$li422_li422_input_0_0 lut_$abc$22685$li422_li422_input_0_1 lut_$abc$22685$li422_li422_input_0_2 lut_$abc$22685$li422_li422_input_0_3 lut_$abc$22685$li422_li422_input_0_4 lut_$abc$22685$li422_li422_input_0_5 lut_$abc$22685$li422_li422_output_0_0 
000000 1
010000 1
001000 1
011000 1
100100 1
110100 1
101100 1
011100 1
100001 1
110001 1
101001 1
111001 1
000101 1
010101 1
001101 1
111101 1

.subckt dffre \
    C=dffre_pi[12]_clock_0_0 \
    D=dffre_pi[12]_input_0_0 \
    E=dffre_pi[12]_input_2_0 \
    R=dffre_pi[12]_input_1_0 \
    Q=dffre_pi[12]_output_0_0

.names lut_$abc$44827$new_new_n1228___input_0_0 lut_$abc$44827$new_new_n1228___input_0_1 lut_$abc$44827$new_new_n1228___input_0_2 lut_$abc$44827$new_new_n1228___input_0_3 lut_$abc$44827$new_new_n1228___input_0_4 lut_$abc$44827$new_new_n1228___input_0_5 lut_$abc$44827$new_new_n1228___output_0_0 
110100 1
011100 1
100110 1
001110 1
110001 1
011001 1
100011 1
001011 1

.names lut_$abc$44827$new_new_n1236___input_0_0 lut_$abc$44827$new_new_n1236___input_0_1 lut_$abc$44827$new_new_n1236___input_0_2 lut_$abc$44827$new_new_n1236___input_0_3 lut_$abc$44827$new_new_n1236___input_0_4 lut_$abc$44827$new_new_n1236___input_0_5 lut_$abc$44827$new_new_n1236___output_0_0 
001100 1
011100 1
001110 1
011110 1
001101 1
101101 1
011101 1
001111 1
101111 1
011111 1
111111 1

.names lut_$abc$22685$li376_li376_input_0_0 __vpr__unconn400 lut_$abc$22685$li376_li376_input_0_2 __vpr__unconn401 __vpr__unconn402 lut_$abc$22685$li376_li376_output_0_0 
00100 1

.subckt dffre \
    C=dffre_commonr2[7]_clock_0_0 \
    D=dffre_commonr2[7]_input_0_0 \
    E=dffre_commonr2[7]_input_2_0 \
    R=dffre_commonr2[7]_input_1_0 \
    Q=dffre_commonr2[7]_output_0_0

.names __vpr__unconn403 __vpr__unconn404 __vpr__unconn405 lut_$abc$44827$new_new_n1232___input_0_3 lut_$abc$44827$new_new_n1232___input_0_4 lut_$abc$44827$new_new_n1232___output_0_0 
00011 1

.names lut_$abc$44827$new_new_n1235___input_0_0 lut_$abc$44827$new_new_n1235___input_0_1 lut_$abc$44827$new_new_n1235___input_0_2 lut_$abc$44827$new_new_n1235___input_0_3 lut_$abc$44827$new_new_n1235___input_0_4 lut_$abc$44827$new_new_n1235___input_0_5 lut_$abc$44827$new_new_n1235___output_0_0 
111000 1
011100 1
110010 1
111010 1
010110 1
011110 1
101001 1
001101 1
100011 1
101011 1
000111 1
001111 1

.names lut_$abc$44827$new_new_n1234___input_0_0 lut_$abc$44827$new_new_n1234___input_0_1 lut_$abc$44827$new_new_n1234___input_0_2 lut_$abc$44827$new_new_n1234___input_0_3 lut_$abc$44827$new_new_n1234___input_0_4 lut_$abc$44827$new_new_n1234___input_0_5 lut_$abc$44827$new_new_n1234___output_0_0 
110100 1
101100 1
110010 1
101010 1
010101 1
110101 1
001101 1
101101 1
010011 1
110011 1
001011 1
101011 1

.names lut_$abc$22685$li477_li477_input_0_0 lut_$abc$22685$li477_li477_input_0_1 lut_$abc$22685$li477_li477_input_0_2 lut_$abc$22685$li477_li477_input_0_3 lut_$abc$22685$li477_li477_input_0_4 lut_$abc$22685$li477_li477_output_0_0 
10000 1
00100 1
10100 1
11100 1
00001 1
01001 1
11001 1
01101 1

.subckt dffre \
    C=dffre_pr[28]_clock_0_0 \
    D=dffre_pr[28]_input_0_0 \
    E=dffre_pr[28]_input_2_0 \
    R=dffre_pr[28]_input_1_0 \
    Q=dffre_pr[28]_output_0_0

.names lut_$abc$22685$li476_li476_input_0_0 lut_$abc$22685$li476_li476_input_0_1 lut_$abc$22685$li476_li476_input_0_2 lut_$abc$22685$li476_li476_input_0_3 __vpr__unconn406 lut_$abc$22685$li476_li476_output_0_0 
00000 1
11000 1
10100 1
01100 1

.subckt dffre \
    C=dffre_pr[27]_clock_0_0 \
    D=dffre_pr[27]_input_0_0 \
    E=dffre_pr[27]_input_2_0 \
    R=dffre_pr[27]_input_1_0 \
    Q=dffre_pr[27]_output_0_0

.names lut_$abc$44827$new_new_n1461___input_0_0 lut_$abc$44827$new_new_n1461___input_0_1 lut_$abc$44827$new_new_n1461___input_0_2 lut_$abc$44827$new_new_n1461___input_0_3 lut_$abc$44827$new_new_n1461___input_0_4 lut_$abc$44827$new_new_n1461___output_0_0 
00000 1
10000 1
01000 1
00010 1
10010 1
01010 1
00001 1
10001 1
01001 1
11001 1
00011 1
10011 1
01011 1

.names __vpr__unconn407 lut_$abc$44827$new_new_n1462___input_0_1 lut_$abc$44827$new_new_n1462___input_0_2 lut_$abc$44827$new_new_n1462___input_0_3 __vpr__unconn408 lut_$abc$44827$new_new_n1462___output_0_0 
00000 1
01000 1
00100 1
00010 1

.names lut_$abc$22685$li394_li394_input_0_0 __vpr__unconn409 __vpr__unconn410 __vpr__unconn411 lut_$abc$22685$li394_li394_input_0_4 lut_$abc$22685$li394_li394_output_0_0 
00001 1

.subckt dffre \
    C=dffre_commonr2[25]_clock_0_0 \
    D=dffre_commonr2[25]_input_0_0 \
    E=dffre_commonr2[25]_input_2_0 \
    R=dffre_commonr2[25]_input_1_0 \
    Q=dffre_commonr2[25]_output_0_0

.names lut_$abc$44827$new_new_n1460___input_0_0 lut_$abc$44827$new_new_n1460___input_0_1 lut_$abc$44827$new_new_n1460___input_0_2 lut_$abc$44827$new_new_n1460___input_0_3 lut_$abc$44827$new_new_n1460___input_0_4 lut_$abc$44827$new_new_n1460___input_0_5 lut_$abc$44827$new_new_n1460___output_0_0 
000000 1
100000 1
010000 1
001100 1
101100 1
011100 1
000010 1
001110 1
001001 1
101001 1
011001 1
000101 1
100101 1
010101 1
001011 1
000111 1

.names lut_$abc$22685$li027_li027_input_0_0 lut_$abc$22685$li027_li027_input_0_1 lut_$abc$22685$li027_li027_input_0_2 lut_$abc$22685$li027_li027_input_0_3 lut_$abc$22685$li027_li027_input_0_4 lut_$abc$22685$li027_li027_input_0_5 lut_$abc$22685$li027_li027_output_0_0 
001000 1
101000 1
001100 1
101100 1
001010 1
101010 1
001110 1
101110 1
101001 1
011001 1
001101 1
101101 1
001011 1
101011 1
001111 1
101111 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[26]_output_0_0

.names lut_$abc$22685$li025_li025_input_0_0 lut_$abc$22685$li025_li025_input_0_1 lut_$abc$22685$li025_li025_input_0_2 lut_$abc$22685$li025_li025_input_0_3 __vpr__unconn412 lut_$abc$22685$li025_li025_output_0_0 
10000 1
10100 1
11100 1
11010 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[24]_output_0_0

.names lut_$abc$22685$li026_li026_input_0_0 lut_$abc$22685$li026_li026_input_0_1 lut_$abc$22685$li026_li026_input_0_2 lut_$abc$22685$li026_li026_input_0_3 lut_$abc$22685$li026_li026_input_0_4 lut_$abc$22685$li026_li026_output_0_0 
10000 1
10100 1
11100 1
10010 1
11010 1
10110 1
11110 1
11001 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[25]_output_0_0

.names lut_$abc$44827$new_new_n1478___input_0_0 lut_$abc$44827$new_new_n1478___input_0_1 lut_$abc$44827$new_new_n1478___input_0_2 lut_$abc$44827$new_new_n1478___input_0_3 lut_$abc$44827$new_new_n1478___input_0_4 lut_$abc$44827$new_new_n1478___input_0_5 lut_$abc$44827$new_new_n1478___output_0_0 
100001 1
100101 1
110101 1
101101 1

.names lut_$abc$44827$new_new_n1453___input_0_0 lut_$abc$44827$new_new_n1453___input_0_1 lut_$abc$44827$new_new_n1453___input_0_2 lut_$abc$44827$new_new_n1453___input_0_3 lut_$abc$44827$new_new_n1453___input_0_4 lut_$abc$44827$new_new_n1453___input_0_5 lut_$abc$44827$new_new_n1453___output_0_0 
000000 0
110000 0
001000 0
111000 0
000100 0
110100 0
101100 0
011100 0
100010 0
010010 0
101010 0
011010 0
100110 0
010110 0
001110 0
111110 0
000001 0
110001 0
101001 0
011001 0
100101 0
010101 0
101101 0
011101 0
100011 0
010011 0
001011 0
111011 0
000111 0
110111 0
001111 0
111111 0

.names lut_$abc$22685$li442_li442_input_0_0 lut_$abc$22685$li442_li442_input_0_1 lut_$abc$22685$li442_li442_input_0_2 lut_$abc$22685$li442_li442_input_0_3 lut_$abc$22685$li442_li442_input_0_4 lut_$abc$22685$li442_li442_output_0_0 
10000 1
00010 1
10010 1
10110 1
00001 1
00101 1
10101 1
00111 1

.subckt dffre \
    C=dffre_pi[32]_clock_0_0 \
    D=dffre_pi[32]_input_0_0 \
    E=dffre_pi[32]_input_2_0 \
    R=dffre_pi[32]_input_1_0 \
    Q=dffre_pi[32]_output_0_0

.names lut_$abc$22685$li441_li441_input_0_0 lut_$abc$22685$li441_li441_input_0_1 lut_$abc$22685$li441_li441_input_0_2 lut_$abc$22685$li441_li441_input_0_3 __vpr__unconn413 lut_$abc$22685$li441_li441_output_0_0 
10000 1
00100 1
00010 1
10110 1

.subckt dffre \
    C=dffre_pi[31]_clock_0_0 \
    D=dffre_pi[31]_input_0_0 \
    E=dffre_pi[31]_input_2_0 \
    R=dffre_pi[31]_input_1_0 \
    Q=dffre_pi[31]_output_0_0

.names __vpr__unconn414 lut_$abc$44827$new_new_n1352___input_0_1 __vpr__unconn415 lut_$abc$44827$new_new_n1352___input_0_3 lut_$abc$44827$new_new_n1352___input_0_4 lut_$abc$44827$new_new_n1352___output_0_0 
00000 1
01000 1
00010 1
00001 1

.names lut_$abc$22685$li398_li398_input_0_0 __vpr__unconn416 lut_$abc$22685$li398_li398_input_0_2 __vpr__unconn417 __vpr__unconn418 lut_$abc$22685$li398_li398_output_0_0 
10000 1

.subckt dffre \
    C=dffre_commonr2[29]_clock_0_0 \
    D=dffre_commonr2[29]_input_0_0 \
    E=dffre_commonr2[29]_input_2_0 \
    R=dffre_commonr2[29]_input_1_0 \
    Q=dffre_commonr2[29]_output_0_0

.names lut_$abc$22685$li052_li052_input_0_0 lut_$abc$22685$li052_li052_input_0_1 lut_$abc$22685$li052_li052_input_0_2 __vpr__unconn419 lut_$abc$22685$li052_li052_input_0_4 lut_$abc$22685$li052_li052_output_0_0 
10000 1
10100 1
11001 1
10101 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[30]_output_0_0

.names lut_$abc$22685$li051_li051_input_0_0 __vpr__unconn420 lut_$abc$22685$li051_li051_input_0_2 __vpr__unconn421 lut_$abc$22685$li051_li051_input_0_4 lut_$abc$22685$li051_li051_output_0_0 
10000 1
10101 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[29]_output_0_0

.names lut_$abc$44827$new_new_n1345___input_0_0 lut_$abc$44827$new_new_n1345___input_0_1 lut_$abc$44827$new_new_n1345___input_0_2 lut_$abc$44827$new_new_n1345___input_0_3 lut_$abc$44827$new_new_n1345___input_0_4 lut_$abc$44827$new_new_n1345___input_0_5 lut_$abc$44827$new_new_n1345___output_0_0 
000000 0
010000 0
001000 0
111000 0
100100 0
110100 0
101100 0
011100 0
100010 0
110010 0
101010 0
011010 0
000110 0
010110 0
001110 0
111110 0
000001 0
110001 0
101001 0
111001 0
100101 0
010101 0
001101 0
011101 0
100011 0
010011 0
001011 0
011011 0
000111 0
110111 0
101111 0
111111 0

.names lut_$abc$44827$new_new_n1350___input_0_0 lut_$abc$44827$new_new_n1350___input_0_1 lut_$abc$44827$new_new_n1350___input_0_2 lut_$abc$44827$new_new_n1350___input_0_3 lut_$abc$44827$new_new_n1350___input_0_4 lut_$abc$44827$new_new_n1350___output_0_0 
00001 1
10001 1
01001 1
00101 1
10101 1
01101 1
00011 1
01011 1
00111 1
10111 1
01111 1

.names lut_$abc$44827$new_new_n1349___input_0_0 lut_$abc$44827$new_new_n1349___input_0_1 lut_$abc$44827$new_new_n1349___input_0_2 lut_$abc$44827$new_new_n1349___input_0_3 lut_$abc$44827$new_new_n1349___input_0_4 lut_$abc$44827$new_new_n1349___input_0_5 lut_$abc$44827$new_new_n1349___output_0_0 
110000 0
101000 0
011000 0
100100 0
010100 0
110100 0
001100 0
111100 0
110010 0
100110 0
010110 0
110110 0
110001 0
001001 0
101001 0
011001 0
111001 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
110011 0
101011 0
011011 0
100111 0
010111 0
110111 0
001111 0
111111 0

.names lut_$abc$44827$new_new_n1348___input_0_0 lut_$abc$44827$new_new_n1348___input_0_1 lut_$abc$44827$new_new_n1348___input_0_2 lut_$abc$44827$new_new_n1348___input_0_3 lut_$abc$44827$new_new_n1348___input_0_4 lut_$abc$44827$new_new_n1348___input_0_5 lut_$abc$44827$new_new_n1348___output_0_0 
110100 1
101100 1
100110 1
111110 1
110001 1
101001 1
010101 1
110101 1
001101 1
101101 1
100011 1
111011 1
000111 1
100111 1
011111 1
111111 1

.names lut_$abc$22685$li049_li049_input_0_0 lut_$abc$22685$li049_li049_input_0_1 __vpr__unconn422 lut_$abc$22685$li049_li049_input_0_3 lut_$abc$22685$li049_li049_input_0_4 lut_$abc$22685$li049_li049_output_0_0 
10000 1
10010 1
11001 1
10011 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[27]_output_0_0

.names lut_$abc$22685$li045_li045_input_0_0 __vpr__unconn423 lut_$abc$22685$li045_li045_input_0_2 __vpr__unconn424 __vpr__unconn425 lut_$abc$22685$li045_li045_output_0_0 
10100 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[23]_output_0_0

.names lut_$abc$22685$li443_li443_input_0_0 lut_$abc$22685$li443_li443_input_0_1 lut_$abc$22685$li443_li443_input_0_2 lut_$abc$22685$li443_li443_input_0_3 lut_$abc$22685$li443_li443_input_0_4 lut_$abc$22685$li443_li443_output_0_0 
00000 1
10000 1
00100 1
10100 1
10010 1
00011 1
00111 1
10111 1

.subckt dffre \
    C=dffre_pi[33]_clock_0_0 \
    D=dffre_pi[33]_input_0_0 \
    E=dffre_pi[33]_input_2_0 \
    R=dffre_pi[33]_input_1_0 \
    Q=dffre_pi[33]_output_0_0

.names lut_$abc$44827$new_new_n1357___input_0_0 lut_$abc$44827$new_new_n1357___input_0_1 lut_$abc$44827$new_new_n1357___input_0_2 __vpr__unconn426 __vpr__unconn427 lut_$abc$44827$new_new_n1357___output_0_0 
00000 1
01000 1
11000 1

.names __vpr__unconn428 __vpr__unconn429 __vpr__unconn430 lut_$abc$22685$li400_li400_input_0_3 lut_$abc$22685$li400_li400_input_0_4 lut_$abc$22685$li400_li400_output_0_0 
00001 1

.subckt dffre \
    C=dffre_commonr2[31]_clock_0_0 \
    D=dffre_commonr2[31]_input_0_0 \
    E=dffre_commonr2[31]_input_2_0 \
    R=dffre_commonr2[31]_input_1_0 \
    Q=dffre_commonr2[31]_output_0_0

.names __vpr__unconn431 lut_$abc$44827$new_new_n1351___input_0_1 lut_$abc$44827$new_new_n1351___input_0_2 __vpr__unconn432 lut_$abc$44827$new_new_n1351___input_0_4 lut_$abc$44827$new_new_n1351___output_0_0 
01000 1
00100 1
00001 1
01101 1

.names lut_$abc$44827$new_new_n1480___input_0_0 lut_$abc$44827$new_new_n1480___input_0_1 __vpr__unconn433 lut_$abc$44827$new_new_n1480___input_0_3 __vpr__unconn434 lut_$abc$44827$new_new_n1480___output_0_0 
10000 1
01000 1
00010 1
11010 1

.names lut_$abc$22685$li053_li053_input_0_0 lut_$abc$22685$li053_li053_input_0_1 lut_$abc$22685$li053_li053_input_0_2 lut_$abc$22685$li053_li053_input_0_3 lut_$abc$22685$li053_li053_input_0_4 lut_$abc$22685$li053_li053_output_0_0 
00001 1
11001 1
00101 1
01101 1
00011 1
01011 1
00111 1
01111 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[31]_output_0_0

.names lut_$abc$44827$new_new_n1487___input_0_0 lut_$abc$44827$new_new_n1487___input_0_1 lut_$abc$44827$new_new_n1487___input_0_2 lut_$abc$44827$new_new_n1487___input_0_3 lut_$abc$44827$new_new_n1487___input_0_4 lut_$abc$44827$new_new_n1487___input_0_5 lut_$abc$44827$new_new_n1487___output_0_0 
111000 1
100010 1
110010 1
101010 1
111010 1
110110 1
101110 1
111110 1
110001 1
101001 1
111001 1
111101 1
100011 1
110011 1
101011 1
111011 1
100111 1
110111 1
101111 1
111111 1

.names __vpr__unconn435 lut_$abc$22685$li136_li136_input_0_1 lut_$abc$22685$li136_li136_input_0_2 __vpr__unconn436 __vpr__unconn437 lut_$abc$22685$li136_li136_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ai_dddd[12]_clock_0_0 \
    D=dffre_ai_dddd[12]_input_0_0 \
    E=dffre_ai_dddd[12]_input_2_0 \
    R=dffre_ai_dddd[12]_input_1_0 \
    Q=dffre_ai_dddd[12]_output_0_0

.names lut_$abc$44827$new_new_n1483___input_0_0 __vpr__unconn438 __vpr__unconn439 lut_$abc$44827$new_new_n1483___input_0_3 lut_$abc$44827$new_new_n1483___input_0_4 lut_$abc$44827$new_new_n1483___output_0_0 
10000 1
00010 1
00001 1
10011 1

.names lut_$abc$44827$new_new_n1484___input_0_0 lut_$abc$44827$new_new_n1484___input_0_1 __vpr__unconn440 lut_$abc$44827$new_new_n1484___input_0_3 lut_$abc$44827$new_new_n1484___input_0_4 lut_$abc$44827$new_new_n1484___output_0_0 
00000 1
10000 1
01000 1
00010 1
11001 1
10011 1
01011 1
11011 1

.names lut_$abc$22685$li363_li363_input_0_0 lut_$abc$22685$li363_li363_input_0_1 lut_$abc$22685$li363_li363_input_0_2 __vpr__unconn441 lut_$abc$22685$li363_li363_input_0_4 lut_$abc$22685$li363_li363_output_0_0 
10000 1
00100 1
00001 1
10101 1

.subckt dffre \
    C=dffre_common[31]_clock_0_0 \
    D=dffre_common[31]_input_0_0 \
    E=dffre_common[31]_input_2_0 \
    R=dffre_common[31]_input_1_0 \
    Q=dffre_common[31]_output_0_0

.names __vpr__unconn442 lut_$abc$44827$new_new_n1164___input_0_1 __vpr__unconn443 lut_$abc$44827$new_new_n1164___input_0_3 __vpr__unconn444 lut_$abc$44827$new_new_n1164___output_0_0 
00010 1

.names lut_$abc$22685$li468_li468_input_0_0 lut_$abc$22685$li468_li468_input_0_1 lut_$abc$22685$li468_li468_input_0_2 lut_$abc$22685$li468_li468_input_0_3 lut_$abc$22685$li468_li468_input_0_4 lut_$abc$22685$li468_li468_output_0_0 
10000 1
01000 1
00100 1
11100 1
00001 1
11001 1
10101 1
01101 1

.subckt dffre \
    C=dffre_pr[19]_clock_0_0 \
    D=dffre_pr[19]_input_0_0 \
    E=dffre_pr[19]_input_2_0 \
    R=dffre_pr[19]_input_1_0 \
    Q=dffre_pr[19]_output_0_0

.names lut_$abc$44827$new_new_n1427___input_0_0 lut_$abc$44827$new_new_n1427___input_0_1 __vpr__unconn445 lut_$abc$44827$new_new_n1427___input_0_3 lut_$abc$44827$new_new_n1427___input_0_4 lut_$abc$44827$new_new_n1427___output_0_0 
10000 1
01000 1
11000 1
00010 1
10010 1
01010 1
11001 1
10011 1
01011 1
11011 1

.names lut_$abc$22685$li019_li019_input_0_0 __vpr__unconn446 __vpr__unconn447 __vpr__unconn448 lut_$abc$22685$li019_li019_input_0_4 lut_$abc$22685$li019_li019_output_0_0 
10001 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[18]_output_0_0

.names lut_$abc$22685$li020_li020_input_0_0 __vpr__unconn449 __vpr__unconn450 lut_$abc$22685$li020_li020_input_0_3 lut_$abc$22685$li020_li020_input_0_4 lut_$abc$22685$li020_li020_output_0_0 
10010 1
10001 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[19]_output_0_0

.names lut_$abc$44827$new_new_n1430___input_0_0 lut_$abc$44827$new_new_n1430___input_0_1 lut_$abc$44827$new_new_n1430___input_0_2 lut_$abc$44827$new_new_n1430___input_0_3 lut_$abc$44827$new_new_n1430___input_0_4 lut_$abc$44827$new_new_n1430___input_0_5 lut_$abc$44827$new_new_n1430___output_0_0 
111000 1
110100 1
101100 1
111100 1
011010 1
010110 1
001110 1
011110 1
011001 1
010101 1
001101 1
011101 1
111011 1
110111 1
101111 1
111111 1

.names lut_$abc$44827$new_new_n1431___input_0_0 lut_$abc$44827$new_new_n1431___input_0_1 lut_$abc$44827$new_new_n1431___input_0_2 lut_$abc$44827$new_new_n1431___input_0_3 lut_$abc$44827$new_new_n1431___input_0_4 lut_$abc$44827$new_new_n1431___input_0_5 lut_$abc$44827$new_new_n1431___output_0_0 
110000 0
101000 0
111000 0
010100 0
001100 0
011100 0
010010 0
001010 0
011010 0
110110 0
101110 0
111110 0
100001 0
110001 0
101001 0
011001 0
111001 0
000101 0
010101 0
001101 0
011101 0
111101 0
000011 0
010011 0
001011 0
011011 0
111011 0
100111 0
110111 0
101111 0
011111 0
111111 0

.names lut_$abc$22685$li205_li205_input_0_0 lut_$abc$22685$li205_li205_input_0_1 __vpr__unconn451 __vpr__unconn452 __vpr__unconn453 lut_$abc$22685$li205_li205_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ar_dddd[1]_clock_0_0 \
    D=dffre_ar_dddd[1]_input_0_0 \
    E=dffre_ar_dddd[1]_input_2_0 \
    R=dffre_ar_dddd[1]_input_1_0 \
    Q=dffre_ar_dddd[1]_output_0_0

.names lut_$abc$22685$li204_li204_input_0_0 __vpr__unconn454 __vpr__unconn455 __vpr__unconn456 lut_$abc$22685$li204_li204_input_0_4 lut_$abc$22685$li204_li204_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ar_dddd[0]_clock_0_0 \
    D=dffre_ar_dddd[0]_input_0_0 \
    E=dffre_ar_dddd[0]_input_2_0 \
    R=dffre_ar_dddd[0]_input_1_0 \
    Q=dffre_ar_dddd[0]_output_0_0

.names lut_$abc$22685$li388_li388_input_0_0 __vpr__unconn457 __vpr__unconn458 lut_$abc$22685$li388_li388_input_0_3 __vpr__unconn459 lut_$abc$22685$li388_li388_output_0_0 
00010 1

.subckt dffre \
    C=dffre_commonr2[19]_clock_0_0 \
    D=dffre_commonr2[19]_input_0_0 \
    E=dffre_commonr2[19]_input_2_0 \
    R=dffre_commonr2[19]_input_1_0 \
    Q=dffre_commonr2[19]_output_0_0

.names lut_$abc$44827$new_new_n1434___input_0_0 lut_$abc$44827$new_new_n1434___input_0_1 lut_$abc$44827$new_new_n1434___input_0_2 lut_$abc$44827$new_new_n1434___input_0_3 lut_$abc$44827$new_new_n1434___input_0_4 lut_$abc$44827$new_new_n1434___input_0_5 lut_$abc$44827$new_new_n1434___output_0_0 
111000 1
011100 1
110010 1
101010 1
111010 1
010110 1
001110 1
011110 1
011001 1
111101 1
010011 1
001011 1
011011 1
110111 1
101111 1
111111 1

.names lut_$abc$22685$li014_li014_input_0_0 lut_$abc$22685$li014_li014_input_0_1 lut_$abc$22685$li014_li014_input_0_2 lut_$abc$22685$li014_li014_input_0_3 lut_$abc$22685$li014_li014_input_0_4 lut_$abc$22685$li014_li014_input_0_5 lut_$abc$22685$li014_li014_output_0_0 
001000 1
011000 1
001100 1
011100 1
001010 1
011010 1
001110 1
011110 1
101001 1
011001 1
001101 1
011101 1
001011 1
011011 1
001111 1
011111 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[34]_output_0_0

.names lut_$abc$44827$new_new_n1648___input_0_0 lut_$abc$44827$new_new_n1648___input_0_1 lut_$abc$44827$new_new_n1648___input_0_2 __vpr__unconn460 lut_$abc$44827$new_new_n1648___input_0_4 lut_$abc$44827$new_new_n1648___output_0_0 
00000 1
10000 1
01000 1
11000 1
00100 1
10100 1
01100 1
00001 1
10001 1
01001 1

.names lut_$abc$44827$new_new_n1647___input_0_0 lut_$abc$44827$new_new_n1647___input_0_1 lut_$abc$44827$new_new_n1647___input_0_2 __vpr__unconn461 lut_$abc$44827$new_new_n1647___input_0_4 lut_$abc$44827$new_new_n1647___output_0_0 
10100 1
01100 1
10001 1
01001 1
10101 1
01101 1

.names lut_$abc$44827$new_new_n1649___input_0_0 lut_$abc$44827$new_new_n1649___input_0_1 lut_$abc$44827$new_new_n1649___input_0_2 lut_$abc$44827$new_new_n1649___input_0_3 lut_$abc$44827$new_new_n1649___input_0_4 lut_$abc$44827$new_new_n1649___output_0_0 
00000 1
10000 1
01000 1
11000 1
10100 1
00010 1
10010 1
01010 1
11010 1
10110 1
11110 1
10001 1
10011 1
11011 1

.names lut_$abc$22685$li369_li369_input_0_0 lut_$abc$22685$li369_li369_input_0_1 __vpr__unconn462 lut_$abc$22685$li369_li369_input_0_3 lut_$abc$22685$li369_li369_input_0_4 lut_$abc$22685$li369_li369_output_0_0 
00000 1
11000 1
10010 1
01010 1

.subckt dffre \
    C=dffre_common[37]_clock_0_0 \
    D=dffre_common[37]_input_0_0 \
    E=dffre_common[37]_input_2_0 \
    R=dffre_common[37]_input_1_0 \
    Q=dffre_common[37]_output_0_0

.names lut_$abc$22685$li370_li370_input_0_0 lut_$abc$22685$li370_li370_input_0_1 lut_$abc$22685$li370_li370_input_0_2 lut_$abc$22685$li370_li370_input_0_3 lut_$abc$22685$li370_li370_input_0_4 lut_$abc$22685$li370_li370_output_0_0 
11000 1
00100 1
10100 1
01100 1
00010 1
10110 1
01110 1
11110 1

.subckt dffre \
    C=dffre_common[38]_clock_0_0 \
    D=dffre_common[38]_input_0_0 \
    E=dffre_common[38]_input_2_0 \
    R=dffre_common[38]_input_1_0 \
    Q=dffre_common[38]_output_0_0

.names lut_$abc$44827$new_new_n1639___input_0_0 lut_$abc$44827$new_new_n1639___input_0_1 lut_$abc$44827$new_new_n1639___input_0_2 lut_$abc$44827$new_new_n1639___input_0_3 lut_$abc$44827$new_new_n1639___input_0_4 lut_$abc$44827$new_new_n1639___input_0_5 lut_$abc$44827$new_new_n1639___output_0_0 
010000 1
110000 1
011000 1
111000 1
010100 1
110100 1
011100 1
111100 1
110010 1
010001 1
110001 1
011001 1
111001 1
010101 1
110101 1
011101 1
111101 1
110011 1
111011 1
110111 1

.names lut_$abc$44827$new_new_n1637___input_0_0 lut_$abc$44827$new_new_n1637___input_0_1 lut_$abc$44827$new_new_n1637___input_0_2 lut_$abc$44827$new_new_n1637___input_0_3 lut_$abc$44827$new_new_n1637___input_0_4 lut_$abc$44827$new_new_n1637___input_0_5 lut_$abc$44827$new_new_n1637___output_0_0 
110001 1
111001 1
110101 1
101101 1
011101 1
111101 1
110011 1
101011 1
011011 1
111011 1
100111 1
010111 1
110111 1
101111 1
011111 1
111111 1

.names lut_$abc$44827$new_new_n1636___input_0_0 lut_$abc$44827$new_new_n1636___input_0_1 lut_$abc$44827$new_new_n1636___input_0_2 lut_$abc$44827$new_new_n1636___input_0_3 lut_$abc$44827$new_new_n1636___input_0_4 lut_$abc$44827$new_new_n1636___input_0_5 lut_$abc$44827$new_new_n1636___output_0_0 
110010 1
101010 1
011010 1
111010 1
100110 1
010110 1
110110 1
101110 1
011110 1
111110 1
110001 1
101001 1
011001 1
111001 1
100101 1
010101 1
110101 1
101101 1
011101 1
111101 1
110011 1
101011 1
011011 1
111011 1
100111 1
010111 1
110111 1
101111 1
011111 1
111111 1

.names lut_$abc$22685$li012_li012_input_0_0 lut_$abc$22685$li012_li012_input_0_1 lut_$abc$22685$li012_li012_input_0_2 lut_$abc$22685$li012_li012_input_0_3 __vpr__unconn463 lut_$abc$22685$li012_li012_output_0_0 
00100 1
01100 1
10110 1
01110 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[32]_output_0_0

.names __vpr__unconn464 lut_$abc$22685$li011_li011_input_0_1 lut_$abc$22685$li011_li011_input_0_2 lut_$abc$22685$li011_li011_input_0_3 __vpr__unconn465 lut_$abc$22685$li011_li011_output_0_0 
00100 1
01110 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[31]_output_0_0

.names lut_$abc$22685$li013_li013_input_0_0 lut_$abc$22685$li013_li013_input_0_1 lut_$abc$22685$li013_li013_input_0_2 lut_$abc$22685$li013_li013_input_0_3 lut_$abc$22685$li013_li013_input_0_4 lut_$abc$22685$li013_li013_input_0_5 lut_$abc$22685$li013_li013_output_0_0 
000100 1
001100 1
010010 1
010110 1
001110 1
000101 1
001101 1
000111 1
001111 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[33]_output_0_0

.names lut_$abc$44827$new_new_n1638___input_0_0 lut_$abc$44827$new_new_n1638___input_0_1 lut_$abc$44827$new_new_n1638___input_0_2 lut_$abc$44827$new_new_n1638___input_0_3 lut_$abc$44827$new_new_n1638___input_0_4 lut_$abc$44827$new_new_n1638___input_0_5 lut_$abc$44827$new_new_n1638___output_0_0 
100100 0
110100 0
101100 0
111100 0
101010 0
111010 0
100110 0
110110 0
001110 0
101110 0
011110 0
111110 0
111001 0
100101 0
110101 0
101101 0
011101 0
111101 0
110011 0
101011 0
111011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names __vpr__unconn466 __vpr__unconn467 lut_$abc$22685$li254_li254_input_0_2 lut_$abc$22685$li254_li254_input_0_3 __vpr__unconn468 lut_$abc$22685$li254_li254_output_0_0 
00010 1

.subckt dffre \
    C=dffre_bi_dd[12]_clock_0_0 \
    D=dffre_bi_dd[12]_input_0_0 \
    E=dffre_bi_dd[12]_input_2_0 \
    R=dffre_bi_dd[12]_input_1_0 \
    Q=dffre_bi_dd[12]_output_0_0

.names __vpr__unconn469 lut_$abc$22685$li255_li255_input_0_1 lut_$abc$22685$li255_li255_input_0_2 __vpr__unconn470 __vpr__unconn471 lut_$abc$22685$li255_li255_output_0_0 
01000 1

.subckt dffre \
    C=dffre_bi_dd[13]_clock_0_0 \
    D=dffre_bi_dd[13]_input_0_0 \
    E=dffre_bi_dd[13]_input_2_0 \
    R=dffre_bi_dd[13]_input_1_0 \
    Q=dffre_bi_dd[13]_output_0_0

.names lut_$abc$22685$li253_li253_input_0_0 __vpr__unconn472 lut_$abc$22685$li253_li253_input_0_2 __vpr__unconn473 __vpr__unconn474 lut_$abc$22685$li253_li253_output_0_0 
00100 1

.subckt dffre \
    C=dffre_bi_dd[11]_clock_0_0 \
    D=dffre_bi_dd[11]_input_0_0 \
    E=dffre_bi_dd[11]_input_2_0 \
    R=dffre_bi_dd[11]_input_1_0 \
    Q=dffre_bi_dd[11]_output_0_0

.names lut_$abc$22685$li235_li235_input_0_0 __vpr__unconn475 __vpr__unconn476 __vpr__unconn477 lut_$abc$22685$li235_li235_input_0_4 lut_$abc$22685$li235_li235_output_0_0 
00001 1

.subckt dffre \
    C=dffre_bi_d[11]_clock_0_0 \
    D=dffre_bi_d[11]_input_0_0 \
    E=dffre_bi_d[11]_input_2_0 \
    R=dffre_bi_d[11]_input_1_0 \
    Q=dffre_bi_d[11]_output_0_0

.names __vpr__unconn478 __vpr__unconn479 lut_$abc$22685$li236_li236_input_0_2 __vpr__unconn480 lut_$abc$22685$li236_li236_input_0_4 lut_$abc$22685$li236_li236_output_0_0 
00100 1

.subckt dffre \
    C=dffre_bi_d[12]_clock_0_0 \
    D=dffre_bi_d[12]_input_0_0 \
    E=dffre_bi_d[12]_input_2_0 \
    R=dffre_bi_d[12]_input_1_0 \
    Q=dffre_bi_d[12]_output_0_0

.names __vpr__unconn481 lut_$abc$22685$li237_li237_input_0_1 __vpr__unconn482 __vpr__unconn483 lut_$abc$22685$li237_li237_input_0_4 lut_$abc$22685$li237_li237_output_0_0 
01000 1

.subckt dffre \
    C=dffre_bi_d[13]_clock_0_0 \
    D=dffre_bi_d[13]_input_0_0 \
    E=dffre_bi_d[13]_input_2_0 \
    R=dffre_bi_d[13]_input_1_0 \
    Q=dffre_bi_d[13]_output_0_0

.names __vpr__unconn484 lut_$abc$22685$li273_li273_input_0_1 lut_$abc$22685$li273_li273_input_0_2 __vpr__unconn485 __vpr__unconn486 lut_$abc$22685$li273_li273_output_0_0 
01000 1

.subckt dffre \
    C=dffre_bi_ddd[13]_clock_0_0 \
    D=dffre_bi_ddd[13]_input_0_0 \
    E=dffre_bi_ddd[13]_input_2_0 \
    R=dffre_bi_ddd[13]_input_1_0 \
    Q=dffre_bi_ddd[13]_output_0_0

.names lut_$abc$22685$li365_li365_input_0_0 __vpr__unconn487 lut_$abc$22685$li365_li365_input_0_2 lut_$abc$22685$li365_li365_input_0_3 lut_$abc$22685$li365_li365_input_0_4 lut_$abc$22685$li365_li365_output_0_0 
00000 1
10010 1
10001 1
00011 1

.subckt dffre \
    C=dffre_common[33]_clock_0_0 \
    D=dffre_common[33]_input_0_0 \
    E=dffre_common[33]_input_2_0 \
    R=dffre_common[33]_input_1_0 \
    Q=dffre_common[33]_output_0_0

.names lut_$abc$44827$new_new_n1629___input_0_0 lut_$abc$44827$new_new_n1629___input_0_1 lut_$abc$44827$new_new_n1629___input_0_2 lut_$abc$44827$new_new_n1629___input_0_3 lut_$abc$44827$new_new_n1629___input_0_4 lut_$abc$44827$new_new_n1629___output_0_0 
11100 0
11010 0
10110 0
11110 0
10001 0
11001 0
10101 0
01101 0
11101 0
10011 0
01011 0
11011 0
00111 0
10111 0
01111 0
11111 0

.names lut_$abc$44827$new_new_n1628___input_0_0 lut_$abc$44827$new_new_n1628___input_0_1 lut_$abc$44827$new_new_n1628___input_0_2 lut_$abc$44827$new_new_n1628___input_0_3 lut_$abc$44827$new_new_n1628___input_0_4 lut_$abc$44827$new_new_n1628___output_0_0 
00000 1
01000 1
11000 1
00010 1
01010 1
00001 1
10001 1
01001 1
11001 1
00011 1
01011 1
11011 1

.names lut_$abc$22685$li471_li471_input_0_0 lut_$abc$22685$li471_li471_input_0_1 lut_$abc$22685$li471_li471_input_0_2 lut_$abc$22685$li471_li471_input_0_3 lut_$abc$22685$li471_li471_input_0_4 lut_$abc$22685$li471_li471_output_0_0 
00000 1
10000 1
01000 1
11100 1
00001 1
10101 1
01101 1
11101 1

.subckt dffre \
    C=dffre_pr[22]_clock_0_0 \
    D=dffre_pr[22]_input_0_0 \
    E=dffre_pr[22]_input_2_0 \
    R=dffre_pr[22]_input_1_0 \
    Q=dffre_pr[22]_output_0_0

.names lut_$abc$44827$new_new_n1436___input_0_0 lut_$abc$44827$new_new_n1436___input_0_1 __vpr__unconn488 lut_$abc$44827$new_new_n1436___input_0_3 __vpr__unconn489 lut_$abc$44827$new_new_n1436___output_0_0 
00000 1
11000 1
10010 1
01010 1

.names lut_$abc$44827$new_new_n1445___input_0_0 lut_$abc$44827$new_new_n1445___input_0_1 lut_$abc$44827$new_new_n1445___input_0_2 lut_$abc$44827$new_new_n1445___input_0_3 lut_$abc$44827$new_new_n1445___input_0_4 lut_$abc$44827$new_new_n1445___output_0_0 
00000 0
10000 0
01000 0
00010 0
00001 0
10001 0
01001 0
00101 0
11101 0
00011 0
10111 0
01111 0

.names lut_$abc$44827$new_new_n1443___input_0_0 lut_$abc$44827$new_new_n1443___input_0_1 lut_$abc$44827$new_new_n1443___input_0_2 __vpr__unconn490 lut_$abc$44827$new_new_n1443___input_0_4 lut_$abc$44827$new_new_n1443___output_0_0 
10100 1
00101 1
10101 1

.names lut_$abc$44827$new_new_n1439___input_0_0 lut_$abc$44827$new_new_n1439___input_0_1 lut_$abc$44827$new_new_n1439___input_0_2 lut_$abc$44827$new_new_n1439___input_0_3 lut_$abc$44827$new_new_n1439___input_0_4 lut_$abc$44827$new_new_n1439___input_0_5 lut_$abc$44827$new_new_n1439___output_0_0 
000000 0
010000 0
001000 0
111000 0
000100 0
110100 0
101100 0
111100 0
100010 0
110010 0
101010 0
011010 0
100110 0
010110 0
001110 0
011110 0
100001 0
110001 0
101001 0
011001 0
100101 0
010101 0
001101 0
011101 0
000011 0
010011 0
001011 0
111011 0
000111 0
110111 0
101111 0
111111 0

.names __vpr__unconn491 lut_$abc$22685$li021_li021_input_0_1 lut_$abc$22685$li021_li021_input_0_2 lut_$abc$22685$li021_li021_input_0_3 lut_$abc$22685$li021_li021_input_0_4 lut_$abc$22685$li021_li021_output_0_0 
01100 1
00110 1
01110 1
00101 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[20]_output_0_0

.names lut_$abc$22685$li022_li022_input_0_0 lut_$abc$22685$li022_li022_input_0_1 lut_$abc$22685$li022_li022_input_0_2 lut_$abc$22685$li022_li022_input_0_3 lut_$abc$22685$li022_li022_input_0_4 lut_$abc$22685$li022_li022_output_0_0 
10100 1
01100 1
00110 1
01110 1
00101 1
01101 1
00111 1
01111 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[21]_output_0_0

.names lut_$abc$22685$li023_li023_input_0_0 lut_$abc$22685$li023_li023_input_0_1 lut_$abc$22685$li023_li023_input_0_2 lut_$abc$22685$li023_li023_input_0_3 lut_$abc$22685$li023_li023_input_0_4 lut_$abc$22685$li023_li023_input_0_5 lut_$abc$22685$li023_li023_output_0_0 
110000 1
101000 1
111000 1
100100 1
110100 1
101100 1
111100 1
100010 1
110010 1
101010 1
111010 1
100110 1
110110 1
101110 1
111110 1
100001 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[22]_output_0_0

.names lut_$abc$44827$new_new_n1437___input_0_0 __vpr__unconn492 lut_$abc$44827$new_new_n1437___input_0_2 lut_$abc$44827$new_new_n1437___input_0_3 __vpr__unconn493 lut_$abc$44827$new_new_n1437___output_0_0 
00000 1
10000 1
00100 1
00010 1

.names __vpr__unconn494 lut_$abc$22685$li206_li206_input_0_1 __vpr__unconn495 __vpr__unconn496 lut_$abc$22685$li206_li206_input_0_4 lut_$abc$22685$li206_li206_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ar_dddd[2]_clock_0_0 \
    D=dffre_ar_dddd[2]_input_0_0 \
    E=dffre_ar_dddd[2]_input_2_0 \
    R=dffre_ar_dddd[2]_input_1_0 \
    Q=dffre_ar_dddd[2]_output_0_0

.names __vpr__unconn497 lut_$abc$22685$li207_li207_input_0_1 __vpr__unconn498 __vpr__unconn499 lut_$abc$22685$li207_li207_input_0_4 lut_$abc$22685$li207_li207_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ar_dddd[3]_clock_0_0 \
    D=dffre_ar_dddd[3]_input_0_0 \
    E=dffre_ar_dddd[3]_input_2_0 \
    R=dffre_ar_dddd[3]_input_1_0 \
    Q=dffre_ar_dddd[3]_output_0_0

.names __vpr__unconn500 lut_$abc$22685$li208_li208_input_0_1 __vpr__unconn501 lut_$abc$22685$li208_li208_input_0_3 __vpr__unconn502 lut_$abc$22685$li208_li208_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_dddd[4]_clock_0_0 \
    D=dffre_ar_dddd[4]_input_0_0 \
    E=dffre_ar_dddd[4]_input_2_0 \
    R=dffre_ar_dddd[4]_input_1_0 \
    Q=dffre_ar_dddd[4]_output_0_0

.names lut_$abc$22685$li437_li437_input_0_0 lut_$abc$22685$li437_li437_input_0_1 lut_$abc$22685$li437_li437_input_0_2 lut_$abc$22685$li437_li437_input_0_3 lut_$abc$22685$li437_li437_input_0_4 lut_$abc$22685$li437_li437_output_0_0 
00000 1
10000 1
11000 1
01010 1
00011 1
10011 1
01011 1
11011 1

.subckt dffre \
    C=dffre_pi[27]_clock_0_0 \
    D=dffre_pi[27]_input_0_0 \
    E=dffre_pi[27]_input_2_0 \
    R=dffre_pi[27]_input_1_0 \
    Q=dffre_pi[27]_output_0_0

.names lut_$abc$44827$new_new_n1331___input_0_0 lut_$abc$44827$new_new_n1331___input_0_1 lut_$abc$44827$new_new_n1331___input_0_2 lut_$abc$44827$new_new_n1331___input_0_3 lut_$abc$44827$new_new_n1331___input_0_4 lut_$abc$44827$new_new_n1331___input_0_5 lut_$abc$44827$new_new_n1331___output_0_0 
000001 1
100001 1
110001 1
001001 1
101001 1
011001 1
111001 1
100101 1
110101 1
001101 1
101101 1
111101 1

.names lut_$abc$44827$new_new_n1323___input_0_0 lut_$abc$44827$new_new_n1323___input_0_1 lut_$abc$44827$new_new_n1323___input_0_2 lut_$abc$44827$new_new_n1323___input_0_3 lut_$abc$44827$new_new_n1323___input_0_4 lut_$abc$44827$new_new_n1323___output_0_0 
00000 1
00010 1
10010 1
01010 1
11010 1
00110 1
00001 1
01001 1
00011 1
10011 1
01011 1
11011 1
00111 1
01111 1

.names lut_$abc$44827$new_new_n1320___input_0_0 __vpr__unconn503 lut_$abc$44827$new_new_n1320___input_0_2 __vpr__unconn504 lut_$abc$44827$new_new_n1320___input_0_4 lut_$abc$44827$new_new_n1320___output_0_0 
00000 1
10000 1
00100 1
00001 1

.names __vpr__unconn505 lut_$abc$22685$li392_li392_input_0_1 __vpr__unconn506 lut_$abc$22685$li392_li392_input_0_3 __vpr__unconn507 lut_$abc$22685$li392_li392_output_0_0 
01000 1

.subckt dffre \
    C=dffre_commonr2[23]_clock_0_0 \
    D=dffre_commonr2[23]_input_0_0 \
    E=dffre_commonr2[23]_input_2_0 \
    R=dffre_commonr2[23]_input_1_0 \
    Q=dffre_commonr2[23]_output_0_0

.names __vpr__unconn508 __vpr__unconn509 lut_$abc$22685$li393_li393_input_0_2 __vpr__unconn510 lut_$abc$22685$li393_li393_input_0_4 lut_$abc$22685$li393_li393_output_0_0 
00001 1

.subckt dffre \
    C=dffre_commonr2[24]_clock_0_0 \
    D=dffre_commonr2[24]_input_0_0 \
    E=dffre_commonr2[24]_input_2_0 \
    R=dffre_commonr2[24]_input_1_0 \
    Q=dffre_commonr2[24]_output_0_0

.names lut_$abc$44827$new_new_n1321___input_0_0 lut_$abc$44827$new_new_n1321___input_0_1 __vpr__unconn511 lut_$abc$44827$new_new_n1321___input_0_3 __vpr__unconn512 lut_$abc$44827$new_new_n1321___output_0_0 
10000 1
01000 1
00010 1
11010 1

.names lut_$abc$44827$new_new_n1318___input_0_0 lut_$abc$44827$new_new_n1318___input_0_1 lut_$abc$44827$new_new_n1318___input_0_2 lut_$abc$44827$new_new_n1318___input_0_3 lut_$abc$44827$new_new_n1318___input_0_4 lut_$abc$44827$new_new_n1318___input_0_5 lut_$abc$44827$new_new_n1318___output_0_0 
110010 1
011010 1
010110 1
111110 1
110001 1
011001 1
010101 1
111101 1
100011 1
110011 1
001011 1
011011 1
000111 1
010111 1
101111 1
111111 1

.names __vpr__unconn513 lut_$abc$22685$li435_li435_input_0_1 lut_$abc$22685$li435_li435_input_0_2 lut_$abc$22685$li435_li435_input_0_3 lut_$abc$22685$li435_li435_input_0_4 lut_$abc$22685$li435_li435_output_0_0 
00000 1
01100 1
01001 1
01101 1

.subckt dffre \
    C=dffre_pi[25]_clock_0_0 \
    D=dffre_pi[25]_input_0_0 \
    E=dffre_pi[25]_input_2_0 \
    R=dffre_pi[25]_input_1_0 \
    Q=dffre_pi[25]_output_0_0

.names lut_$abc$22685$li436_li436_input_0_0 lut_$abc$22685$li436_li436_input_0_1 lut_$abc$22685$li436_li436_input_0_2 lut_$abc$22685$li436_li436_input_0_3 lut_$abc$22685$li436_li436_input_0_4 lut_$abc$22685$li436_li436_output_0_0 
10000 1
01000 1
10100 1
11100 1
00001 1
01001 1
10101 1
11101 1

.subckt dffre \
    C=dffre_pi[26]_clock_0_0 \
    D=dffre_pi[26]_input_0_0 \
    E=dffre_pi[26]_input_2_0 \
    R=dffre_pi[26]_input_1_0 \
    Q=dffre_pi[26]_output_0_0

.names lut_$abc$44827$new_new_n1324___input_0_0 lut_$abc$44827$new_new_n1324___input_0_1 lut_$abc$44827$new_new_n1324___input_0_2 lut_$abc$44827$new_new_n1324___input_0_3 lut_$abc$44827$new_new_n1324___input_0_4 lut_$abc$44827$new_new_n1324___input_0_5 lut_$abc$44827$new_new_n1324___output_0_0 
101100 1
011100 1
101010 1
011010 1
100110 1
010110 1
101110 1
011110 1
001101 1
111101 1
001011 1
111011 1
000111 1
110111 1
001111 1
111111 1

.names lut_$abc$22685$li438_li438_input_0_0 lut_$abc$22685$li438_li438_input_0_1 lut_$abc$22685$li438_li438_input_0_2 lut_$abc$22685$li438_li438_input_0_3 lut_$abc$22685$li438_li438_input_0_4 lut_$abc$22685$li438_li438_input_0_5 lut_$abc$22685$li438_li438_output_0_0 
000000 1
110000 1
001000 1
111000 1
100100 1
010100 1
101100 1
011100 1
100001 1
110001 1
001001 1
111001 1
000101 1
010101 1
101101 1
011101 1

.subckt dffre \
    C=dffre_pi[28]_clock_0_0 \
    D=dffre_pi[28]_input_0_0 \
    E=dffre_pi[28]_input_2_0 \
    R=dffre_pi[28]_input_1_0 \
    Q=dffre_pi[28]_output_0_0

.names lut_$abc$44827$new_new_n1338___input_0_0 lut_$abc$44827$new_new_n1338___input_0_1 __vpr__unconn514 lut_$abc$44827$new_new_n1338___input_0_3 __vpr__unconn515 lut_$abc$44827$new_new_n1338___output_0_0 
00000 1
10000 1
01000 1
00010 1

.names __vpr__unconn516 __vpr__unconn517 lut_$abc$22685$li125_li125_input_0_2 __vpr__unconn518 lut_$abc$22685$li125_li125_input_0_4 lut_$abc$22685$li125_li125_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_dddd[1]_clock_0_0 \
    D=dffre_ai_dddd[1]_input_0_0 \
    E=dffre_ai_dddd[1]_input_2_0 \
    R=dffre_ai_dddd[1]_input_1_0 \
    Q=dffre_ai_dddd[1]_output_0_0

.names lut_$abc$44827$new_new_n1347___input_0_0 lut_$abc$44827$new_new_n1347___input_0_1 lut_$abc$44827$new_new_n1347___input_0_2 lut_$abc$44827$new_new_n1347___input_0_3 lut_$abc$44827$new_new_n1347___input_0_4 lut_$abc$44827$new_new_n1347___output_0_0 
00010 1
01010 1
11010 1
00110 1
01110 1
11110 1
00011 1
01011 1
11011 1

.names lut_$abc$44827$new_new_n1342___input_0_0 lut_$abc$44827$new_new_n1342___input_0_1 lut_$abc$44827$new_new_n1342___input_0_2 __vpr__unconn519 __vpr__unconn520 lut_$abc$44827$new_new_n1342___output_0_0 
00000 1
11000 1
10100 1
01100 1

.names lut_$abc$44827$new_new_n1472___input_0_0 __vpr__unconn521 __vpr__unconn522 lut_$abc$44827$new_new_n1472___input_0_3 lut_$abc$44827$new_new_n1472___input_0_4 lut_$abc$44827$new_new_n1472___output_0_0 
00000 1
10010 1
10001 1
00011 1

.names __vpr__unconn523 __vpr__unconn524 lut_$abc$22685$li126_li126_input_0_2 lut_$abc$22685$li126_li126_input_0_3 __vpr__unconn525 lut_$abc$22685$li126_li126_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ai_dddd[2]_clock_0_0 \
    D=dffre_ai_dddd[2]_input_0_0 \
    E=dffre_ai_dddd[2]_input_2_0 \
    R=dffre_ai_dddd[2]_input_1_0 \
    Q=dffre_ai_dddd[2]_output_0_0

.names lut_$abc$22685$li433_li433_input_0_0 lut_$abc$22685$li433_li433_input_0_1 lut_$abc$22685$li433_li433_input_0_2 __vpr__unconn526 lut_$abc$22685$li433_li433_input_0_4 lut_$abc$22685$li433_li433_output_0_0 
10000 1
01000 1
00001 1
01001 1

.subckt dffre \
    C=dffre_pi[23]_clock_0_0 \
    D=dffre_pi[23]_input_0_0 \
    E=dffre_pi[23]_input_2_0 \
    R=dffre_pi[23]_input_1_0 \
    Q=dffre_pi[23]_output_0_0

.names lut_$abc$44827$new_new_n1317___input_0_0 lut_$abc$44827$new_new_n1317___input_0_1 lut_$abc$44827$new_new_n1317___input_0_2 lut_$abc$44827$new_new_n1317___input_0_3 lut_$abc$44827$new_new_n1317___input_0_4 lut_$abc$44827$new_new_n1317___input_0_5 lut_$abc$44827$new_new_n1317___output_0_0 
000000 1
110000 1
001000 1
111000 1
100100 1
010100 1
101100 1
011100 1
000010 1
110010 1
100110 1
010110 1
000001 1
110001 1
100101 1
010101 1

.names lut_$abc$22685$li044_li044_input_0_0 lut_$abc$22685$li044_li044_input_0_1 lut_$abc$22685$li044_li044_input_0_2 lut_$abc$22685$li044_li044_input_0_3 lut_$abc$22685$li044_li044_input_0_4 lut_$abc$22685$li044_li044_input_0_5 lut_$abc$22685$li044_li044_output_0_0 
100010 1
010010 1
110010 1
001010 1
000110 1
100110 1
010110 1
110110 1
000011 1
100011 1
010011 1
110011 1
000111 1
100111 1
010111 1
110111 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[22]_output_0_0

.names __vpr__unconn527 __vpr__unconn528 lut_$abc$22685$li391_li391_input_0_2 __vpr__unconn529 lut_$abc$22685$li391_li391_input_0_4 lut_$abc$22685$li391_li391_output_0_0 
00001 1

.subckt dffre \
    C=dffre_commonr2[22]_clock_0_0 \
    D=dffre_commonr2[22]_input_0_0 \
    E=dffre_commonr2[22]_input_2_0 \
    R=dffre_commonr2[22]_input_1_0 \
    Q=dffre_commonr2[22]_output_0_0

.names lut_$abc$22685$li124_li124_input_0_0 __vpr__unconn530 lut_$abc$22685$li124_li124_input_0_2 __vpr__unconn531 __vpr__unconn532 lut_$abc$22685$li124_li124_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_dddd[0]_clock_0_0 \
    D=dffre_ai_dddd[0]_input_0_0 \
    E=dffre_ai_dddd[0]_input_2_0 \
    R=dffre_ai_dddd[0]_input_1_0 \
    Q=dffre_ai_dddd[0]_output_0_0

.names lut_$abc$22685$li473_li473_input_0_0 lut_$abc$22685$li473_li473_input_0_1 lut_$abc$22685$li473_li473_input_0_2 lut_$abc$22685$li473_li473_input_0_3 lut_$abc$22685$li473_li473_input_0_4 lut_$abc$22685$li473_li473_input_0_5 lut_$abc$22685$li473_li473_output_0_0 
010000 1
001000 1
010100 1
011100 1
000010 1
001010 1
000110 1
001110 1
010001 1
011001 1
010101 1
011101 1
010011 1
001011 1
010111 1
011111 1

.subckt dffre \
    C=dffre_pr[24]_clock_0_0 \
    D=dffre_pr[24]_input_0_0 \
    E=dffre_pr[24]_input_2_0 \
    R=dffre_pr[24]_input_1_0 \
    Q=dffre_pr[24]_output_0_0

.names lut_$abc$44827$new_new_n1449___input_0_0 lut_$abc$44827$new_new_n1449___input_0_1 lut_$abc$44827$new_new_n1449___input_0_2 lut_$abc$44827$new_new_n1449___input_0_3 lut_$abc$44827$new_new_n1449___input_0_4 lut_$abc$44827$new_new_n1449___input_0_5 lut_$abc$44827$new_new_n1449___output_0_0 
000000 0
100000 0
011000 0
111000 0
000100 0
110100 0
101100 0
011100 0
010010 0
110010 0
001010 0
101010 0
100110 0
010110 0
001110 0
111110 0
000001 0
110001 0
101001 0
011001 0
010101 0
110101 0
001101 0
101101 0
100011 0
010011 0
001011 0
111011 0
000111 0
100111 0
011111 0
111111 0

.names lut_$abc$44827$new_new_n1457___input_0_0 lut_$abc$44827$new_new_n1457___input_0_1 lut_$abc$44827$new_new_n1457___input_0_2 lut_$abc$44827$new_new_n1457___input_0_3 lut_$abc$44827$new_new_n1457___input_0_4 lut_$abc$44827$new_new_n1457___input_0_5 lut_$abc$44827$new_new_n1457___output_0_0 
111000 0
100100 0
101100 0
111100 0
100010 0
101010 0
111010 0
000110 0
010110 0
001110 0
011110 0
111110 0
100001 0
101001 0
111001 0
000101 0
010101 0
001101 0
011101 0
111101 0
000011 0
010011 0
001011 0
011011 0
111011 0
000111 0
100111 0
010111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$44827$new_new_n1456___input_0_0 lut_$abc$44827$new_new_n1456___input_0_1 lut_$abc$44827$new_new_n1456___input_0_2 lut_$abc$44827$new_new_n1456___input_0_3 lut_$abc$44827$new_new_n1456___input_0_4 lut_$abc$44827$new_new_n1456___input_0_5 lut_$abc$44827$new_new_n1456___output_0_0 
111000 1
011100 1
110010 1
101010 1
111010 1
010110 1
001110 1
011110 1
011001 1
111101 1
010011 1
001011 1
011011 1
110111 1
101111 1
111111 1

.names lut_$abc$22685$li209_li209_input_0_0 __vpr__unconn533 __vpr__unconn534 lut_$abc$22685$li209_li209_input_0_3 __vpr__unconn535 lut_$abc$22685$li209_li209_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_dddd[5]_clock_0_0 \
    D=dffre_ar_dddd[5]_input_0_0 \
    E=dffre_ar_dddd[5]_input_2_0 \
    R=dffre_ar_dddd[5]_input_1_0 \
    Q=dffre_ar_dddd[5]_output_0_0

.names __vpr__unconn536 lut_$abc$22685$li024_li024_input_0_1 lut_$abc$22685$li024_li024_input_0_2 __vpr__unconn537 lut_$abc$22685$li024_li024_input_0_4 lut_$abc$22685$li024_li024_output_0_0 
01000 1
01101 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$391.C[23]_output_0_0

.names __vpr__unconn538 __vpr__unconn539 lut_$abc$22685$li189_li189_input_0_2 __vpr__unconn540 lut_$abc$22685$li189_li189_input_0_4 lut_$abc$22685$li189_li189_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ar_ddd[5]_clock_0_0 \
    D=dffre_ar_ddd[5]_input_0_0 \
    E=dffre_ar_ddd[5]_input_2_0 \
    R=dffre_ar_ddd[5]_input_1_0 \
    Q=dffre_ar_ddd[5]_output_0_0

.names lut_$abc$44827$new_new_n1446___input_0_0 lut_$abc$44827$new_new_n1446___input_0_1 __vpr__unconn541 lut_$abc$44827$new_new_n1446___input_0_3 __vpr__unconn542 lut_$abc$44827$new_new_n1446___output_0_0 
10000 1
01000 1
00010 1
11010 1

.names __vpr__unconn543 lut_$abc$44827$new_new_n1447___input_0_1 lut_$abc$44827$new_new_n1447___input_0_2 lut_$abc$44827$new_new_n1447___input_0_3 __vpr__unconn544 lut_$abc$44827$new_new_n1447___output_0_0 
00000 1
01000 1
00100 1
00010 1

.names lut_$abc$22685$li169_li169_input_0_0 __vpr__unconn545 __vpr__unconn546 __vpr__unconn547 lut_$abc$22685$li169_li169_input_0_4 lut_$abc$22685$li169_li169_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ar_dd[5]_clock_0_0 \
    D=dffre_ar_dd[5]_input_0_0 \
    E=dffre_ar_dd[5]_input_2_0 \
    R=dffre_ar_dd[5]_input_1_0 \
    Q=dffre_ar_dd[5]_output_0_0

.names lut_$abc$44827$new_new_n1455___input_0_0 lut_$abc$44827$new_new_n1455___input_0_1 lut_$abc$44827$new_new_n1455___input_0_2 lut_$abc$44827$new_new_n1455___input_0_3 lut_$abc$44827$new_new_n1455___input_0_4 lut_$abc$44827$new_new_n1455___output_0_0 
00110 1
10110 1
10111 1

.names lut_$abc$22685$li367_li367_input_0_0 lut_$abc$22685$li367_li367_input_0_1 lut_$abc$22685$li367_li367_input_0_2 lut_$abc$22685$li367_li367_input_0_3 lut_$abc$22685$li367_li367_input_0_4 lut_$abc$22685$li367_li367_input_0_5 lut_$abc$22685$li367_li367_output_0_0 
100000 1
010000 1
001000 1
101000 1
000100 1
110100 1
011100 1
111100 1
010001 1
110001 1
101001 1
011001 1
000101 1
100101 1
001101 1
111101 1

.subckt dffre \
    C=dffre_common[35]_clock_0_0 \
    D=dffre_common[35]_input_0_0 \
    E=dffre_common[35]_input_2_0 \
    R=dffre_common[35]_input_1_0 \
    Q=dffre_common[35]_output_0_0

.names lut_$abc$22685$li366_li366_input_0_0 lut_$abc$22685$li366_li366_input_0_1 __vpr__unconn548 lut_$abc$22685$li366_li366_input_0_3 lut_$abc$22685$li366_li366_input_0_4 lut_$abc$22685$li366_li366_output_0_0 
00000 1
11000 1
10010 1
01010 1

.subckt dffre \
    C=dffre_common[34]_clock_0_0 \
    D=dffre_common[34]_input_0_0 \
    E=dffre_common[34]_input_2_0 \
    R=dffre_common[34]_input_1_0 \
    Q=dffre_common[34]_output_0_0

.names __vpr__unconn549 __vpr__unconn550 lut_$abc$22685$li256_li256_input_0_2 __vpr__unconn551 lut_$abc$22685$li256_li256_input_0_4 lut_$abc$22685$li256_li256_output_0_0 
00100 1

.subckt dffre \
    C=dffre_bi_dd[14]_clock_0_0 \
    D=dffre_bi_dd[14]_input_0_0 \
    E=dffre_bi_dd[14]_input_2_0 \
    R=dffre_bi_dd[14]_input_1_0 \
    Q=dffre_bi_dd[14]_output_0_0

.names lut_$abc$22685$li368_li368_input_0_0 lut_$abc$22685$li368_li368_input_0_1 lut_$abc$22685$li368_li368_input_0_2 lut_$abc$22685$li368_li368_input_0_3 lut_$abc$22685$li368_li368_input_0_4 lut_$abc$22685$li368_li368_input_0_5 lut_$abc$22685$li368_li368_output_0_0 
000000 1
100000 1
010000 1
110000 1
100100 1
000110 1
010110 1
110110 1
000101 1
010101 1
110101 1
000011 1
100011 1
010011 1
110011 1
100111 1

.subckt dffre \
    C=dffre_common[36]_clock_0_0 \
    D=dffre_common[36]_input_0_0 \
    E=dffre_common[36]_input_2_0 \
    R=dffre_common[36]_input_1_0 \
    Q=dffre_common[36]_output_0_0

.names lut_$abc$22685$li238_li238_input_0_0 __vpr__unconn552 __vpr__unconn553 __vpr__unconn554 lut_$abc$22685$li238_li238_input_0_4 lut_$abc$22685$li238_li238_output_0_0 
00001 1

.subckt dffre \
    C=dffre_bi_d[14]_clock_0_0 \
    D=dffre_bi_d[14]_input_0_0 \
    E=dffre_bi_d[14]_input_2_0 \
    R=dffre_bi_d[14]_input_1_0 \
    Q=dffre_bi_d[14]_output_0_0

.names lut_$abc$22685$li274_li274_input_0_0 lut_$abc$22685$li274_li274_input_0_1 __vpr__unconn555 __vpr__unconn556 __vpr__unconn557 lut_$abc$22685$li274_li274_output_0_0 
01000 1

.subckt dffre \
    C=dffre_bi_ddd[14]_clock_0_0 \
    D=dffre_bi_ddd[14]_input_0_0 \
    E=dffre_bi_ddd[14]_input_2_0 \
    R=dffre_bi_ddd[14]_input_1_0 \
    Q=dffre_bi_ddd[14]_output_0_0

.names lut_$abc$22685$li328_li328_input_0_0 __vpr__unconn558 __vpr__unconn559 __vpr__unconn560 lut_$abc$22685$li328_li328_input_0_4 lut_$abc$22685$li328_li328_output_0_0 
00001 1

.subckt dffre \
    C=dffre_br_ddd[14]_clock_0_0 \
    D=dffre_br_ddd[14]_input_0_0 \
    E=dffre_br_ddd[14]_input_2_0 \
    R=dffre_br_ddd[14]_input_1_0 \
    Q=dffre_br_ddd[14]_output_0_0

.names __vpr__unconn561 __vpr__unconn562 lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_input_0_3 __vpr__unconn563 lut_$auto$alumacc.cc:485:replace_alu$177.S[14]_output_0_0 
00100 1
00010 1

.names __vpr__unconn564 __vpr__unconn565 lut_$abc$22685$li292_li292_input_0_2 __vpr__unconn566 lut_$abc$22685$li292_li292_input_0_4 lut_$abc$22685$li292_li292_output_0_0 
00100 1

.subckt dffre \
    C=dffre_br_d[14]_clock_0_0 \
    D=dffre_br_d[14]_input_0_0 \
    E=dffre_br_d[14]_input_2_0 \
    R=dffre_br_d[14]_input_1_0 \
    Q=dffre_br_d[14]_output_0_0

.names __vpr__unconn567 __vpr__unconn568 __vpr__unconn569 lut_$abc$22685$li310_li310_input_0_3 lut_$abc$22685$li310_li310_input_0_4 lut_$abc$22685$li310_li310_output_0_0 
00010 1

.subckt dffre \
    C=dffre_br_dd[14]_clock_0_0 \
    D=dffre_br_dd[14]_input_0_0 \
    E=dffre_br_dd[14]_input_2_0 \
    R=dffre_br_dd[14]_input_1_0 \
    Q=dffre_br_dd[14]_output_0_0

.names lut_$abc$22685$li407_li407_input_0_0 lut_$abc$22685$li407_li407_input_0_1 __vpr__unconn570 __vpr__unconn571 __vpr__unconn572 lut_$abc$22685$li407_li407_output_0_0 
01000 1

.subckt dffre \
    C=dffre_commonr2[38]_clock_0_0 \
    D=dffre_commonr2[38]_input_0_0 \
    E=dffre_commonr2[38]_input_2_0 \
    R=dffre_commonr2[38]_input_1_0 \
    Q=dffre_commonr2[38]_output_0_0

.names lut_$abc$22685$li259_li259_input_0_0 __vpr__unconn573 lut_$abc$22685$li259_li259_input_0_2 __vpr__unconn574 __vpr__unconn575 lut_$abc$22685$li259_li259_output_0_0 
00100 1

.subckt dffre \
    C=dffre_bi_dd[17]_clock_0_0 \
    D=dffre_bi_dd[17]_input_0_0 \
    E=dffre_bi_dd[17]_input_2_0 \
    R=dffre_bi_dd[17]_input_1_0 \
    Q=dffre_bi_dd[17]_output_0_0

.names lut_$abc$44827$new_new_n1383___input_0_0 lut_$abc$44827$new_new_n1383___input_0_1 lut_$abc$44827$new_new_n1383___input_0_2 lut_$abc$44827$new_new_n1383___input_0_3 lut_$abc$44827$new_new_n1383___input_0_4 lut_$abc$44827$new_new_n1383___output_0_0 
00000 0
10000 0
00100 0
11100 0
10010 0
01010 0
00110 0
10110 0
01001 0
11001 0
10101 0
01101 0
00011 0
11011 0
01111 0
11111 0

.names lut_$abc$22685$li462_li462_input_0_0 lut_$abc$22685$li462_li462_input_0_1 lut_$abc$22685$li462_li462_input_0_2 lut_$abc$22685$li462_li462_input_0_3 lut_$abc$22685$li462_li462_input_0_4 lut_$abc$22685$li462_li462_input_0_5 lut_$abc$22685$li462_li462_output_0_0 
100000 1
001000 1
000100 1
101100 1
000010 1
101010 1
000110 1
101110 1
100001 1
001001 1
100101 1
001101 1
100011 1
001011 1
000111 1
101111 1

.subckt dffre \
    C=dffre_pr[13]_clock_0_0 \
    D=dffre_pr[13]_input_0_0 \
    E=dffre_pr[13]_input_2_0 \
    R=dffre_pr[13]_input_1_0 \
    Q=dffre_pr[13]_output_0_0

.names lut_$abc$22685$li461_li461_input_0_0 lut_$abc$22685$li461_li461_input_0_1 lut_$abc$22685$li461_li461_input_0_2 __vpr__unconn576 __vpr__unconn577 lut_$abc$22685$li461_li461_output_0_0 
00000 1
11000 1

.subckt dffre \
    C=dffre_pr[12]_clock_0_0 \
    D=dffre_pr[12]_input_0_0 \
    E=dffre_pr[12]_input_2_0 \
    R=dffre_pr[12]_input_1_0 \
    Q=dffre_pr[12]_output_0_0

.names __vpr__unconn578 __vpr__unconn579 lut_$abc$22685$li389_li389_input_0_2 __vpr__unconn580 lut_$abc$22685$li389_li389_input_0_4 lut_$abc$22685$li389_li389_output_0_0 
00001 1

.subckt dffre \
    C=dffre_commonr2[20]_clock_0_0 \
    D=dffre_commonr2[20]_input_0_0 \
    E=dffre_commonr2[20]_input_2_0 \
    R=dffre_commonr2[20]_input_1_0 \
    Q=dffre_commonr2[20]_output_0_0

.names lut_$abc$44827$new_new_n1288___input_0_0 lut_$abc$44827$new_new_n1288___input_0_1 lut_$abc$44827$new_new_n1288___input_0_2 lut_$abc$44827$new_new_n1288___input_0_3 lut_$abc$44827$new_new_n1288___input_0_4 lut_$abc$44827$new_new_n1288___input_0_5 lut_$abc$44827$new_new_n1288___output_0_0 
010100 0
110100 0
011100 0
111100 0
111010 0
010110 0
110110 0
101110 0
011110 0
111110 0
011001 0
111001 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
110011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$44827$new_new_n1295___input_0_0 lut_$abc$44827$new_new_n1295___input_0_1 lut_$abc$44827$new_new_n1295___input_0_2 lut_$abc$44827$new_new_n1295___input_0_3 lut_$abc$44827$new_new_n1295___input_0_4 lut_$abc$44827$new_new_n1295___output_0_0 
11000 0
10010 0
11010 0
11110 0
10001 0
01001 0
11001 0
10101 0
11101 0
00011 0
10011 0
01011 0
11011 0
10111 0
01111 0
11111 0

.names lut_$abc$22685$li123_li123_input_0_0 __vpr__unconn581 __vpr__unconn582 lut_$abc$22685$li123_li123_input_0_3 __vpr__unconn583 lut_$abc$22685$li123_li123_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ai_ddd[19]_clock_0_0 \
    D=dffre_ai_ddd[19]_input_0_0 \
    E=dffre_ai_ddd[19]_input_2_0 \
    R=dffre_ai_ddd[19]_input_1_0 \
    Q=dffre_ai_ddd[19]_output_0_0

.names lut_$abc$22685$li426_li426_input_0_0 lut_$abc$22685$li426_li426_input_0_1 lut_$abc$22685$li426_li426_input_0_2 __vpr__unconn584 lut_$abc$22685$li426_li426_input_0_4 lut_$abc$22685$li426_li426_output_0_0 
01000 1
00100 1
00001 1
01101 1

.subckt dffre \
    C=dffre_pi[16]_clock_0_0 \
    D=dffre_pi[16]_input_0_0 \
    E=dffre_pi[16]_input_2_0 \
    R=dffre_pi[16]_input_1_0 \
    Q=dffre_pi[16]_output_0_0

.names __vpr__unconn585 __vpr__unconn586 lut_$abc$22685$li103_li103_input_0_2 lut_$abc$22685$li103_li103_input_0_3 __vpr__unconn587 lut_$abc$22685$li103_li103_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ai_dd[19]_clock_0_0 \
    D=dffre_ai_dd[19]_input_0_0 \
    E=dffre_ai_dd[19]_input_2_0 \
    R=dffre_ai_dd[19]_input_1_0 \
    Q=dffre_ai_dd[19]_output_0_0

.names lut_$abc$44827$new_new_n1298___input_0_0 lut_$abc$44827$new_new_n1298___input_0_1 __vpr__unconn588 __vpr__unconn589 lut_$abc$44827$new_new_n1298___input_0_4 lut_$abc$44827$new_new_n1298___output_0_0 
10000 1
01000 1
00001 1
11001 1

.names lut_$abc$44827$new_new_n1306___input_0_0 lut_$abc$44827$new_new_n1306___input_0_1 lut_$abc$44827$new_new_n1306___input_0_2 lut_$abc$44827$new_new_n1306___input_0_3 lut_$abc$44827$new_new_n1306___input_0_4 lut_$abc$44827$new_new_n1306___input_0_5 lut_$abc$44827$new_new_n1306___output_0_0 
111000 1
101100 1
110010 1
011010 1
111010 1
100110 1
001110 1
101110 1
101001 1
111101 1
100011 1
001011 1
101011 1
110111 1
011111 1
111111 1

.names lut_$abc$44827$new_new_n1304___input_0_0 lut_$abc$44827$new_new_n1304___input_0_1 lut_$abc$44827$new_new_n1304___input_0_2 lut_$abc$44827$new_new_n1304___input_0_3 lut_$abc$44827$new_new_n1304___input_0_4 lut_$abc$44827$new_new_n1304___input_0_5 lut_$abc$44827$new_new_n1304___output_0_0 
000000 0
100000 0
001000 0
111000 0
010100 0
110100 0
101100 0
011100 0
000010 0
110010 0
011010 0
111010 0
100110 0
010110 0
001110 0
101110 0
010001 0
110001 0
101001 0
011001 0
000101 0
100101 0
001101 0
111101 0
100011 0
010011 0
001011 0
101011 0
000111 0
110111 0
011111 0
111111 0

.names lut_$abc$22685$li421_li421_input_0_0 lut_$abc$22685$li421_li421_input_0_1 lut_$abc$22685$li421_li421_input_0_2 lut_$abc$22685$li421_li421_input_0_3 lut_$abc$22685$li421_li421_input_0_4 lut_$abc$22685$li421_li421_input_0_5 lut_$abc$22685$li421_li421_output_0_0 
110000 1
001000 1
101000 1
011000 1
000100 1
100100 1
010100 1
111100 1
100001 1
010001 1
110001 1
001001 1
000101 1
101101 1
011101 1
111101 1

.subckt dffre \
    C=dffre_pi[11]_clock_0_0 \
    D=dffre_pi[11]_input_0_0 \
    E=dffre_pi[11]_input_2_0 \
    R=dffre_pi[11]_input_1_0 \
    Q=dffre_pi[11]_output_0_0

.names lut_$abc$44827$new_new_n1615___input_0_0 lut_$abc$44827$new_new_n1615___input_0_1 lut_$abc$44827$new_new_n1615___input_0_2 __vpr__unconn590 __vpr__unconn591 lut_$abc$44827$new_new_n1615___output_0_0 
10000 1
01000 1
11000 1
11100 1

.names __vpr__unconn592 __vpr__unconn593 __vpr__unconn594 lut_$abc$22685$li375_li375_input_0_3 lut_$abc$22685$li375_li375_input_0_4 lut_$abc$22685$li375_li375_output_0_0 
00001 1

.subckt dffre \
    C=dffre_commonr2[6]_clock_0_0 \
    D=dffre_commonr2[6]_input_0_0 \
    E=dffre_commonr2[6]_input_2_0 \
    R=dffre_commonr2[6]_input_1_0 \
    Q=dffre_commonr2[6]_output_0_0

.names lut_$abc$22685$li420_li420_input_0_0 lut_$abc$22685$li420_li420_input_0_1 __vpr__unconn595 lut_$abc$22685$li420_li420_input_0_3 lut_$abc$22685$li420_li420_input_0_4 lut_$abc$22685$li420_li420_output_0_0 
10000 1
01000 1
00001 1
11001 1

.subckt dffre \
    C=dffre_pi[10]_clock_0_0 \
    D=dffre_pi[10]_input_0_0 \
    E=dffre_pi[10]_input_2_0 \
    R=dffre_pi[10]_input_1_0 \
    Q=dffre_pi[10]_output_0_0

.names __vpr__unconn596 __vpr__unconn597 lut_$abc$22685$li374_li374_input_0_2 lut_$abc$22685$li374_li374_input_0_3 __vpr__unconn598 lut_$abc$22685$li374_li374_output_0_0 
00100 1

.subckt dffre \
    C=dffre_commonr2[5]_clock_0_0 \
    D=dffre_commonr2[5]_input_0_0 \
    E=dffre_commonr2[5]_input_2_0 \
    R=dffre_commonr2[5]_input_1_0 \
    Q=dffre_commonr2[5]_output_0_0

.names lut_$abc$44827$new_new_n1612___input_0_0 lut_$abc$44827$new_new_n1612___input_0_1 lut_$abc$44827$new_new_n1612___input_0_2 lut_$abc$44827$new_new_n1612___input_0_3 lut_$abc$44827$new_new_n1612___input_0_4 lut_$abc$44827$new_new_n1612___input_0_5 lut_$abc$44827$new_new_n1612___output_0_0 
000010 1
010010 1
001010 1
011010 1
000110 1
100110 1
010110 1
001110 1
101110 1
011110 1
111110 1
000011 1
010011 1
001011 1
011011 1
000111 1
100111 1
010111 1
001111 1
101111 1
011111 1

.names lut_$abc$44827$new_new_n1231___input_0_0 lut_$abc$44827$new_new_n1231___input_0_1 lut_$abc$44827$new_new_n1231___input_0_2 lut_$abc$44827$new_new_n1231___input_0_3 lut_$abc$44827$new_new_n1231___input_0_4 lut_$abc$44827$new_new_n1231___input_0_5 lut_$abc$44827$new_new_n1231___output_0_0 
011000 0
111000 0
011100 0
111100 0
110010 0
101010 0
011010 0
111010 0
110110 0
101110 0
011110 0
111110 0
011001 0
111001 0
100101 0
110101 0
101101 0
011101 0
111101 0
110011 0
101011 0
011011 0
111011 0
000111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$44827$new_new_n1397___input_0_0 lut_$abc$44827$new_new_n1397___input_0_1 lut_$abc$44827$new_new_n1397___input_0_2 lut_$abc$44827$new_new_n1397___input_0_3 lut_$abc$44827$new_new_n1397___input_0_4 lut_$abc$44827$new_new_n1397___input_0_5 lut_$abc$44827$new_new_n1397___output_0_0 
101010 1
011010 1
111010 1
100110 1
010110 1
110110 1
101001 1
011001 1
111001 1
100101 1
010101 1
110101 1
101011 1
011011 1
111011 1
100111 1
010111 1
110111 1

.names lut_$abc$44827$new_new_n1398___input_0_0 lut_$abc$44827$new_new_n1398___input_0_1 lut_$abc$44827$new_new_n1398___input_0_2 lut_$abc$44827$new_new_n1398___input_0_3 lut_$abc$44827$new_new_n1398___input_0_4 lut_$abc$44827$new_new_n1398___input_0_5 lut_$abc$44827$new_new_n1398___output_0_0 
111100 0
011010 0
111010 0
101110 0
011110 0
111110 0
001001 0
101001 0
011001 0
111001 0
110101 0
001101 0
101101 0
011101 0
111101 0
010011 0
110011 0
001011 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$22685$li373_li373_input_0_0 __vpr__unconn599 __vpr__unconn600 lut_$abc$22685$li373_li373_input_0_3 __vpr__unconn601 lut_$abc$22685$li373_li373_output_0_0 
00010 1

.subckt dffre \
    C=dffre_commonr2[4]_clock_0_0 \
    D=dffre_commonr2[4]_input_0_0 \
    E=dffre_commonr2[4]_input_2_0 \
    R=dffre_commonr2[4]_input_1_0 \
    Q=dffre_commonr2[4]_output_0_0

.names lut_$abc$22685$li419_li419_input_0_0 lut_$abc$22685$li419_li419_input_0_1 lut_$abc$22685$li419_li419_input_0_2 __vpr__unconn602 lut_$abc$22685$li419_li419_input_0_4 lut_$abc$22685$li419_li419_output_0_0 
00000 1
01100 1
01001 1
00101 1

.subckt dffre \
    C=dffre_pi[9]_clock_0_0 \
    D=dffre_pi[9]_input_0_0 \
    E=dffre_pi[9]_input_2_0 \
    R=dffre_pi[9]_input_1_0 \
    Q=dffre_pi[9]_output_0_0

.names lut_$abc$22685$li434_li434_input_0_0 lut_$abc$22685$li434_li434_input_0_1 lut_$abc$22685$li434_li434_input_0_2 lut_$abc$22685$li434_li434_input_0_3 lut_$abc$22685$li434_li434_input_0_4 lut_$abc$22685$li434_li434_input_0_5 lut_$abc$22685$li434_li434_output_0_0 
001000 1
011000 1
000100 1
011100 1
000010 1
010010 1
000110 1
010110 1
000001 1
010001 1
010101 1
001101 1
001011 1
011011 1
001111 1
011111 1

.subckt dffre \
    C=dffre_pi[24]_clock_0_0 \
    D=dffre_pi[24]_input_0_0 \
    E=dffre_pi[24]_input_2_0 \
    R=dffre_pi[24]_input_1_0 \
    Q=dffre_pi[24]_output_0_0

.names __vpr__unconn603 lut_$abc$22685$li069_li069_input_0_1 lut_$abc$22685$li069_li069_input_0_2 __vpr__unconn604 __vpr__unconn605 lut_$abc$22685$li069_li069_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ai_d[5]_clock_0_0 \
    D=dffre_ai_d[5]_input_0_0 \
    E=dffre_ai_d[5]_input_2_0 \
    R=dffre_ai_d[5]_input_1_0 \
    Q=dffre_ai_d[5]_output_0_0

.names lut_$abc$22685$li089_li089_input_0_0 __vpr__unconn606 lut_$abc$22685$li089_li089_input_0_2 __vpr__unconn607 __vpr__unconn608 lut_$abc$22685$li089_li089_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_dd[5]_clock_0_0 \
    D=dffre_ai_dd[5]_input_0_0 \
    E=dffre_ai_dd[5]_input_2_0 \
    R=dffre_ai_dd[5]_input_1_0 \
    Q=dffre_ai_dd[5]_output_0_0

.names lut_$abc$22685$li109_li109_input_0_0 lut_$abc$22685$li109_li109_input_0_1 __vpr__unconn609 __vpr__unconn610 __vpr__unconn611 lut_$abc$22685$li109_li109_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ai_ddd[5]_clock_0_0 \
    D=dffre_ai_ddd[5]_input_0_0 \
    E=dffre_ai_ddd[5]_input_2_0 \
    R=dffre_ai_ddd[5]_input_1_0 \
    Q=dffre_ai_ddd[5]_output_0_0

.names __vpr__unconn612 __vpr__unconn613 lut_$abc$44827$new_new_n1332___input_0_2 lut_$abc$44827$new_new_n1332___input_0_3 lut_$abc$44827$new_new_n1332___input_0_4 lut_$abc$44827$new_new_n1332___output_0_0 
00000 1
00100 1
00010 1
00001 1

.names lut_$abc$44827$new_new_n1741___input_0_0 lut_$abc$44827$new_new_n1741___input_0_1 lut_$abc$44827$new_new_n1741___input_0_2 lut_$abc$44827$new_new_n1741___input_0_3 lut_$abc$44827$new_new_n1741___input_0_4 lut_$abc$44827$new_new_n1741___input_0_5 lut_$abc$44827$new_new_n1741___output_0_0 
000000 0
101000 0
011000 0
111000 0
001100 0
101100 0
011100 0
111100 0
001010 0
101010 0
011010 0
111010 0
001110 0
101110 0
011110 0
111110 0
001001 0
101001 0
011001 0
111001 0
001101 0
101101 0
011101 0
111101 0
001011 0
101011 0
011011 0
111011 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$22685$li046_li046_input_0_0 lut_$abc$22685$li046_li046_input_0_1 __vpr__unconn614 __vpr__unconn615 lut_$abc$22685$li046_li046_input_0_4 lut_$abc$22685$li046_li046_output_0_0 
10000 1
11001 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[24]_output_0_0

.names lut_$abc$22685$li047_li047_input_0_0 lut_$abc$22685$li047_li047_input_0_1 lut_$abc$22685$li047_li047_input_0_2 __vpr__unconn616 lut_$abc$22685$li047_li047_input_0_4 lut_$abc$22685$li047_li047_output_0_0 
10000 1
11100 1
10001 1
11001 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[25]_output_0_0

.names lut_$abc$44827$new_new_n1325___input_0_0 lut_$abc$44827$new_new_n1325___input_0_1 lut_$abc$44827$new_new_n1325___input_0_2 lut_$abc$44827$new_new_n1325___input_0_3 lut_$abc$44827$new_new_n1325___input_0_4 lut_$abc$44827$new_new_n1325___input_0_5 lut_$abc$44827$new_new_n1325___output_0_0 
000000 1
110000 1
101000 1
011000 1
000100 1
110100 1
101100 1
011100 1
000010 1
110010 1
101010 1
011010 1
000001 1
110001 1
101001 1
011001 1

.names lut_$abc$44827$new_new_n1327___input_0_0 lut_$abc$44827$new_new_n1327___input_0_1 lut_$abc$44827$new_new_n1327___input_0_2 lut_$abc$44827$new_new_n1327___input_0_3 lut_$abc$44827$new_new_n1327___input_0_4 lut_$abc$44827$new_new_n1327___input_0_5 lut_$abc$44827$new_new_n1327___output_0_0 
000000 0
110000 0
001000 0
111000 0
000100 0
110100 0
101100 0
011100 0
000010 0
110010 0
101010 0
011010 0
100110 0
010110 0
101110 0
011110 0
100001 0
010001 0
101001 0
011001 0
100101 0
010101 0
001101 0
111101 0
100011 0
010011 0
001011 0
111011 0
000111 0
110111 0
001111 0
111111 0

.names __vpr__unconn617 __vpr__unconn618 lut_$abc$22685$li130_li130_input_0_2 __vpr__unconn619 lut_$abc$22685$li130_li130_input_0_4 lut_$abc$22685$li130_li130_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ai_dddd[6]_clock_0_0 \
    D=dffre_ai_dddd[6]_input_0_0 \
    E=dffre_ai_dddd[6]_input_2_0 \
    R=dffre_ai_dddd[6]_input_1_0 \
    Q=dffre_ai_dddd[6]_output_0_0

.names lut_$abc$22685$li131_li131_input_0_0 __vpr__unconn620 __vpr__unconn621 __vpr__unconn622 lut_$abc$22685$li131_li131_input_0_4 lut_$abc$22685$li131_li131_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_dddd[7]_clock_0_0 \
    D=dffre_ai_dddd[7]_input_0_0 \
    E=dffre_ai_dddd[7]_input_2_0 \
    R=dffre_ai_dddd[7]_input_1_0 \
    Q=dffre_ai_dddd[7]_output_0_0

.names lut_$abc$22685$li364_li364_input_0_0 lut_$abc$22685$li364_li364_input_0_1 lut_$abc$22685$li364_li364_input_0_2 lut_$abc$22685$li364_li364_input_0_3 lut_$abc$22685$li364_li364_input_0_4 lut_$abc$22685$li364_li364_input_0_5 lut_$abc$22685$li364_li364_output_0_0 
100000 1
110000 1
100100 1
010100 1
100010 1
010010 1
000110 1
010110 1
000001 1
010001 1
000101 1
110101 1
000011 1
110011 1
100111 1
110111 1

.subckt dffre \
    C=dffre_common[32]_clock_0_0 \
    D=dffre_common[32]_input_0_0 \
    E=dffre_common[32]_input_2_0 \
    R=dffre_common[32]_input_1_0 \
    Q=dffre_common[32]_output_0_0

.names lut_$abc$44827$new_new_n1627___input_0_0 lut_$abc$44827$new_new_n1627___input_0_1 lut_$abc$44827$new_new_n1627___input_0_2 lut_$abc$44827$new_new_n1627___input_0_3 lut_$abc$44827$new_new_n1627___input_0_4 lut_$abc$44827$new_new_n1627___output_0_0 
11000 0
11100 0
11010 0
10110 0
01110 0
11110 0
11001 0
10101 0
01101 0
11101 0
10011 0
01011 0
11011 0
10111 0
01111 0
11111 0

.names lut_$abc$22685$li010_li010_input_0_0 lut_$abc$22685$li010_li010_input_0_1 lut_$abc$22685$li010_li010_input_0_2 lut_$abc$22685$li010_li010_input_0_3 lut_$abc$22685$li010_li010_input_0_4 lut_$abc$22685$li010_li010_input_0_5 lut_$abc$22685$li010_li010_output_0_0 
000100 1
110100 1
001100 1
101100 1
000110 1
100110 1
001110 1
101110 1
000101 1
100101 1
001101 1
101101 1
000111 1
100111 1
001111 1
101111 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[30]_output_0_0

.names lut_$abc$22685$li252_li252_input_0_0 __vpr__unconn623 __vpr__unconn624 __vpr__unconn625 lut_$abc$22685$li252_li252_input_0_4 lut_$abc$22685$li252_li252_output_0_0 
00001 1

.subckt dffre \
    C=dffre_bi_dd[10]_clock_0_0 \
    D=dffre_bi_dd[10]_input_0_0 \
    E=dffre_bi_dd[10]_input_2_0 \
    R=dffre_bi_dd[10]_input_1_0 \
    Q=dffre_bi_dd[10]_output_0_0

.names lut_$abc$22685$li251_li251_input_0_0 __vpr__unconn626 lut_$abc$22685$li251_li251_input_0_2 __vpr__unconn627 __vpr__unconn628 lut_$abc$22685$li251_li251_output_0_0 
00100 1

.subckt dffre \
    C=dffre_bi_dd[9]_clock_0_0 \
    D=dffre_bi_dd[9]_input_0_0 \
    E=dffre_bi_dd[9]_input_2_0 \
    R=dffre_bi_dd[9]_input_1_0 \
    Q=dffre_bi_dd[9]_output_0_0

.names lut_$abc$22685$li243_li243_input_0_0 __vpr__unconn629 lut_$abc$22685$li243_li243_input_0_2 __vpr__unconn630 __vpr__unconn631 lut_$abc$22685$li243_li243_output_0_0 
10000 1

.subckt dffre \
    C=dffre_bi_dd[1]_clock_0_0 \
    D=dffre_bi_dd[1]_input_0_0 \
    E=dffre_bi_dd[1]_input_2_0 \
    R=dffre_bi_dd[1]_input_1_0 \
    Q=dffre_bi_dd[1]_output_0_0

.names __vpr__unconn632 __vpr__unconn633 lut_$abc$44827$new_new_n1618___input_0_2 __vpr__unconn634 lut_$abc$44827$new_new_n1618___input_0_4 lut_$abc$44827$new_new_n1618___output_0_0 
00001 1

.names __vpr__unconn635 lut_$abc$22685$li242_li242_input_0_1 __vpr__unconn636 __vpr__unconn637 lut_$abc$22685$li242_li242_input_0_4 lut_$abc$22685$li242_li242_output_0_0 
01000 1

.subckt dffre \
    C=dffre_bi_dd[0]_clock_0_0 \
    D=dffre_bi_dd[0]_input_0_0 \
    E=dffre_bi_dd[0]_input_2_0 \
    R=dffre_bi_dd[0]_input_1_0 \
    Q=dffre_bi_dd[0]_output_0_0

.names __vpr__unconn638 __vpr__unconn639 lut_$abc$22685$li000_li000_input_0_2 lut_$abc$22685$li000_li000_input_0_3 __vpr__unconn640 lut_$abc$22685$li000_li000_output_0_0 
00110 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[20]_output_0_0

.names lut_$abc$44827$new_new_n1607___input_0_0 lut_$abc$44827$new_new_n1607___input_0_1 lut_$abc$44827$new_new_n1607___input_0_2 lut_$abc$44827$new_new_n1607___input_0_3 lut_$abc$44827$new_new_n1607___input_0_4 lut_$abc$44827$new_new_n1607___input_0_5 lut_$abc$44827$new_new_n1607___output_0_0 
101100 0
111100 0
110110 0
101110 0
011110 0
111110 0
101001 0
111001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
011101 0
111101 0
110011 0
101011 0
011011 0
111011 0
000111 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names lut_$abc$22685$li002_li002_input_0_0 lut_$abc$22685$li002_li002_input_0_1 lut_$abc$22685$li002_li002_input_0_2 lut_$abc$22685$li002_li002_input_0_3 __vpr__unconn641 lut_$abc$22685$li002_li002_output_0_0 
10100 1
01100 1
00110 1
01110 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[22]_output_0_0

.names __vpr__unconn642 lut_$abc$22685$li001_li001_input_0_1 lut_$abc$22685$li001_li001_input_0_2 lut_$abc$22685$li001_li001_input_0_3 __vpr__unconn643 lut_$abc$22685$li001_li001_output_0_0 
01100 1
00110 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[21]_output_0_0

.names lut_$abc$22685$li458_li458_input_0_0 lut_$abc$22685$li458_li458_input_0_1 lut_$abc$22685$li458_li458_input_0_2 lut_$abc$22685$li458_li458_input_0_3 lut_$abc$22685$li458_li458_input_0_4 lut_$abc$22685$li458_li458_input_0_5 lut_$abc$22685$li458_li458_output_0_0 
100000 1
001000 1
011000 1
111000 1
000100 1
100100 1
110100 1
011100 1
000010 1
010010 1
110010 1
101010 1
010110 1
001110 1
101110 1
111110 1

.subckt dffre \
    C=dffre_pr[9]_clock_0_0 \
    D=dffre_pr[9]_input_0_0 \
    E=dffre_pr[9]_input_2_0 \
    R=dffre_pr[9]_input_1_0 \
    Q=dffre_pr[9]_output_0_0

.names lut_$abc$22685$li418_li418_input_0_0 lut_$abc$22685$li418_li418_input_0_1 lut_$abc$22685$li418_li418_input_0_2 lut_$abc$22685$li418_li418_input_0_3 lut_$abc$22685$li418_li418_input_0_4 lut_$abc$22685$li418_li418_input_0_5 lut_$abc$22685$li418_li418_output_0_0 
101000 1
000100 1
100100 1
001100 1
100010 1
001010 1
101010 1
000110 1
000001 1
100001 1
001001 1
101101 1
000011 1
100111 1
001111 1
101111 1

.subckt dffre \
    C=dffre_pi[8]_clock_0_0 \
    D=dffre_pi[8]_input_0_0 \
    E=dffre_pi[8]_input_2_0 \
    R=dffre_pi[8]_input_1_0 \
    Q=dffre_pi[8]_output_0_0

.names lut_$abc$44827$new_new_n1665___input_0_0 lut_$abc$44827$new_new_n1665___input_0_1 lut_$abc$44827$new_new_n1665___input_0_2 lut_$abc$44827$new_new_n1665___input_0_3 lut_$abc$44827$new_new_n1665___input_0_4 lut_$abc$44827$new_new_n1665___input_0_5 lut_$abc$44827$new_new_n1665___output_0_0 
000000 0
100000 0
110000 0
001000 0
101000 0
111000 0
000100 0
100100 0
110100 0
001100 0
101100 0
111100 0
100010 0
110010 0
101010 0
111010 0
100110 0
110110 0
101110 0
111110 0
000001 0
100001 0
001001 0
101001 0
111001 0
000101 0
100101 0
001101 0
101101 0
101011 0
111011 0

.names lut_$abc$44827$new_new_n1233___input_0_0 lut_$abc$44827$new_new_n1233___input_0_1 lut_$abc$44827$new_new_n1233___input_0_2 lut_$abc$44827$new_new_n1233___input_0_3 lut_$abc$44827$new_new_n1233___input_0_4 lut_$abc$44827$new_new_n1233___input_0_5 lut_$abc$44827$new_new_n1233___output_0_0 
001100 0
101100 0
011100 0
111100 0
011010 0
111010 0
010110 0
110110 0
001110 0
101110 0
011110 0
111110 0
111001 0
110101 0
001101 0
101101 0
011101 0
111101 0
101011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names __vpr__unconn644 lut_$abc$22685$li408_li408_input_0_1 lut_$abc$22685$li408_li408_input_0_2 __vpr__unconn645 __vpr__unconn646 lut_$abc$22685$li408_li408_output_0_0 
01000 1

.subckt dffre \
    C=dffre_commonr2[0]_clock_0_0 \
    D=dffre_commonr2[0]_input_0_0 \
    E=dffre_commonr2[0]_input_2_0 \
    R=dffre_commonr2[0]_input_1_0 \
    Q=dffre_commonr2[0]_output_0_0

.names lut_$abc$22685$li371_li371_input_0_0 __vpr__unconn647 lut_$abc$22685$li371_li371_input_0_2 __vpr__unconn648 __vpr__unconn649 lut_$abc$22685$li371_li371_output_0_0 
10000 1

.subckt dffre \
    C=dffre_commonr2[2]_clock_0_0 \
    D=dffre_commonr2[2]_input_0_0 \
    E=dffre_commonr2[2]_input_2_0 \
    R=dffre_commonr2[2]_input_1_0 \
    Q=dffre_commonr2[2]_output_0_0

.names lut_$abc$44827$new_new_n1389___input_0_0 lut_$abc$44827$new_new_n1389___input_0_1 lut_$abc$44827$new_new_n1389___input_0_2 lut_$abc$44827$new_new_n1389___input_0_3 lut_$abc$44827$new_new_n1389___input_0_4 lut_$abc$44827$new_new_n1389___input_0_5 lut_$abc$44827$new_new_n1389___output_0_0 
010100 0
110100 0
011100 0
111100 0
110010 0
111010 0
100110 0
010110 0
110110 0
101110 0
011110 0
111110 0
111001 0
010101 0
110101 0
101101 0
011101 0
111101 0
110011 0
011011 0
111011 0
100111 0
010111 0
110111 0
001111 0
101111 0
011111 0
111111 0

.names __vpr__unconn650 lut_$abc$22685$li409_li409_input_0_1 __vpr__unconn651 lut_$abc$22685$li409_li409_input_0_3 __vpr__unconn652 lut_$abc$22685$li409_li409_output_0_0 
00010 1

.subckt dffre \
    C=dffre_commonr2[1]_clock_0_0 \
    D=dffre_commonr2[1]_input_0_0 \
    E=dffre_commonr2[1]_input_2_0 \
    R=dffre_commonr2[1]_input_1_0 \
    Q=dffre_commonr2[1]_output_0_0

.names lut_$abc$22685$li417_li417_input_0_0 lut_$abc$22685$li417_li417_input_0_1 lut_$abc$22685$li417_li417_input_0_2 __vpr__unconn653 lut_$abc$22685$li417_li417_input_0_4 lut_$abc$22685$li417_li417_output_0_0 
10000 1
00100 1
00001 1
10101 1

.subckt dffre \
    C=dffre_pi[7]_clock_0_0 \
    D=dffre_pi[7]_input_0_0 \
    E=dffre_pi[7]_input_2_0 \
    R=dffre_pi[7]_input_1_0 \
    Q=dffre_pi[7]_output_0_0

.names lut_$abc$44827$new_new_n1745___input_0_0 lut_$abc$44827$new_new_n1745___input_0_1 lut_$abc$44827$new_new_n1745___input_0_2 lut_$abc$44827$new_new_n1745___input_0_3 lut_$abc$44827$new_new_n1745___input_0_4 lut_$abc$44827$new_new_n1745___output_0_0 
11000 0
11100 0
10010 0
01010 0
11010 0
11110 0
10001 0
01001 0
11001 0
11101 0
10011 0
01011 0
11011 0
10111 0
01111 0
11111 0

.names lut_$abc$22685$li360_li360_input_0_0 lut_$abc$22685$li360_li360_input_0_1 lut_$abc$22685$li360_li360_input_0_2 lut_$abc$22685$li360_li360_input_0_3 lut_$abc$22685$li360_li360_input_0_4 lut_$abc$22685$li360_li360_input_0_5 lut_$abc$22685$li360_li360_output_0_0 
010000 1
110000 1
000100 1
110100 1
000010 1
100010 1
100110 1
010110 1
000001 1
110001 1
000101 1
100101 1
100011 1
010011 1
010111 1
110111 1

.subckt dffre \
    C=dffre_common[28]_clock_0_0 \
    D=dffre_common[28]_input_0_0 \
    E=dffre_common[28]_input_2_0 \
    R=dffre_common[28]_input_1_0 \
    Q=dffre_common[28]_output_0_0

.names lut_$abc$44827$new_new_n1609___input_0_0 lut_$abc$44827$new_new_n1609___input_0_1 lut_$abc$44827$new_new_n1609___input_0_2 lut_$abc$44827$new_new_n1609___input_0_3 lut_$abc$44827$new_new_n1609___input_0_4 lut_$abc$44827$new_new_n1609___output_0_0 
11000 0
10010 0
01010 0
11010 0
10110 0
11110 0
10001 0
11001 0
11101 0
00011 0
10011 0
01011 0
11011 0
10111 0
01111 0
11111 0

.names lut_$abc$22685$li006_li006_input_0_0 __vpr__unconn654 lut_$abc$22685$li006_li006_input_0_2 lut_$abc$22685$li006_li006_input_0_3 lut_$abc$22685$li006_li006_input_0_4 lut_$abc$22685$li006_li006_output_0_0 
00010 1
00110 1
10110 1
10011 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[26]_output_0_0

.names lut_$abc$22685$li005_li005_input_0_0 __vpr__unconn655 lut_$abc$22685$li005_li005_input_0_2 lut_$abc$22685$li005_li005_input_0_3 __vpr__unconn656 lut_$abc$22685$li005_li005_output_0_0 
00010 1
10110 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[25]_output_0_0

.names lut_$abc$44827$new_new_n1608___input_0_0 lut_$abc$44827$new_new_n1608___input_0_1 lut_$abc$44827$new_new_n1608___input_0_2 lut_$abc$44827$new_new_n1608___input_0_3 lut_$abc$44827$new_new_n1608___input_0_4 lut_$abc$44827$new_new_n1608___output_0_0 
11000 0
10010 0
01010 0
11010 0
10110 0
11110 0
10001 0
11001 0
11101 0
00011 0
10011 0
01011 0
11011 0
10111 0
01111 0
11111 0

.names lut_$abc$22685$li004_li004_input_0_0 lut_$abc$22685$li004_li004_input_0_1 lut_$abc$22685$li004_li004_input_0_2 lut_$abc$22685$li004_li004_input_0_3 lut_$abc$22685$li004_li004_input_0_4 lut_$abc$22685$li004_li004_input_0_5 lut_$abc$22685$li004_li004_output_0_0 
110000 1
011000 1
010100 1
110100 1
010010 1
110010 1
010110 1
110110 1
010001 1
110001 1
010101 1
110101 1
010011 1
110011 1
010111 1
110111 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[24]_output_0_0

.names lut_$abc$22685$li003_li003_input_0_0 lut_$abc$22685$li003_li003_input_0_1 lut_$abc$22685$li003_li003_input_0_2 lut_$abc$22685$li003_li003_input_0_3 lut_$abc$22685$li003_li003_input_0_4 lut_$abc$22685$li003_li003_output_0_0 
10001 1
01001 1
11001 1
00101 1
10101 1
01101 1
11101 1
00011 1

.subckt dffre \
    C=dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_clock_0_0 \
    D=dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_0_0 \
    E=dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_2_0 \
    R=dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_input_1_0 \
    Q=dffre_$auto$alumacc.cc:485:replace_alu$186.A[23]_output_0_0

.names __vpr__unconn657 __vpr__unconn658 __vpr__unconn659 lut_$abc$22685$li248_li248_input_0_3 lut_$abc$22685$li248_li248_input_0_4 lut_$abc$22685$li248_li248_output_0_0 
00001 1

.subckt dffre \
    C=dffre_bi_dd[6]_clock_0_0 \
    D=dffre_bi_dd[6]_input_0_0 \
    E=dffre_bi_dd[6]_input_2_0 \
    R=dffre_bi_dd[6]_input_1_0 \
    Q=dffre_bi_dd[6]_output_0_0

.names lut_$abc$22685$li359_li359_input_0_0 lut_$abc$22685$li359_li359_input_0_1 lut_$abc$22685$li359_li359_input_0_2 lut_$abc$22685$li359_li359_input_0_3 __vpr__unconn660 lut_$abc$22685$li359_li359_output_0_0 
00000 1
11000 1
10100 1
01100 1

.subckt dffre \
    C=dffre_common[27]_clock_0_0 \
    D=dffre_common[27]_input_0_0 \
    E=dffre_common[27]_input_2_0 \
    R=dffre_common[27]_input_1_0 \
    Q=dffre_common[27]_output_0_0

.names __vpr__unconn661 lut_$abc$22685$li247_li247_input_0_1 __vpr__unconn662 lut_$abc$22685$li247_li247_input_0_3 __vpr__unconn663 lut_$abc$22685$li247_li247_output_0_0 
01000 1

.subckt dffre \
    C=dffre_bi_dd[5]_clock_0_0 \
    D=dffre_bi_dd[5]_input_0_0 \
    E=dffre_bi_dd[5]_input_2_0 \
    R=dffre_bi_dd[5]_input_1_0 \
    Q=dffre_bi_dd[5]_output_0_0

.names lut_$abc$22685$li229_li229_input_0_0 __vpr__unconn664 __vpr__unconn665 lut_$abc$22685$li229_li229_input_0_3 __vpr__unconn666 lut_$abc$22685$li229_li229_output_0_0 
10000 1

.subckt dffre \
    C=dffre_bi_d[5]_clock_0_0 \
    D=dffre_bi_d[5]_input_0_0 \
    E=dffre_bi_d[5]_input_2_0 \
    R=dffre_bi_d[5]_input_1_0 \
    Q=dffre_bi_d[5]_output_0_0

.names lut_$abc$22685$li475_li475_input_0_0 lut_$abc$22685$li475_li475_input_0_1 lut_$abc$22685$li475_li475_input_0_2 lut_$abc$22685$li475_li475_input_0_3 lut_$abc$22685$li475_li475_input_0_4 lut_$abc$22685$li475_li475_output_0_0 
00000 1
11000 1
00100 1
11100 1
00010 1
10010 1
00110 1
11110 1

.subckt dffre \
    C=dffre_pr[26]_clock_0_0 \
    D=dffre_pr[26]_input_0_0 \
    E=dffre_pr[26]_input_2_0 \
    R=dffre_pr[26]_input_1_0 \
    Q=dffre_pr[26]_output_0_0

.names lut_$abc$44827$new_new_n1458___input_0_0 lut_$abc$44827$new_new_n1458___input_0_1 lut_$abc$44827$new_new_n1458___input_0_2 lut_$abc$44827$new_new_n1458___input_0_3 lut_$abc$44827$new_new_n1458___input_0_4 lut_$abc$44827$new_new_n1458___input_0_5 lut_$abc$44827$new_new_n1458___output_0_0 
000000 0
100000 0
010000 0
111000 0
000100 0
101100 0
011100 0
111100 0
110010 0
001010 0
101010 0
011010 0
100110 0
010110 0
110110 0
001110 0
110001 0
001001 0
101001 0
011001 0
100101 0
010101 0
110101 0
001101 0
000011 0
100011 0
010011 0
111011 0
000111 0
101111 0
011111 0
111111 0

.names lut_$abc$44827$new_new_n1330___input_0_0 __vpr__unconn667 lut_$abc$44827$new_new_n1330___input_0_2 lut_$abc$44827$new_new_n1330___input_0_3 lut_$abc$44827$new_new_n1330___input_0_4 lut_$abc$44827$new_new_n1330___output_0_0 
10100 1
00010 1
10010 1
00110 1
10001 1
00101 1
10101 1
00011 1

.names lut_$abc$44827$new_new_n1333___input_0_0 lut_$abc$44827$new_new_n1333___input_0_1 lut_$abc$44827$new_new_n1333___input_0_2 lut_$abc$44827$new_new_n1333___input_0_3 lut_$abc$44827$new_new_n1333___input_0_4 lut_$abc$44827$new_new_n1333___output_0_0 
00000 0
01000 0
11000 0
01100 0
00010 0
10010 0
01010 0
00110 0
00001 0
10001 0
01001 0
00101 0
00011 0
01011 0
11011 0
01111 0

.names lut_$abc$44827$new_new_n1452___input_0_0 lut_$abc$44827$new_new_n1452___input_0_1 lut_$abc$44827$new_new_n1452___input_0_2 lut_$abc$44827$new_new_n1452___input_0_3 lut_$abc$44827$new_new_n1452___input_0_4 lut_$abc$44827$new_new_n1452___input_0_5 lut_$abc$44827$new_new_n1452___output_0_0 
000000 1
100000 1
010000 1
110000 1
101000 1
000100 1
100100 1
010100 1
110100 1
001100 1
101100 1
111100 1
000010 1
100010 1
010010 1
110010 1
101010 1
000110 1
100110 1
010110 1
110110 1
101110 1

.names lut_$abc$22685$li211_li211_input_0_0 __vpr__unconn668 __vpr__unconn669 __vpr__unconn670 lut_$abc$22685$li211_li211_input_0_4 lut_$abc$22685$li211_li211_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ar_dddd[7]_clock_0_0 \
    D=dffre_ar_dddd[7]_input_0_0 \
    E=dffre_ar_dddd[7]_input_2_0 \
    R=dffre_ar_dddd[7]_input_1_0 \
    Q=dffre_ar_dddd[7]_output_0_0

.names __vpr__unconn671 __vpr__unconn672 lut_$abc$22685$li474_li474_input_0_2 lut_$abc$22685$li474_li474_input_0_3 lut_$abc$22685$li474_li474_input_0_4 lut_$abc$22685$li474_li474_output_0_0 
00100 1
00010 1

.subckt dffre \
    C=dffre_pr[25]_clock_0_0 \
    D=dffre_pr[25]_input_0_0 \
    E=dffre_pr[25]_input_2_0 \
    R=dffre_pr[25]_input_1_0 \
    Q=dffre_pr[25]_output_0_0

.names lut_$abc$44827$new_new_n1451___input_0_0 lut_$abc$44827$new_new_n1451___input_0_1 lut_$abc$44827$new_new_n1451___input_0_2 lut_$abc$44827$new_new_n1451___input_0_3 lut_$abc$44827$new_new_n1451___input_0_4 lut_$abc$44827$new_new_n1451___input_0_5 lut_$abc$44827$new_new_n1451___output_0_0 
000000 1
010000 1
001000 1
100100 1
110100 1
101100 1
100010 1
110010 1
101010 1
000110 1
010110 1
001110 1
000001 1
100101 1
100011 1
000111 1

.names lut_$abc$22685$li472_li472_input_0_0 lut_$abc$22685$li472_li472_input_0_1 lut_$abc$22685$li472_li472_input_0_2 lut_$abc$22685$li472_li472_input_0_3 lut_$abc$22685$li472_li472_input_0_4 lut_$abc$22685$li472_li472_output_0_0 
00000 1
01000 1
00110 1
01110 1
01001 1
00101 1
00011 1
01111 1

.subckt dffre \
    C=dffre_pr[23]_clock_0_0 \
    D=dffre_pr[23]_input_0_0 \
    E=dffre_pr[23]_input_2_0 \
    R=dffre_pr[23]_input_1_0 \
    Q=dffre_pr[23]_output_0_0

.names lut_$abc$22685$li470_li470_input_0_0 lut_$abc$22685$li470_li470_input_0_1 lut_$abc$22685$li470_li470_input_0_2 __vpr__unconn673 lut_$abc$22685$li470_li470_input_0_4 lut_$abc$22685$li470_li470_output_0_0 
00000 1
01100 1
01001 1
00101 1

.subckt dffre \
    C=dffre_pr[21]_clock_0_0 \
    D=dffre_pr[21]_input_0_0 \
    E=dffre_pr[21]_input_2_0 \
    R=dffre_pr[21]_input_1_0 \
    Q=dffre_pr[21]_output_0_0

.names lut_$abc$22685$li188_li188_input_0_0 __vpr__unconn674 __vpr__unconn675 lut_$abc$22685$li188_li188_input_0_3 __vpr__unconn676 lut_$abc$22685$li188_li188_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_ddd[4]_clock_0_0 \
    D=dffre_ar_ddd[4]_input_0_0 \
    E=dffre_ar_ddd[4]_input_2_0 \
    R=dffre_ar_ddd[4]_input_1_0 \
    Q=dffre_ar_ddd[4]_output_0_0

.names lut_$abc$44827$new_new_n1429___input_0_0 lut_$abc$44827$new_new_n1429___input_0_1 lut_$abc$44827$new_new_n1429___input_0_2 lut_$abc$44827$new_new_n1429___input_0_3 lut_$abc$44827$new_new_n1429___input_0_4 lut_$abc$44827$new_new_n1429___input_0_5 lut_$abc$44827$new_new_n1429___output_0_0 
000000 0
010000 0
001000 0
111000 0
000100 0
110100 0
101100 0
111100 0
100010 0
110010 0
101010 0
011010 0
100110 0
010110 0
001110 0
011110 0
100001 0
110001 0
101001 0
011001 0
100101 0
010101 0
001101 0
011101 0
000011 0
010011 0
001011 0
111011 0
000111 0
110111 0
101111 0
111111 0

.names lut_$abc$22685$li469_li469_input_0_0 lut_$abc$22685$li469_li469_input_0_1 lut_$abc$22685$li469_li469_input_0_2 lut_$abc$22685$li469_li469_input_0_3 lut_$abc$22685$li469_li469_input_0_4 lut_$abc$22685$li469_li469_output_0_0 
00000 1
00100 1
01010 1
00110 1
01001 1
00101 1
01011 1
00111 1

.subckt dffre \
    C=dffre_pr[20]_clock_0_0 \
    D=dffre_pr[20]_input_0_0 \
    E=dffre_pr[20]_input_2_0 \
    R=dffre_pr[20]_input_1_0 \
    Q=dffre_pr[20]_output_0_0

.names lut_$abc$22685$li467_li467_input_0_0 lut_$abc$22685$li467_li467_input_0_1 lut_$abc$22685$li467_li467_input_0_2 lut_$abc$22685$li467_li467_input_0_3 lut_$abc$22685$li467_li467_input_0_4 lut_$abc$22685$li467_li467_output_0_0 
00000 1
01100 1
01010 1
00110 1
01001 1
00101 1
00011 1
01111 1

.subckt dffre \
    C=dffre_pr[18]_clock_0_0 \
    D=dffre_pr[18]_input_0_0 \
    E=dffre_pr[18]_input_2_0 \
    R=dffre_pr[18]_input_1_0 \
    Q=dffre_pr[18]_output_0_0

.names __vpr__unconn677 __vpr__unconn678 lut_$abc$22685$li148_li148_input_0_2 __vpr__unconn679 lut_$abc$22685$li148_li148_input_0_4 lut_$abc$22685$li148_li148_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ar_d[4]_clock_0_0 \
    D=dffre_ar_d[4]_input_0_0 \
    E=dffre_ar_d[4]_input_2_0 \
    R=dffre_ar_d[4]_input_1_0 \
    Q=dffre_ar_d[4]_output_0_0

.names __vpr__unconn680 __vpr__unconn681 __vpr__unconn682 lut_$abc$22685$li168_li168_input_0_3 lut_$abc$22685$li168_li168_input_0_4 lut_$abc$22685$li168_li168_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_dd[4]_clock_0_0 \
    D=dffre_ar_dd[4]_input_0_0 \
    E=dffre_ar_dd[4]_input_2_0 \
    R=dffre_ar_dd[4]_input_1_0 \
    Q=dffre_ar_dd[4]_output_0_0

.names lut_$abc$22685$li166_li166_input_0_0 __vpr__unconn683 __vpr__unconn684 __vpr__unconn685 lut_$abc$22685$li166_li166_input_0_4 lut_$abc$22685$li166_li166_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ar_dd[2]_clock_0_0 \
    D=dffre_ar_dd[2]_input_0_0 \
    E=dffre_ar_dd[2]_input_2_0 \
    R=dffre_ar_dd[2]_input_1_0 \
    Q=dffre_ar_dd[2]_output_0_0

.names lut_$abc$22685$li186_li186_input_0_0 __vpr__unconn686 __vpr__unconn687 lut_$abc$22685$li186_li186_input_0_3 __vpr__unconn688 lut_$abc$22685$li186_li186_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_ddd[2]_clock_0_0 \
    D=dffre_ar_ddd[2]_input_0_0 \
    E=dffre_ar_ddd[2]_input_2_0 \
    R=dffre_ar_ddd[2]_input_1_0 \
    Q=dffre_ar_ddd[2]_output_0_0

.names lut_$abc$22685$li146_li146_input_0_0 __vpr__unconn689 lut_$abc$22685$li146_li146_input_0_2 __vpr__unconn690 __vpr__unconn691 lut_$abc$22685$li146_li146_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ar_d[2]_clock_0_0 \
    D=dffre_ar_d[2]_input_0_0 \
    E=dffre_ar_d[2]_input_2_0 \
    R=dffre_ar_d[2]_input_1_0 \
    Q=dffre_ar_d[2]_output_0_0

.names __vpr__unconn692 __vpr__unconn693 lut_$abc$22685$li187_li187_input_0_2 lut_$abc$22685$li187_li187_input_0_3 __vpr__unconn694 lut_$abc$22685$li187_li187_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_ddd[3]_clock_0_0 \
    D=dffre_ar_ddd[3]_input_0_0 \
    E=dffre_ar_ddd[3]_input_2_0 \
    R=dffre_ar_ddd[3]_input_1_0 \
    Q=dffre_ar_ddd[3]_output_0_0

.names __vpr__unconn695 lut_$abc$22685$li167_li167_input_0_1 lut_$abc$22685$li167_li167_input_0_2 __vpr__unconn696 __vpr__unconn697 lut_$abc$22685$li167_li167_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ar_dd[3]_clock_0_0 \
    D=dffre_ar_dd[3]_input_0_0 \
    E=dffre_ar_dd[3]_input_2_0 \
    R=dffre_ar_dd[3]_input_1_0 \
    Q=dffre_ar_dd[3]_output_0_0

.names __vpr__unconn698 __vpr__unconn699 lut_$abc$22685$li147_li147_input_0_2 lut_$abc$22685$li147_li147_input_0_3 __vpr__unconn700 lut_$abc$22685$li147_li147_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_d[3]_clock_0_0 \
    D=dffre_ar_d[3]_input_0_0 \
    E=dffre_ar_d[3]_input_2_0 \
    R=dffre_ar_d[3]_input_1_0 \
    Q=dffre_ar_d[3]_output_0_0

.names lut_$abc$22685$li416_li416_input_0_0 lut_$abc$22685$li416_li416_input_0_1 lut_$abc$22685$li416_li416_input_0_2 lut_$abc$22685$li416_li416_input_0_3 lut_$abc$22685$li416_li416_input_0_4 lut_$abc$22685$li416_li416_input_0_5 lut_$abc$22685$li416_li416_output_0_0 
100000 1
010000 1
000100 1
110100 1
100010 1
110010 1
000110 1
010110 1
000001 1
010001 1
100101 1
110101 1
100011 1
010011 1
000111 1
110111 1

.subckt dffre \
    C=dffre_pi[6]_clock_0_0 \
    D=dffre_pi[6]_input_0_0 \
    E=dffre_pi[6]_input_2_0 \
    R=dffre_pi[6]_input_1_0 \
    Q=dffre_pi[6]_output_0_0

.names lut_$abc$22685$li415_li415_input_0_0 lut_$abc$22685$li415_li415_input_0_1 lut_$abc$22685$li415_li415_input_0_2 __vpr__unconn701 lut_$abc$22685$li415_li415_input_0_4 lut_$abc$22685$li415_li415_output_0_0 
00000 1
01100 1
01001 1
00101 1

.subckt dffre \
    C=dffre_pi[5]_clock_0_0 \
    D=dffre_pi[5]_input_0_0 \
    E=dffre_pi[5]_input_2_0 \
    R=dffre_pi[5]_input_1_0 \
    Q=dffre_pi[5]_output_0_0

.names lut_$abc$22685$li451_li451_input_0_0 __vpr__unconn702 __vpr__unconn703 lut_$abc$22685$li451_li451_input_0_3 __vpr__unconn704 lut_$abc$22685$li451_li451_output_0_0 
00010 1

.subckt dffre \
    C=dffre_pr[2]_clock_0_0 \
    D=dffre_pr[2]_input_0_0 \
    E=dffre_pr[2]_input_2_0 \
    R=dffre_pr[2]_input_1_0 \
    Q=dffre_pr[2]_output_0_0

.names lut_$abc$44827$new_new_n1395___input_0_0 lut_$abc$44827$new_new_n1395___input_0_1 lut_$abc$44827$new_new_n1395___input_0_2 lut_$abc$44827$new_new_n1395___input_0_3 lut_$abc$44827$new_new_n1395___input_0_4 lut_$abc$44827$new_new_n1395___output_0_0 
00000 0
10000 0
01000 0
11000 0
00100 0
00010 0
00001 0
10001 0
01001 0
11001 0
00101 0
10101 0
01101 0
00011 0
10011 0
01011 0

.names lut_$abc$22685$li456_li456_input_0_0 lut_$abc$22685$li456_li456_input_0_1 lut_$abc$22685$li456_li456_input_0_2 lut_$abc$22685$li456_li456_input_0_3 __vpr__unconn705 lut_$abc$22685$li456_li456_output_0_0 
01000 1
00100 1
00010 1
01110 1

.subckt dffre \
    C=dffre_pr[7]_clock_0_0 \
    D=dffre_pr[7]_input_0_0 \
    E=dffre_pr[7]_input_2_0 \
    R=dffre_pr[7]_input_1_0 \
    Q=dffre_pr[7]_output_0_0

.names lut_$abc$22685$li070_li070_input_0_0 __vpr__unconn706 __vpr__unconn707 __vpr__unconn708 lut_$abc$22685$li070_li070_input_0_4 lut_$abc$22685$li070_li070_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_d[6]_clock_0_0 \
    D=dffre_ai_d[6]_input_0_0 \
    E=dffre_ai_d[6]_input_2_0 \
    R=dffre_ai_d[6]_input_1_0 \
    Q=dffre_ai_d[6]_output_0_0

.names lut_$abc$22685$li455_li455_input_0_0 lut_$abc$22685$li455_li455_input_0_1 lut_$abc$22685$li455_li455_input_0_2 lut_$abc$22685$li455_li455_input_0_3 lut_$abc$22685$li455_li455_input_0_4 lut_$abc$22685$li455_li455_input_0_5 lut_$abc$22685$li455_li455_output_0_0 
100000 1
010000 1
110000 1
001000 1
000100 1
101100 1
011100 1
111100 1
110010 1
001010 1
101010 1
011010 1
000110 1
100110 1
010110 1
111110 1

.subckt dffre \
    C=dffre_pr[6]_clock_0_0 \
    D=dffre_pr[6]_input_0_0 \
    E=dffre_pr[6]_input_2_0 \
    R=dffre_pr[6]_input_1_0 \
    Q=dffre_pr[6]_output_0_0

.names __vpr__unconn709 __vpr__unconn710 lut_$abc$22685$li090_li090_input_0_2 __vpr__unconn711 lut_$abc$22685$li090_li090_input_0_4 lut_$abc$22685$li090_li090_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ai_dd[6]_clock_0_0 \
    D=dffre_ai_dd[6]_input_0_0 \
    E=dffre_ai_dd[6]_input_2_0 \
    R=dffre_ai_dd[6]_input_1_0 \
    Q=dffre_ai_dd[6]_output_0_0

.names lut_$abc$22685$li454_li454_input_0_0 lut_$abc$22685$li454_li454_input_0_1 __vpr__unconn712 lut_$abc$22685$li454_li454_input_0_3 lut_$abc$22685$li454_li454_input_0_4 lut_$abc$22685$li454_li454_output_0_0 
00000 1
11000 1
10010 1
01010 1

.subckt dffre \
    C=dffre_pr[5]_clock_0_0 \
    D=dffre_pr[5]_input_0_0 \
    E=dffre_pr[5]_input_2_0 \
    R=dffre_pr[5]_input_1_0 \
    Q=dffre_pr[5]_output_0_0

.names lut_$abc$44827$new_new_n1387___input_0_0 lut_$abc$44827$new_new_n1387___input_0_1 lut_$abc$44827$new_new_n1387___input_0_2 lut_$abc$44827$new_new_n1387___input_0_3 lut_$abc$44827$new_new_n1387___input_0_4 lut_$abc$44827$new_new_n1387___input_0_5 lut_$abc$44827$new_new_n1387___output_0_0 
000000 0
100000 0
010000 0
110000 0
001000 0
101000 0
011100 0
111100 0
000010 0
100010 0
010010 0
001010 0
110110 0
101110 0
011110 0
111110 0
011001 0
111001 0
000101 0
100101 0
010101 0
110101 0
001101 0
101101 0
110011 0
101011 0
011011 0
111011 0
000111 0
100111 0
010111 0
001111 0

.names lut_$abc$22685$li450_li450_input_0_0 lut_$abc$22685$li450_li450_input_0_1 lut_$abc$22685$li450_li450_input_0_2 lut_$abc$22685$li450_li450_input_0_3 lut_$abc$22685$li450_li450_input_0_4 lut_$abc$22685$li450_li450_output_0_0 
10000 1
00100 1
10010 1
00110 1
10001 1
00101 1
00011 1
10111 1

.subckt dffre \
    C=dffre_pr[1]_clock_0_0 \
    D=dffre_pr[1]_input_0_0 \
    E=dffre_pr[1]_input_2_0 \
    R=dffre_pr[1]_input_1_0 \
    Q=dffre_pr[1]_output_0_0

.names __vpr__unconn713 lut_$abc$22685$li449_li449_input_0_1 __vpr__unconn714 lut_$abc$22685$li449_li449_input_0_3 lut_$abc$22685$li449_li449_input_0_4 lut_$abc$22685$li449_li449_output_0_0 
00010 1
00001 1

.subckt dffre \
    C=dffre_pr[0]_clock_0_0 \
    D=dffre_pr[0]_input_0_0 \
    E=dffre_pr[0]_input_2_0 \
    R=dffre_pr[0]_input_1_0 \
    Q=dffre_pr[0]_output_0_0

.names lut_$abc$22685$li358_li358_input_0_0 lut_$abc$22685$li358_li358_input_0_1 lut_$abc$22685$li358_li358_input_0_2 lut_$abc$22685$li358_li358_input_0_3 lut_$abc$22685$li358_li358_input_0_4 lut_$abc$22685$li358_li358_input_0_5 lut_$abc$22685$li358_li358_output_0_0 
010000 1
001000 1
011000 1
000100 1
000010 1
010110 1
001110 1
011110 1
011001 1
000101 1
010101 1
001101 1
000011 1
010011 1
001011 1
011111 1

.subckt dffre \
    C=dffre_common[26]_clock_0_0 \
    D=dffre_common[26]_input_0_0 \
    E=dffre_common[26]_input_2_0 \
    R=dffre_common[26]_input_1_0 \
    Q=dffre_common[26]_output_0_0

.names lut_$abc$22685$li357_li357_input_0_0 __vpr__unconn715 lut_$abc$22685$li357_li357_input_0_2 lut_$abc$22685$li357_li357_input_0_3 lut_$abc$22685$li357_li357_input_0_4 lut_$abc$22685$li357_li357_output_0_0 
00000 1
00110 1
00101 1
00011 1

.subckt dffre \
    C=dffre_common[25]_clock_0_0 \
    D=dffre_common[25]_input_0_0 \
    E=dffre_common[25]_input_2_0 \
    R=dffre_common[25]_input_1_0 \
    Q=dffre_common[25]_output_0_0

.names lut_$abc$22685$li212_li212_input_0_0 lut_$abc$22685$li212_li212_input_0_1 __vpr__unconn716 __vpr__unconn717 __vpr__unconn718 lut_$abc$22685$li212_li212_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ar_dddd[8]_clock_0_0 \
    D=dffre_ar_dddd[8]_input_0_0 \
    E=dffre_ar_dddd[8]_input_2_0 \
    R=dffre_ar_dddd[8]_input_1_0 \
    Q=dffre_ar_dddd[8]_output_0_0

.names lut_$abc$22685$li192_li192_input_0_0 lut_$abc$22685$li192_li192_input_0_1 __vpr__unconn719 __vpr__unconn720 __vpr__unconn721 lut_$abc$22685$li192_li192_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ar_ddd[8]_clock_0_0 \
    D=dffre_ar_ddd[8]_input_0_0 \
    E=dffre_ar_ddd[8]_input_2_0 \
    R=dffre_ar_ddd[8]_input_1_0 \
    Q=dffre_ar_ddd[8]_output_0_0

.names lut_$abc$22685$li172_li172_input_0_0 __vpr__unconn722 lut_$abc$22685$li172_li172_input_0_2 __vpr__unconn723 __vpr__unconn724 lut_$abc$22685$li172_li172_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ar_dd[8]_clock_0_0 \
    D=dffre_ar_dd[8]_input_0_0 \
    E=dffre_ar_dd[8]_input_2_0 \
    R=dffre_ar_dd[8]_input_1_0 \
    Q=dffre_ar_dd[8]_output_0_0

.names lut_$abc$22685$li152_li152_input_0_0 __vpr__unconn725 lut_$abc$22685$li152_li152_input_0_2 __vpr__unconn726 __vpr__unconn727 lut_$abc$22685$li152_li152_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ar_d[8]_clock_0_0 \
    D=dffre_ar_d[8]_input_0_0 \
    E=dffre_ar_d[8]_input_2_0 \
    R=dffre_ar_d[8]_input_1_0 \
    Q=dffre_ar_d[8]_output_0_0

.names lut_$abc$22685$li210_li210_input_0_0 __vpr__unconn728 __vpr__unconn729 lut_$abc$22685$li210_li210_input_0_3 __vpr__unconn730 lut_$abc$22685$li210_li210_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_dddd[6]_clock_0_0 \
    D=dffre_ar_dddd[6]_input_0_0 \
    E=dffre_ar_dddd[6]_input_2_0 \
    R=dffre_ar_dddd[6]_input_1_0 \
    Q=dffre_ar_dddd[6]_output_0_0

.names lut_$abc$22685$li170_li170_input_0_0 __vpr__unconn731 __vpr__unconn732 __vpr__unconn733 lut_$abc$22685$li170_li170_input_0_4 lut_$abc$22685$li170_li170_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ar_dd[6]_clock_0_0 \
    D=dffre_ar_dd[6]_input_0_0 \
    E=dffre_ar_dd[6]_input_2_0 \
    R=dffre_ar_dd[6]_input_1_0 \
    Q=dffre_ar_dd[6]_output_0_0

.names lut_$abc$22685$li190_li190_input_0_0 __vpr__unconn734 __vpr__unconn735 lut_$abc$22685$li190_li190_input_0_3 __vpr__unconn736 lut_$abc$22685$li190_li190_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_ddd[6]_clock_0_0 \
    D=dffre_ar_ddd[6]_input_0_0 \
    E=dffre_ar_ddd[6]_input_2_0 \
    R=dffre_ar_ddd[6]_input_1_0 \
    Q=dffre_ar_ddd[6]_output_0_0

.names __vpr__unconn737 __vpr__unconn738 lut_$abc$22685$li215_li215_input_0_2 __vpr__unconn739 lut_$abc$22685$li215_li215_input_0_4 lut_$abc$22685$li215_li215_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ar_dddd[11]_clock_0_0 \
    D=dffre_ar_dddd[11]_input_0_0 \
    E=dffre_ar_dddd[11]_input_2_0 \
    R=dffre_ar_dddd[11]_input_1_0 \
    Q=dffre_ar_dddd[11]_output_0_0

.names lut_$abc$22685$li150_li150_input_0_0 __vpr__unconn740 lut_$abc$22685$li150_li150_input_0_2 __vpr__unconn741 __vpr__unconn742 lut_$abc$22685$li150_li150_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ar_d[6]_clock_0_0 \
    D=dffre_ar_d[6]_input_0_0 \
    E=dffre_ar_d[6]_input_2_0 \
    R=dffre_ar_d[6]_input_1_0 \
    Q=dffre_ar_d[6]_output_0_0

.names __vpr__unconn743 __vpr__unconn744 lut_$abc$22685$li195_li195_input_0_2 __vpr__unconn745 lut_$abc$22685$li195_li195_input_0_4 lut_$abc$22685$li195_li195_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ar_ddd[11]_clock_0_0 \
    D=dffre_ar_ddd[11]_input_0_0 \
    E=dffre_ar_ddd[11]_input_2_0 \
    R=dffre_ar_ddd[11]_input_1_0 \
    Q=dffre_ar_ddd[11]_output_0_0

.names __vpr__unconn746 lut_$abc$22685$li175_li175_input_0_1 lut_$abc$22685$li175_li175_input_0_2 __vpr__unconn747 __vpr__unconn748 lut_$abc$22685$li175_li175_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ar_dd[11]_clock_0_0 \
    D=dffre_ar_dd[11]_input_0_0 \
    E=dffre_ar_dd[11]_input_2_0 \
    R=dffre_ar_dd[11]_input_1_0 \
    Q=dffre_ar_dd[11]_output_0_0

.names lut_$abc$22685$li155_li155_input_0_0 __vpr__unconn749 __vpr__unconn750 __vpr__unconn751 lut_$abc$22685$li155_li155_input_0_4 lut_$abc$22685$li155_li155_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ar_d[11]_clock_0_0 \
    D=dffre_ar_d[11]_input_0_0 \
    E=dffre_ar_d[11]_input_2_0 \
    R=dffre_ar_d[11]_input_1_0 \
    Q=dffre_ar_d[11]_output_0_0

.names __vpr__unconn752 __vpr__unconn753 lut_$abc$22685$li216_li216_input_0_2 __vpr__unconn754 lut_$abc$22685$li216_li216_input_0_4 lut_$abc$22685$li216_li216_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ar_dddd[12]_clock_0_0 \
    D=dffre_ar_dddd[12]_input_0_0 \
    E=dffre_ar_dddd[12]_input_2_0 \
    R=dffre_ar_dddd[12]_input_1_0 \
    Q=dffre_ar_dddd[12]_output_0_0

.names lut_$abc$22685$li055_li055_input_0_0 lut_$abc$22685$li055_li055_input_0_1 __vpr__unconn755 lut_$abc$22685$li055_li055_input_0_3 __vpr__unconn756 lut_$abc$22685$li055_li055_output_0_0 
00010 1
11010 1

.subckt dffre \
    C=dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_clock_0_0 \
    D=dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_0_0 \
    E=dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_2_0 \
    R=dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_input_1_0 \
    Q=dffre_$auto$maccmap.cc:114:fulladd$720.C[33]_output_0_0

.names __vpr__unconn757 __vpr__unconn758 lut_$abc$22685$li139_li139_input_0_2 __vpr__unconn759 lut_$abc$22685$li139_li139_input_0_4 lut_$abc$22685$li139_li139_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_dddd[15]_clock_0_0 \
    D=dffre_ai_dddd[15]_input_0_0 \
    E=dffre_ai_dddd[15]_input_2_0 \
    R=dffre_ai_dddd[15]_input_1_0 \
    Q=dffre_ai_dddd[15]_output_0_0

.names lut_$abc$44827$new_new_n1656___input_0_0 lut_$abc$44827$new_new_n1656___input_0_1 lut_$abc$44827$new_new_n1656___input_0_2 lut_$abc$44827$new_new_n1656___input_0_3 lut_$abc$44827$new_new_n1656___input_0_4 lut_$abc$44827$new_new_n1656___output_0_0 
10000 1

.names lut_$abc$22685$li138_li138_input_0_0 __vpr__unconn760 lut_$abc$22685$li138_li138_input_0_2 __vpr__unconn761 __vpr__unconn762 lut_$abc$22685$li138_li138_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ai_dddd[14]_clock_0_0 \
    D=dffre_ai_dddd[14]_input_0_0 \
    E=dffre_ai_dddd[14]_input_2_0 \
    R=dffre_ai_dddd[14]_input_1_0 \
    Q=dffre_ai_dddd[14]_output_0_0

.names lut_$abc$22685$li137_li137_input_0_0 __vpr__unconn763 __vpr__unconn764 __vpr__unconn765 lut_$abc$22685$li137_li137_input_0_4 lut_$abc$22685$li137_li137_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_dddd[13]_clock_0_0 \
    D=dffre_ai_dddd[13]_input_0_0 \
    E=dffre_ai_dddd[13]_input_2_0 \
    R=dffre_ai_dddd[13]_input_1_0 \
    Q=dffre_ai_dddd[13]_output_0_0

.names lut_$abc$44827$new_new_n1365___input_0_0 __vpr__unconn766 lut_$abc$44827$new_new_n1365___input_0_2 lut_$abc$44827$new_new_n1365___input_0_3 lut_$abc$44827$new_new_n1365___input_0_4 lut_$abc$44827$new_new_n1365___output_0_0 
10000 1
00100 1
00001 1
10101 1

.names __vpr__unconn767 __vpr__unconn768 lut_$abc$22685$li115_li115_input_0_2 __vpr__unconn769 lut_$abc$22685$li115_li115_input_0_4 lut_$abc$22685$li115_li115_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_ddd[11]_clock_0_0 \
    D=dffre_ai_ddd[11]_input_0_0 \
    E=dffre_ai_ddd[11]_input_2_0 \
    R=dffre_ai_ddd[11]_input_1_0 \
    Q=dffre_ai_ddd[11]_output_0_0

.names __vpr__unconn770 __vpr__unconn771 lut_$abc$22685$li135_li135_input_0_2 lut_$abc$22685$li135_li135_input_0_3 __vpr__unconn772 lut_$abc$22685$li135_li135_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ai_dddd[11]_clock_0_0 \
    D=dffre_ai_dddd[11]_input_0_0 \
    E=dffre_ai_dddd[11]_input_2_0 \
    R=dffre_ai_dddd[11]_input_1_0 \
    Q=dffre_ai_dddd[11]_output_0_0

.names __vpr__unconn773 __vpr__unconn774 lut_$abc$22685$li075_li075_input_0_2 __vpr__unconn775 lut_$abc$22685$li075_li075_input_0_4 lut_$abc$22685$li075_li075_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ai_d[11]_clock_0_0 \
    D=dffre_ai_d[11]_input_0_0 \
    E=dffre_ai_d[11]_input_2_0 \
    R=dffre_ai_d[11]_input_1_0 \
    Q=dffre_ai_d[11]_output_0_0

.names __vpr__unconn776 __vpr__unconn777 __vpr__unconn778 lut_$abc$22685$li095_li095_input_0_3 lut_$abc$22685$li095_li095_input_0_4 lut_$abc$22685$li095_li095_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ai_dd[11]_clock_0_0 \
    D=dffre_ai_dd[11]_input_0_0 \
    E=dffre_ai_dd[11]_input_2_0 \
    R=dffre_ai_dd[11]_input_1_0 \
    Q=dffre_ai_dd[11]_output_0_0

.names __vpr__unconn779 __vpr__unconn780 lut_$abc$22685$li117_li117_input_0_2 __vpr__unconn781 lut_$abc$22685$li117_li117_input_0_4 lut_$abc$22685$li117_li117_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_ddd[13]_clock_0_0 \
    D=dffre_ai_ddd[13]_input_0_0 \
    E=dffre_ai_ddd[13]_input_2_0 \
    R=dffre_ai_ddd[13]_input_1_0 \
    Q=dffre_ai_ddd[13]_output_0_0

.names __vpr__unconn782 __vpr__unconn783 lut_$abc$22685$li097_li097_input_0_2 lut_$abc$22685$li097_li097_input_0_3 __vpr__unconn784 lut_$abc$22685$li097_li097_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ai_dd[13]_clock_0_0 \
    D=dffre_ai_dd[13]_input_0_0 \
    E=dffre_ai_dd[13]_input_2_0 \
    R=dffre_ai_dd[13]_input_1_0 \
    Q=dffre_ai_dd[13]_output_0_0

.names lut_$abc$22685$li077_li077_input_0_0 __vpr__unconn785 lut_$abc$22685$li077_li077_input_0_2 __vpr__unconn786 __vpr__unconn787 lut_$abc$22685$li077_li077_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ai_d[13]_clock_0_0 \
    D=dffre_ai_d[13]_input_0_0 \
    E=dffre_ai_d[13]_input_2_0 \
    R=dffre_ai_d[13]_input_1_0 \
    Q=dffre_ai_d[13]_output_0_0

.names lut_$abc$22685$li118_li118_input_0_0 __vpr__unconn788 __vpr__unconn789 __vpr__unconn790 lut_$abc$22685$li118_li118_input_0_4 lut_$abc$22685$li118_li118_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_ddd[14]_clock_0_0 \
    D=dffre_ai_ddd[14]_input_0_0 \
    E=dffre_ai_ddd[14]_input_2_0 \
    R=dffre_ai_ddd[14]_input_1_0 \
    Q=dffre_ai_ddd[14]_output_0_0

.names lut_$abc$22685$li445_li445_input_0_0 lut_$abc$22685$li445_li445_input_0_1 __vpr__unconn791 lut_$abc$22685$li445_li445_input_0_3 __vpr__unconn792 lut_$abc$22685$li445_li445_output_0_0 
01000 1
00010 1

.subckt dffre \
    C=dffre_pi[35]_clock_0_0 \
    D=dffre_pi[35]_input_0_0 \
    E=dffre_pi[35]_input_2_0 \
    R=dffre_pi[35]_input_1_0 \
    Q=dffre_pi[35]_output_0_0

.names lut_$abc$22685$li071_li071_input_0_0 __vpr__unconn793 __vpr__unconn794 __vpr__unconn795 lut_$abc$22685$li071_li071_input_0_4 lut_$abc$22685$li071_li071_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_d[7]_clock_0_0 \
    D=dffre_ai_d[7]_input_0_0 \
    E=dffre_ai_d[7]_input_2_0 \
    R=dffre_ai_d[7]_input_1_0 \
    Q=dffre_ai_d[7]_output_0_0

.names __vpr__unconn796 lut_$abc$22685$li091_li091_input_0_1 lut_$abc$22685$li091_li091_input_0_2 __vpr__unconn797 __vpr__unconn798 lut_$abc$22685$li091_li091_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ai_dd[7]_clock_0_0 \
    D=dffre_ai_dd[7]_input_0_0 \
    E=dffre_ai_dd[7]_input_2_0 \
    R=dffre_ai_dd[7]_input_1_0 \
    Q=dffre_ai_dd[7]_output_0_0

.names lut_$abc$22685$li111_li111_input_0_0 __vpr__unconn799 lut_$abc$22685$li111_li111_input_0_2 __vpr__unconn800 __vpr__unconn801 lut_$abc$22685$li111_li111_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_ddd[7]_clock_0_0 \
    D=dffre_ai_ddd[7]_input_0_0 \
    E=dffre_ai_ddd[7]_input_2_0 \
    R=dffre_ai_ddd[7]_input_1_0 \
    Q=dffre_ai_ddd[7]_output_0_0

.names lut_$abc$44827$new_new_n1753___input_0_0 lut_$abc$44827$new_new_n1753___input_0_1 lut_$abc$44827$new_new_n1753___input_0_2 lut_$abc$44827$new_new_n1753___input_0_3 lut_$abc$44827$new_new_n1753___input_0_4 lut_$abc$44827$new_new_n1753___input_0_5 lut_$abc$44827$new_new_n1753___output_0_0 
000000 0
100000 0
010000 0
110000 0
000100 0
100100 0
010100 0
111100 0
001010 0
101010 0
011010 0
111010 0
110110 0
001110 0
101110 0
011110 0
000001 0
010001 0
101001 0
111001 0
000101 0
101101 0
011101 0
111101 0
100011 0
110011 0
001011 0
011011 0
100111 0
010111 0
110111 0
001111 0

.names __vpr__unconn802 __vpr__unconn803 lut_$abc$22685$li412_li412_input_0_2 __vpr__unconn804 lut_$abc$22685$li412_li412_input_0_4 lut_$abc$22685$li412_li412_output_0_0 
00100 1

.subckt dffre \
    C=dffre_pi[2]_clock_0_0 \
    D=dffre_pi[2]_input_0_0 \
    E=dffre_pi[2]_input_2_0 \
    R=dffre_pi[2]_input_1_0 \
    Q=dffre_pi[2]_output_0_0

.names lut_$abc$22685$li410_li410_input_0_0 lut_$abc$22685$li410_li410_input_0_1 __vpr__unconn805 __vpr__unconn806 lut_$abc$22685$li410_li410_input_0_4 lut_$abc$22685$li410_li410_output_0_0 
10000 1
01000 1

.subckt dffre \
    C=dffre_pi[0]_clock_0_0 \
    D=dffre_pi[0]_input_0_0 \
    E=dffre_pi[0]_input_2_0 \
    R=dffre_pi[0]_input_1_0 \
    Q=dffre_pi[0]_output_0_0

.names lut_$abc$22685$li411_li411_input_0_0 lut_$abc$22685$li411_li411_input_0_1 lut_$abc$22685$li411_li411_input_0_2 lut_$abc$22685$li411_li411_input_0_3 lut_$abc$22685$li411_li411_input_0_4 lut_$abc$22685$li411_li411_output_0_0 
10000 1
11000 1
00100 1
01100 1
10001 1
01001 1
00101 1
11101 1

.subckt dffre \
    C=dffre_pi[1]_clock_0_0 \
    D=dffre_pi[1]_input_0_0 \
    E=dffre_pi[1]_input_2_0 \
    R=dffre_pi[1]_input_1_0 \
    Q=dffre_pi[1]_output_0_0

.names __vpr__unconn807 lut_$abc$22685$li107_li107_input_0_1 __vpr__unconn808 __vpr__unconn809 lut_$abc$22685$li107_li107_input_0_4 lut_$abc$22685$li107_li107_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_ddd[3]_clock_0_0 \
    D=dffre_ai_ddd[3]_input_0_0 \
    E=dffre_ai_ddd[3]_input_2_0 \
    R=dffre_ai_ddd[3]_input_1_0 \
    Q=dffre_ai_ddd[3]_output_0_0

.names lut_$abc$22685$li110_li110_input_0_0 lut_$abc$22685$li110_li110_input_0_1 __vpr__unconn810 __vpr__unconn811 __vpr__unconn812 lut_$abc$22685$li110_li110_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_ddd[6]_clock_0_0 \
    D=dffre_ai_ddd[6]_input_0_0 \
    E=dffre_ai_ddd[6]_input_2_0 \
    R=dffre_ai_ddd[6]_input_1_0 \
    Q=dffre_ai_ddd[6]_output_0_0

.names __vpr__unconn813 __vpr__unconn814 __vpr__unconn815 lut_$abc$22685$li087_li087_input_0_3 lut_$abc$22685$li087_li087_input_0_4 lut_$abc$22685$li087_li087_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_dd[3]_clock_0_0 \
    D=dffre_ai_dd[3]_input_0_0 \
    E=dffre_ai_dd[3]_input_2_0 \
    R=dffre_ai_dd[3]_input_1_0 \
    Q=dffre_ai_dd[3]_output_0_0

.names __vpr__unconn816 lut_$abc$22685$li067_li067_input_0_1 __vpr__unconn817 lut_$abc$22685$li067_li067_input_0_3 __vpr__unconn818 lut_$abc$22685$li067_li067_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ai_d[3]_clock_0_0 \
    D=dffre_ai_d[3]_input_0_0 \
    E=dffre_ai_d[3]_input_2_0 \
    R=dffre_ai_d[3]_input_1_0 \
    Q=dffre_ai_d[3]_output_0_0

.names __vpr__unconn819 __vpr__unconn820 lut_$abc$22685$li134_li134_input_0_2 lut_$abc$22685$li134_li134_input_0_3 __vpr__unconn821 lut_$abc$22685$li134_li134_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ai_dddd[10]_clock_0_0 \
    D=dffre_ai_dddd[10]_input_0_0 \
    E=dffre_ai_dddd[10]_input_2_0 \
    R=dffre_ai_dddd[10]_input_1_0 \
    Q=dffre_ai_dddd[10]_output_0_0

.names __vpr__unconn822 __vpr__unconn823 lut_$abc$22685$li133_li133_input_0_2 __vpr__unconn824 lut_$abc$22685$li133_li133_input_0_4 lut_$abc$22685$li133_li133_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_dddd[9]_clock_0_0 \
    D=dffre_ai_dddd[9]_input_0_0 \
    E=dffre_ai_dddd[9]_input_2_0 \
    R=dffre_ai_dddd[9]_input_1_0 \
    Q=dffre_ai_dddd[9]_output_0_0

.names __vpr__unconn825 lut_$abc$22685$li432_li432_input_0_1 __vpr__unconn826 lut_$abc$22685$li432_li432_input_0_3 lut_$abc$22685$li432_li432_input_0_4 lut_$abc$22685$li432_li432_output_0_0 
00000 1
01001 1

.subckt dffre \
    C=dffre_pi[22]_clock_0_0 \
    D=dffre_pi[22]_input_0_0 \
    E=dffre_pi[22]_input_2_0 \
    R=dffre_pi[22]_input_1_0 \
    Q=dffre_pi[22]_output_0_0

.names lut_$abc$22685$li430_li430_input_0_0 __vpr__unconn827 lut_$abc$22685$li430_li430_input_0_2 lut_$abc$22685$li430_li430_input_0_3 __vpr__unconn828 lut_$abc$22685$li430_li430_output_0_0 
10000 1
00100 1

.subckt dffre \
    C=dffre_pi[20]_clock_0_0 \
    D=dffre_pi[20]_input_0_0 \
    E=dffre_pi[20]_input_2_0 \
    R=dffre_pi[20]_input_1_0 \
    Q=dffre_pi[20]_output_0_0

.names lut_$abc$44827$new_new_n1311___input_0_0 lut_$abc$44827$new_new_n1311___input_0_1 lut_$abc$44827$new_new_n1311___input_0_2 lut_$abc$44827$new_new_n1311___input_0_3 lut_$abc$44827$new_new_n1311___input_0_4 lut_$abc$44827$new_new_n1311___input_0_5 lut_$abc$44827$new_new_n1311___output_0_0 
000000 1
100000 1
110000 1
001000 1
101000 1
111000 1
100100 1
010100 1
110100 1
101100 1
011100 1
111100 1
100010 1
101010 1
110110 1
111110 1
000001 1
100001 1
110001 1
101001 1
100101 1
010101 1
110101 1
111101 1
100011 1
101011 1
110111 1
111111 1

.names lut_$abc$22685$li353_li353_input_0_0 lut_$abc$22685$li353_li353_input_0_1 lut_$abc$22685$li353_li353_input_0_2 lut_$abc$22685$li353_li353_input_0_3 lut_$abc$22685$li353_li353_input_0_4 lut_$abc$22685$li353_li353_output_0_0 
10000 1
00100 1
10010 1
00110 1
10001 1
00101 1
00011 1
10111 1

.subckt dffre \
    C=dffre_common[21]_clock_0_0 \
    D=dffre_common[21]_input_0_0 \
    E=dffre_common[21]_input_2_0 \
    R=dffre_common[21]_input_1_0 \
    Q=dffre_common[21]_output_0_0

.names __vpr__unconn829 lut_$abc$22685$li352_li352_input_0_1 __vpr__unconn830 lut_$abc$22685$li352_li352_input_0_3 lut_$abc$22685$li352_li352_input_0_4 lut_$abc$22685$li352_li352_output_0_0 
00010 1
00001 1

.subckt dffre \
    C=dffre_common[20]_clock_0_0 \
    D=dffre_common[20]_input_0_0 \
    E=dffre_common[20]_input_2_0 \
    R=dffre_common[20]_input_1_0 \
    Q=dffre_common[20]_output_0_0

.names lut_$abc$44827$new_new_n1662___input_0_0 lut_$abc$44827$new_new_n1662___input_0_1 lut_$abc$44827$new_new_n1662___input_0_2 lut_$abc$44827$new_new_n1662___input_0_3 lut_$abc$44827$new_new_n1662___input_0_4 lut_$abc$44827$new_new_n1662___input_0_5 lut_$abc$44827$new_new_n1662___output_0_0 
000000 0
110000 0
001000 0
111000 0
000100 0
110100 0
001100 0
111100 0
000010 0
110010 0
001010 0
111010 0
000110 0
110110 0
101110 0
011110 0
000001 0
110001 0
001001 0
111001 0
000101 0
110101 0
101101 0
011101 0
100011 0
010011 0
101011 0
011011 0
100111 0
010111 0
101111 0
011111 0

.names lut_$abc$22685$li355_li355_input_0_0 lut_$abc$22685$li355_li355_input_0_1 __vpr__unconn831 lut_$abc$22685$li355_li355_input_0_3 lut_$abc$22685$li355_li355_input_0_4 lut_$abc$22685$li355_li355_output_0_0 
00000 1
10010 1
10001 1
00011 1

.subckt dffre \
    C=dffre_common[23]_clock_0_0 \
    D=dffre_common[23]_input_0_0 \
    E=dffre_common[23]_input_2_0 \
    R=dffre_common[23]_input_1_0 \
    Q=dffre_common[23]_output_0_0

.names __vpr__unconn832 lut_$abc$22685$li354_li354_input_0_1 lut_$abc$22685$li354_li354_input_0_2 __vpr__unconn833 __vpr__unconn834 lut_$abc$22685$li354_li354_output_0_0 
00100 1

.subckt dffre \
    C=dffre_common[22]_clock_0_0 \
    D=dffre_common[22]_input_0_0 \
    E=dffre_common[22]_input_2_0 \
    R=dffre_common[22]_input_1_0 \
    Q=dffre_common[22]_output_0_0

.names lut_$abc$22685$li356_li356_input_0_0 lut_$abc$22685$li356_li356_input_0_1 lut_$abc$22685$li356_li356_input_0_2 lut_$abc$22685$li356_li356_input_0_3 lut_$abc$22685$li356_li356_input_0_4 lut_$abc$22685$li356_li356_input_0_5 lut_$abc$22685$li356_li356_output_0_0 
100000 1
001000 1
011000 1
111000 1
000100 1
100100 1
110100 1
011100 1
000010 1
010010 1
110010 1
101010 1
010110 1
001110 1
101110 1
111110 1

.subckt dffre \
    C=dffre_common[24]_clock_0_0 \
    D=dffre_common[24]_input_0_0 \
    E=dffre_common[24]_input_2_0 \
    R=dffre_common[24]_input_1_0 \
    Q=dffre_common[24]_output_0_0

.names __vpr__unconn835 lut_$abc$22685$li234_li234_input_0_1 __vpr__unconn836 lut_$abc$22685$li234_li234_input_0_3 __vpr__unconn837 lut_$abc$22685$li234_li234_output_0_0 
01000 1

.subckt dffre \
    C=dffre_bi_d[10]_clock_0_0 \
    D=dffre_bi_d[10]_input_0_0 \
    E=dffre_bi_d[10]_input_2_0 \
    R=dffre_bi_d[10]_input_1_0 \
    Q=dffre_bi_d[10]_output_0_0

.names __vpr__unconn838 __vpr__unconn839 lut_$abc$22685$li233_li233_input_0_2 lut_$abc$22685$li233_li233_input_0_3 __vpr__unconn840 lut_$abc$22685$li233_li233_output_0_0 
00100 1

.subckt dffre \
    C=dffre_bi_d[9]_clock_0_0 \
    D=dffre_bi_d[9]_input_0_0 \
    E=dffre_bi_d[9]_input_2_0 \
    R=dffre_bi_d[9]_input_1_0 \
    Q=dffre_bi_d[9]_output_0_0

.names lut_$abc$22685$li225_li225_input_0_0 __vpr__unconn841 __vpr__unconn842 lut_$abc$22685$li225_li225_input_0_3 __vpr__unconn843 lut_$abc$22685$li225_li225_output_0_0 
10000 1

.subckt dffre \
    C=dffre_bi_d[1]_clock_0_0 \
    D=dffre_bi_d[1]_input_0_0 \
    E=dffre_bi_d[1]_input_2_0 \
    R=dffre_bi_d[1]_input_1_0 \
    Q=dffre_bi_d[1]_output_0_0

.names __vpr__unconn844 lut_$abc$22685$li224_li224_input_0_1 __vpr__unconn845 lut_$abc$22685$li224_li224_input_0_3 __vpr__unconn846 lut_$abc$22685$li224_li224_output_0_0 
01000 1

.subckt dffre \
    C=dffre_bi_d[0]_clock_0_0 \
    D=dffre_bi_d[0]_input_0_0 \
    E=dffre_bi_d[0]_input_2_0 \
    R=dffre_bi_d[0]_input_1_0 \
    Q=dffre_bi_d[0]_output_0_0

.names lut_$abc$22685$li414_li414_input_0_0 lut_$abc$22685$li414_li414_input_0_1 lut_$abc$22685$li414_li414_input_0_2 lut_$abc$22685$li414_li414_input_0_3 lut_$abc$22685$li414_li414_input_0_4 lut_$abc$22685$li414_li414_input_0_5 lut_$abc$22685$li414_li414_output_0_0 
100000 1
001000 1
101000 1
111000 1
000010 1
010010 1
110010 1
011010 1
000001 1
010001 1
110001 1
011001 1
100011 1
001011 1
101011 1
111011 1

.subckt dffre \
    C=dffre_pi[4]_clock_0_0 \
    D=dffre_pi[4]_input_0_0 \
    E=dffre_pi[4]_input_2_0 \
    R=dffre_pi[4]_input_1_0 \
    Q=dffre_pi[4]_output_0_0

.names __vpr__unconn847 lut_$abc$22685$li372_li372_input_0_1 __vpr__unconn848 lut_$abc$22685$li372_li372_input_0_3 __vpr__unconn849 lut_$abc$22685$li372_li372_output_0_0 
01000 1

.subckt dffre \
    C=dffre_commonr2[3]_clock_0_0 \
    D=dffre_commonr2[3]_input_0_0 \
    E=dffre_commonr2[3]_input_2_0 \
    R=dffre_commonr2[3]_input_1_0 \
    Q=dffre_commonr2[3]_output_0_0

.names lut_$abc$22685$li335_li335_input_0_0 __vpr__unconn850 __vpr__unconn851 lut_$abc$22685$li335_li335_input_0_3 __vpr__unconn852 lut_$abc$22685$li335_li335_output_0_0 
10000 1

.subckt dffre \
    C=dffre_common[3]_clock_0_0 \
    D=dffre_common[3]_input_0_0 \
    E=dffre_common[3]_input_2_0 \
    R=dffre_common[3]_input_1_0 \
    Q=dffre_common[3]_output_0_0

.names lut_$abc$22685$li413_li413_input_0_0 __vpr__unconn853 lut_$abc$22685$li413_li413_input_0_2 lut_$abc$22685$li413_li413_input_0_3 lut_$abc$22685$li413_li413_input_0_4 lut_$abc$22685$li413_li413_output_0_0 
00000 1
10010 1
10001 1
00011 1

.subckt dffre \
    C=dffre_pi[3]_clock_0_0 \
    D=dffre_pi[3]_input_0_0 \
    E=dffre_pi[3]_input_2_0 \
    R=dffre_pi[3]_input_1_0 \
    Q=dffre_pi[3]_output_0_0

.names __vpr__unconn854 lut_$abc$22685$li241_li241_input_0_1 lut_$abc$22685$li241_li241_input_0_2 __vpr__unconn855 __vpr__unconn856 lut_$abc$22685$li241_li241_output_0_0 
01000 1

.subckt dffre \
    C=dffre_bi_d[17]_clock_0_0 \
    D=dffre_bi_d[17]_input_0_0 \
    E=dffre_bi_d[17]_input_2_0 \
    R=dffre_bi_d[17]_input_1_0 \
    Q=dffre_bi_d[17]_output_0_0

.names lut_$abc$22685$li452_li452_input_0_0 lut_$abc$22685$li452_li452_input_0_1 lut_$abc$22685$li452_li452_input_0_2 lut_$abc$22685$li452_li452_input_0_3 __vpr__unconn857 lut_$abc$22685$li452_li452_output_0_0 
00000 1
11000 1
10010 1
01010 1

.subckt dffre \
    C=dffre_pr[3]_clock_0_0 \
    D=dffre_pr[3]_input_0_0 \
    E=dffre_pr[3]_input_2_0 \
    R=dffre_pr[3]_input_1_0 \
    Q=dffre_pr[3]_output_0_0

.names __vpr__unconn858 __vpr__unconn859 lut_$abc$22685$li257_li257_input_0_2 __vpr__unconn860 lut_$abc$22685$li257_li257_input_0_4 lut_$abc$22685$li257_li257_output_0_0 
00001 1

.subckt dffre \
    C=dffre_bi_dd[15]_clock_0_0 \
    D=dffre_bi_dd[15]_input_0_0 \
    E=dffre_bi_dd[15]_input_2_0 \
    R=dffre_bi_dd[15]_input_1_0 \
    Q=dffre_bi_dd[15]_output_0_0

.names lut_$abc$22685$li453_li453_input_0_0 lut_$abc$22685$li453_li453_input_0_1 lut_$abc$22685$li453_li453_input_0_2 lut_$abc$22685$li453_li453_input_0_3 lut_$abc$22685$li453_li453_input_0_4 lut_$abc$22685$li453_li453_input_0_5 lut_$abc$22685$li453_li453_output_0_0 
100000 1
010000 1
001000 1
101000 1
000010 1
110010 1
011010 1
111010 1
010001 1
110001 1
101001 1
011001 1
000011 1
100011 1
001011 1
111011 1

.subckt dffre \
    C=dffre_pr[4]_clock_0_0 \
    D=dffre_pr[4]_input_0_0 \
    E=dffre_pr[4]_input_2_0 \
    R=dffre_pr[4]_input_1_0 \
    Q=dffre_pr[4]_output_0_0

.names __vpr__unconn861 __vpr__unconn862 lut_$abc$22685$li258_li258_input_0_2 __vpr__unconn863 lut_$abc$22685$li258_li258_input_0_4 lut_$abc$22685$li258_li258_output_0_0 
00001 1

.subckt dffre \
    C=dffre_bi_dd[16]_clock_0_0 \
    D=dffre_bi_dd[16]_input_0_0 \
    E=dffre_bi_dd[16]_input_2_0 \
    R=dffre_bi_dd[16]_input_1_0 \
    Q=dffre_bi_dd[16]_output_0_0

.names lut_$abc$22685$li239_li239_input_0_0 __vpr__unconn864 lut_$abc$22685$li239_li239_input_0_2 __vpr__unconn865 __vpr__unconn866 lut_$abc$22685$li239_li239_output_0_0 
10000 1

.subckt dffre \
    C=dffre_bi_d[15]_clock_0_0 \
    D=dffre_bi_d[15]_input_0_0 \
    E=dffre_bi_d[15]_input_2_0 \
    R=dffre_bi_d[15]_input_1_0 \
    Q=dffre_bi_d[15]_output_0_0

.names __vpr__unconn867 __vpr__unconn868 __vpr__unconn869 lut_$abc$22685$li240_li240_input_0_3 lut_$abc$22685$li240_li240_input_0_4 lut_$abc$22685$li240_li240_output_0_0 
00001 1

.subckt dffre \
    C=dffre_bi_d[16]_clock_0_0 \
    D=dffre_bi_d[16]_input_0_0 \
    E=dffre_bi_d[16]_input_2_0 \
    R=dffre_bi_d[16]_input_1_0 \
    Q=dffre_bi_d[16]_output_0_0

.names __vpr__unconn870 __vpr__unconn871 lut_$abc$22685$li332_li332_input_0_2 lut_$abc$22685$li332_li332_input_0_3 __vpr__unconn872 lut_$abc$22685$li332_li332_output_0_0 
00100 1

.subckt dffre \
    C=dffre_common[0]_clock_0_0 \
    D=dffre_common[0]_input_0_0 \
    E=dffre_common[0]_input_2_0 \
    R=dffre_common[0]_input_1_0 \
    Q=dffre_common[0]_output_0_0

.names lut_$abc$22685$li333_li333_input_0_0 lut_$abc$22685$li333_li333_input_0_1 __vpr__unconn873 __vpr__unconn874 __vpr__unconn875 lut_$abc$22685$li333_li333_output_0_0 
01000 1

.subckt dffre \
    C=dffre_common[1]_clock_0_0 \
    D=dffre_common[1]_input_0_0 \
    E=dffre_common[1]_input_2_0 \
    R=dffre_common[1]_input_1_0 \
    Q=dffre_common[1]_output_0_0

.names lut_$abc$22685$li334_li334_input_0_0 __vpr__unconn876 __vpr__unconn877 __vpr__unconn878 lut_$abc$22685$li334_li334_input_0_4 lut_$abc$22685$li334_li334_output_0_0 
00001 1

.subckt dffre \
    C=dffre_common[2]_clock_0_0 \
    D=dffre_common[2]_input_0_0 \
    E=dffre_common[2]_input_2_0 \
    R=dffre_common[2]_input_1_0 \
    Q=dffre_common[2]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_input_0_0 __vpr__unconn879 lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_input_0_2 __vpr__unconn880 __vpr__unconn881 lut_$auto$alumacc.cc:485:replace_alu$177.S[0]_output_0_0 
10000 1
00100 1

.names __vpr__unconn882 lut_$abc$22685$li314_li314_input_0_1 __vpr__unconn883 lut_$abc$22685$li314_li314_input_0_3 __vpr__unconn884 lut_$abc$22685$li314_li314_output_0_0 
01000 1

.subckt dffre \
    C=dffre_br_ddd[0]_clock_0_0 \
    D=dffre_br_ddd[0]_input_0_0 \
    E=dffre_br_ddd[0]_input_2_0 \
    R=dffre_br_ddd[0]_input_1_0 \
    Q=dffre_br_ddd[0]_output_0_0

.names __vpr__unconn885 __vpr__unconn886 lut_$abc$22685$li260_li260_input_0_2 lut_$abc$22685$li260_li260_input_0_3 __vpr__unconn887 lut_$abc$22685$li260_li260_output_0_0 
00100 1

.subckt dffre \
    C=dffre_bi_ddd[0]_clock_0_0 \
    D=dffre_bi_ddd[0]_input_0_0 \
    E=dffre_bi_ddd[0]_input_2_0 \
    R=dffre_bi_ddd[0]_input_1_0 \
    Q=dffre_bi_ddd[0]_output_0_0

.names __vpr__unconn888 lut_$abc$22685$li296_li296_input_0_1 __vpr__unconn889 lut_$abc$22685$li296_li296_input_0_3 __vpr__unconn890 lut_$abc$22685$li296_li296_output_0_0 
01000 1

.subckt dffre \
    C=dffre_br_dd[0]_clock_0_0 \
    D=dffre_br_dd[0]_input_0_0 \
    E=dffre_br_dd[0]_input_2_0 \
    R=dffre_br_dd[0]_input_1_0 \
    Q=dffre_br_dd[0]_output_0_0

.names lut_$abc$22685$li278_li278_input_0_0 __vpr__unconn891 __vpr__unconn892 lut_$abc$22685$li278_li278_input_0_3 __vpr__unconn893 lut_$abc$22685$li278_li278_output_0_0 
10000 1

.subckt dffre \
    C=dffre_br_d[0]_clock_0_0 \
    D=dffre_br_d[0]_input_0_0 \
    E=dffre_br_d[0]_input_2_0 \
    R=dffre_br_d[0]_input_1_0 \
    Q=dffre_br_d[0]_output_0_0

.names __vpr__unconn894 lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_input_0_2 __vpr__unconn895 __vpr__unconn896 lut_$auto$alumacc.cc:485:replace_alu$177.S[1]_output_0_0 
01000 1
00100 1

.names __vpr__unconn897 __vpr__unconn898 lut_$abc$22685$li315_li315_input_0_2 lut_$abc$22685$li315_li315_input_0_3 __vpr__unconn899 lut_$abc$22685$li315_li315_output_0_0 
00010 1

.subckt dffre \
    C=dffre_br_ddd[1]_clock_0_0 \
    D=dffre_br_ddd[1]_input_0_0 \
    E=dffre_br_ddd[1]_input_2_0 \
    R=dffre_br_ddd[1]_input_1_0 \
    Q=dffre_br_ddd[1]_output_0_0

.names __vpr__unconn900 __vpr__unconn901 lut_$abc$22685$li261_li261_input_0_2 __vpr__unconn902 lut_$abc$22685$li261_li261_input_0_4 lut_$abc$22685$li261_li261_output_0_0 
00001 1

.subckt dffre \
    C=dffre_bi_ddd[1]_clock_0_0 \
    D=dffre_bi_ddd[1]_input_0_0 \
    E=dffre_bi_ddd[1]_input_2_0 \
    R=dffre_bi_ddd[1]_input_1_0 \
    Q=dffre_bi_ddd[1]_output_0_0

.names __vpr__unconn903 lut_$abc$22685$li279_li279_input_0_1 __vpr__unconn904 __vpr__unconn905 lut_$abc$22685$li279_li279_input_0_4 lut_$abc$22685$li279_li279_output_0_0 
00001 1

.subckt dffre \
    C=dffre_br_d[1]_clock_0_0 \
    D=dffre_br_d[1]_input_0_0 \
    E=dffre_br_d[1]_input_2_0 \
    R=dffre_br_d[1]_input_1_0 \
    Q=dffre_br_d[1]_output_0_0

.names __vpr__unconn906 lut_$abc$22685$li297_li297_input_0_1 __vpr__unconn907 lut_$abc$22685$li297_li297_input_0_3 __vpr__unconn908 lut_$abc$22685$li297_li297_output_0_0 
00010 1

.subckt dffre \
    C=dffre_br_dd[1]_clock_0_0 \
    D=dffre_br_dd[1]_input_0_0 \
    E=dffre_br_dd[1]_input_2_0 \
    R=dffre_br_dd[1]_input_1_0 \
    Q=dffre_br_dd[1]_output_0_0

.names lut_$abc$22685$li316_li316_input_0_0 __vpr__unconn909 __vpr__unconn910 __vpr__unconn911 lut_$abc$22685$li316_li316_input_0_4 lut_$abc$22685$li316_li316_output_0_0 
00001 1

.subckt dffre \
    C=dffre_br_ddd[2]_clock_0_0 \
    D=dffre_br_ddd[2]_input_0_0 \
    E=dffre_br_ddd[2]_input_2_0 \
    R=dffre_br_ddd[2]_input_1_0 \
    Q=dffre_br_ddd[2]_output_0_0

.names __vpr__unconn912 lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_input_0_1 __vpr__unconn913 lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_input_0_3 __vpr__unconn914 lut_$auto$alumacc.cc:485:replace_alu$177.S[2]_output_0_0 
01000 1
00010 1

.names __vpr__unconn915 __vpr__unconn916 lut_$abc$22685$li262_li262_input_0_2 __vpr__unconn917 lut_$abc$22685$li262_li262_input_0_4 lut_$abc$22685$li262_li262_output_0_0 
00001 1

.subckt dffre \
    C=dffre_bi_ddd[2]_clock_0_0 \
    D=dffre_bi_ddd[2]_input_0_0 \
    E=dffre_bi_ddd[2]_input_2_0 \
    R=dffre_bi_ddd[2]_input_1_0 \
    Q=dffre_bi_ddd[2]_output_0_0

.names __vpr__unconn918 __vpr__unconn919 lut_$abc$22685$li298_li298_input_0_2 lut_$abc$22685$li298_li298_input_0_3 __vpr__unconn920 lut_$abc$22685$li298_li298_output_0_0 
00010 1

.subckt dffre \
    C=dffre_br_dd[2]_clock_0_0 \
    D=dffre_br_dd[2]_input_0_0 \
    E=dffre_br_dd[2]_input_2_0 \
    R=dffre_br_dd[2]_input_1_0 \
    Q=dffre_br_dd[2]_output_0_0

.names lut_$abc$22685$li280_li280_input_0_0 __vpr__unconn921 __vpr__unconn922 lut_$abc$22685$li280_li280_input_0_3 __vpr__unconn923 lut_$abc$22685$li280_li280_output_0_0 
10000 1

.subckt dffre \
    C=dffre_br_d[2]_clock_0_0 \
    D=dffre_br_d[2]_input_0_0 \
    E=dffre_br_d[2]_input_2_0 \
    R=dffre_br_d[2]_input_1_0 \
    Q=dffre_br_d[2]_output_0_0

.names __vpr__unconn924 __vpr__unconn925 lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_input_0_2 __vpr__unconn926 lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$177.S[3]_output_0_0 
00100 1
00001 1

.names lut_$abc$22685$li084_li084_input_0_0 __vpr__unconn927 lut_$abc$22685$li084_li084_input_0_2 __vpr__unconn928 __vpr__unconn929 lut_$abc$22685$li084_li084_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_dd[0]_clock_0_0 \
    D=dffre_ai_dd[0]_input_0_0 \
    E=dffre_ai_dd[0]_input_2_0 \
    R=dffre_ai_dd[0]_input_1_0 \
    Q=dffre_ai_dd[0]_output_0_0

.names __vpr__unconn930 __vpr__unconn931 lut_$abc$22685$li064_li064_input_0_2 __vpr__unconn932 lut_$abc$22685$li064_li064_input_0_4 lut_$abc$22685$li064_li064_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_d[0]_clock_0_0 \
    D=dffre_ai_d[0]_input_0_0 \
    E=dffre_ai_d[0]_input_2_0 \
    R=dffre_ai_d[0]_input_1_0 \
    Q=dffre_ai_d[0]_output_0_0

.names lut_$abc$22685$li104_li104_input_0_0 __vpr__unconn933 __vpr__unconn934 __vpr__unconn935 lut_$abc$22685$li104_li104_input_0_4 lut_$abc$22685$li104_li104_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_ddd[0]_clock_0_0 \
    D=dffre_ai_ddd[0]_input_0_0 \
    E=dffre_ai_ddd[0]_input_2_0 \
    R=dffre_ai_ddd[0]_input_1_0 \
    Q=dffre_ai_ddd[0]_output_0_0

.names __vpr__unconn936 lut_$abc$22685$li106_li106_input_0_1 __vpr__unconn937 __vpr__unconn938 lut_$abc$22685$li106_li106_input_0_4 lut_$abc$22685$li106_li106_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ai_ddd[2]_clock_0_0 \
    D=dffre_ai_ddd[2]_input_0_0 \
    E=dffre_ai_ddd[2]_input_2_0 \
    R=dffre_ai_ddd[2]_input_1_0 \
    Q=dffre_ai_ddd[2]_output_0_0

.names __vpr__unconn939 lut_$abc$22685$li086_li086_input_0_1 lut_$abc$22685$li086_li086_input_0_2 __vpr__unconn940 __vpr__unconn941 lut_$abc$22685$li086_li086_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ai_dd[2]_clock_0_0 \
    D=dffre_ai_dd[2]_input_0_0 \
    E=dffre_ai_dd[2]_input_2_0 \
    R=dffre_ai_dd[2]_input_1_0 \
    Q=dffre_ai_dd[2]_output_0_0

.names lut_$abc$22685$li066_li066_input_0_0 __vpr__unconn942 lut_$abc$22685$li066_li066_input_0_2 __vpr__unconn943 __vpr__unconn944 lut_$abc$22685$li066_li066_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_d[2]_clock_0_0 \
    D=dffre_ai_d[2]_input_0_0 \
    E=dffre_ai_d[2]_input_2_0 \
    R=dffre_ai_d[2]_input_1_0 \
    Q=dffre_ai_d[2]_output_0_0

.names lut_$abc$22685$li105_li105_input_0_0 __vpr__unconn945 lut_$abc$22685$li105_li105_input_0_2 __vpr__unconn946 __vpr__unconn947 lut_$abc$22685$li105_li105_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ai_ddd[1]_clock_0_0 \
    D=dffre_ai_ddd[1]_input_0_0 \
    E=dffre_ai_ddd[1]_input_2_0 \
    R=dffre_ai_ddd[1]_input_1_0 \
    Q=dffre_ai_ddd[1]_output_0_0

.names lut_$abc$22685$li085_li085_input_0_0 __vpr__unconn948 __vpr__unconn949 lut_$abc$22685$li085_li085_input_0_3 __vpr__unconn950 lut_$abc$22685$li085_li085_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ai_dd[1]_clock_0_0 \
    D=dffre_ai_dd[1]_input_0_0 \
    E=dffre_ai_dd[1]_input_2_0 \
    R=dffre_ai_dd[1]_input_1_0 \
    Q=dffre_ai_dd[1]_output_0_0

.names __vpr__unconn951 __vpr__unconn952 lut_$abc$22685$li116_li116_input_0_2 __vpr__unconn953 lut_$abc$22685$li116_li116_input_0_4 lut_$abc$22685$li116_li116_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_ddd[12]_clock_0_0 \
    D=dffre_ai_ddd[12]_input_0_0 \
    E=dffre_ai_ddd[12]_input_2_0 \
    R=dffre_ai_ddd[12]_input_1_0 \
    Q=dffre_ai_ddd[12]_output_0_0

.names lut_$abc$22685$li065_li065_input_0_0 __vpr__unconn954 lut_$abc$22685$li065_li065_input_0_2 __vpr__unconn955 __vpr__unconn956 lut_$abc$22685$li065_li065_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_d[1]_clock_0_0 \
    D=dffre_ai_d[1]_input_0_0 \
    E=dffre_ai_d[1]_input_2_0 \
    R=dffre_ai_d[1]_input_1_0 \
    Q=dffre_ai_d[1]_output_0_0

.names __vpr__unconn957 __vpr__unconn958 lut_$abc$22685$li076_li076_input_0_2 __vpr__unconn959 lut_$abc$22685$li076_li076_input_0_4 lut_$abc$22685$li076_li076_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_d[12]_clock_0_0 \
    D=dffre_ai_d[12]_input_0_0 \
    E=dffre_ai_d[12]_input_2_0 \
    R=dffre_ai_d[12]_input_1_0 \
    Q=dffre_ai_d[12]_output_0_0

.names __vpr__unconn960 __vpr__unconn961 lut_$abc$22685$li096_li096_input_0_2 lut_$abc$22685$li096_li096_input_0_3 __vpr__unconn962 lut_$abc$22685$li096_li096_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ai_dd[12]_clock_0_0 \
    D=dffre_ai_dd[12]_input_0_0 \
    E=dffre_ai_dd[12]_input_2_0 \
    R=dffre_ai_dd[12]_input_1_0 \
    Q=dffre_ai_dd[12]_output_0_0

.names __vpr__unconn963 __vpr__unconn964 lut_$abc$22685$li108_li108_input_0_2 __vpr__unconn965 lut_$abc$22685$li108_li108_input_0_4 lut_$abc$22685$li108_li108_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_ddd[4]_clock_0_0 \
    D=dffre_ai_ddd[4]_input_0_0 \
    E=dffre_ai_ddd[4]_input_2_0 \
    R=dffre_ai_ddd[4]_input_1_0 \
    Q=dffre_ai_ddd[4]_output_0_0

.names lut_$abc$22685$li088_li088_input_0_0 __vpr__unconn966 lut_$abc$22685$li088_li088_input_0_2 __vpr__unconn967 __vpr__unconn968 lut_$abc$22685$li088_li088_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_dd[4]_clock_0_0 \
    D=dffre_ai_dd[4]_input_0_0 \
    E=dffre_ai_dd[4]_input_2_0 \
    R=dffre_ai_dd[4]_input_1_0 \
    Q=dffre_ai_dd[4]_output_0_0

.names lut_$abc$22685$li068_li068_input_0_0 lut_$abc$22685$li068_li068_input_0_1 __vpr__unconn969 __vpr__unconn970 __vpr__unconn971 lut_$abc$22685$li068_li068_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ai_d[4]_clock_0_0 \
    D=dffre_ai_d[4]_input_0_0 \
    E=dffre_ai_d[4]_input_2_0 \
    R=dffre_ai_d[4]_input_1_0 \
    Q=dffre_ai_d[4]_output_0_0

.names lut_$abc$22685$li114_li114_input_0_0 __vpr__unconn972 __vpr__unconn973 __vpr__unconn974 lut_$abc$22685$li114_li114_input_0_4 lut_$abc$22685$li114_li114_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_ddd[10]_clock_0_0 \
    D=dffre_ai_ddd[10]_input_0_0 \
    E=dffre_ai_ddd[10]_input_2_0 \
    R=dffre_ai_ddd[10]_input_1_0 \
    Q=dffre_ai_ddd[10]_output_0_0

.names lut_$abc$22685$li092_li092_input_0_0 __vpr__unconn975 lut_$abc$22685$li092_li092_input_0_2 __vpr__unconn976 __vpr__unconn977 lut_$abc$22685$li092_li092_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_dd[8]_clock_0_0 \
    D=dffre_ai_dd[8]_input_0_0 \
    E=dffre_ai_dd[8]_input_2_0 \
    R=dffre_ai_dd[8]_input_1_0 \
    Q=dffre_ai_dd[8]_output_0_0

.names __vpr__unconn978 __vpr__unconn979 lut_$abc$22685$li072_li072_input_0_2 __vpr__unconn980 lut_$abc$22685$li072_li072_input_0_4 lut_$abc$22685$li072_li072_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_d[8]_clock_0_0 \
    D=dffre_ai_d[8]_input_0_0 \
    E=dffre_ai_d[8]_input_2_0 \
    R=dffre_ai_d[8]_input_1_0 \
    Q=dffre_ai_d[8]_output_0_0

.names __vpr__unconn981 __vpr__unconn982 lut_$abc$22685$li112_li112_input_0_2 __vpr__unconn983 lut_$abc$22685$li112_li112_input_0_4 lut_$abc$22685$li112_li112_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ai_ddd[8]_clock_0_0 \
    D=dffre_ai_ddd[8]_input_0_0 \
    E=dffre_ai_ddd[8]_input_2_0 \
    R=dffre_ai_ddd[8]_input_1_0 \
    Q=dffre_ai_ddd[8]_output_0_0

.names lut_$abc$22685$li132_li132_input_0_0 __vpr__unconn984 __vpr__unconn985 __vpr__unconn986 lut_$abc$22685$li132_li132_input_0_4 lut_$abc$22685$li132_li132_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_dddd[8]_clock_0_0 \
    D=dffre_ai_dddd[8]_input_0_0 \
    E=dffre_ai_dddd[8]_input_2_0 \
    R=dffre_ai_dddd[8]_input_1_0 \
    Q=dffre_ai_dddd[8]_output_0_0

.names lut_$abc$22685$li178_li178_input_0_0 lut_$abc$22685$li178_li178_input_0_1 __vpr__unconn987 __vpr__unconn988 __vpr__unconn989 lut_$abc$22685$li178_li178_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ar_dd[14]_clock_0_0 \
    D=dffre_ar_dd[14]_input_0_0 \
    E=dffre_ar_dd[14]_input_2_0 \
    R=dffre_ar_dd[14]_input_1_0 \
    Q=dffre_ar_dd[14]_output_0_0

.names lut_$abc$22685$li158_li158_input_0_0 __vpr__unconn990 __vpr__unconn991 lut_$abc$22685$li158_li158_input_0_3 __vpr__unconn992 lut_$abc$22685$li158_li158_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_d[14]_clock_0_0 \
    D=dffre_ar_d[14]_input_0_0 \
    E=dffre_ar_d[14]_input_2_0 \
    R=dffre_ar_d[14]_input_1_0 \
    Q=dffre_ar_d[14]_output_0_0

.names __vpr__unconn993 lut_$abc$22685$li198_li198_input_0_1 __vpr__unconn994 __vpr__unconn995 lut_$abc$22685$li198_li198_input_0_4 lut_$abc$22685$li198_li198_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ar_ddd[14]_clock_0_0 \
    D=dffre_ar_ddd[14]_input_0_0 \
    E=dffre_ar_ddd[14]_input_2_0 \
    R=dffre_ar_ddd[14]_input_1_0 \
    Q=dffre_ar_ddd[14]_output_0_0

.names __vpr__unconn996 __vpr__unconn997 lut_$abc$22685$li218_li218_input_0_2 __vpr__unconn998 lut_$abc$22685$li218_li218_input_0_4 lut_$abc$22685$li218_li218_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ar_dddd[14]_clock_0_0 \
    D=dffre_ar_dddd[14]_input_0_0 \
    E=dffre_ar_dddd[14]_input_2_0 \
    R=dffre_ar_dddd[14]_input_1_0 \
    Q=dffre_ar_dddd[14]_output_0_0

.names __vpr__unconn999 __vpr__unconn1000 lut_$abc$22685$li197_li197_input_0_2 __vpr__unconn1001 lut_$abc$22685$li197_li197_input_0_4 lut_$abc$22685$li197_li197_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ar_ddd[13]_clock_0_0 \
    D=dffre_ar_ddd[13]_input_0_0 \
    E=dffre_ar_ddd[13]_input_2_0 \
    R=dffre_ar_ddd[13]_input_1_0 \
    Q=dffre_ar_ddd[13]_output_0_0

.names __vpr__unconn1002 __vpr__unconn1003 lut_$abc$22685$li217_li217_input_0_2 lut_$abc$22685$li217_li217_input_0_3 __vpr__unconn1004 lut_$abc$22685$li217_li217_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_dddd[13]_clock_0_0 \
    D=dffre_ar_dddd[13]_input_0_0 \
    E=dffre_ar_dddd[13]_input_2_0 \
    R=dffre_ar_dddd[13]_input_1_0 \
    Q=dffre_ar_dddd[13]_output_0_0

.names lut_$abc$22685$li157_li157_input_0_0 __vpr__unconn1005 lut_$abc$22685$li157_li157_input_0_2 __vpr__unconn1006 __vpr__unconn1007 lut_$abc$22685$li157_li157_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ar_d[13]_clock_0_0 \
    D=dffre_ar_d[13]_input_0_0 \
    E=dffre_ar_d[13]_input_2_0 \
    R=dffre_ar_d[13]_input_1_0 \
    Q=dffre_ar_d[13]_output_0_0

.names __vpr__unconn1008 __vpr__unconn1009 lut_$abc$22685$li177_li177_input_0_2 lut_$abc$22685$li177_li177_input_0_3 __vpr__unconn1010 lut_$abc$22685$li177_li177_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_dd[13]_clock_0_0 \
    D=dffre_ar_dd[13]_input_0_0 \
    E=dffre_ar_dd[13]_input_2_0 \
    R=dffre_ar_dd[13]_input_1_0 \
    Q=dffre_ar_dd[13]_output_0_0

.names __vpr__unconn1011 __vpr__unconn1012 lut_$abc$22685$li219_li219_input_0_2 __vpr__unconn1013 lut_$abc$22685$li219_li219_input_0_4 lut_$abc$22685$li219_li219_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ar_dddd[15]_clock_0_0 \
    D=dffre_ar_dddd[15]_input_0_0 \
    E=dffre_ar_dddd[15]_input_2_0 \
    R=dffre_ar_dddd[15]_input_1_0 \
    Q=dffre_ar_dddd[15]_output_0_0

.names __vpr__unconn1014 __vpr__unconn1015 lut_$abc$22685$li199_li199_input_0_2 lut_$abc$22685$li199_li199_input_0_3 __vpr__unconn1016 lut_$abc$22685$li199_li199_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_ddd[15]_clock_0_0 \
    D=dffre_ar_ddd[15]_input_0_0 \
    E=dffre_ar_ddd[15]_input_2_0 \
    R=dffre_ar_ddd[15]_input_1_0 \
    Q=dffre_ar_ddd[15]_output_0_0

.names lut_$abc$22685$li179_li179_input_0_0 __vpr__unconn1017 __vpr__unconn1018 lut_$abc$22685$li179_li179_input_0_3 __vpr__unconn1019 lut_$abc$22685$li179_li179_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_dd[15]_clock_0_0 \
    D=dffre_ar_dd[15]_input_0_0 \
    E=dffre_ar_dd[15]_input_2_0 \
    R=dffre_ar_dd[15]_input_1_0 \
    Q=dffre_ar_dd[15]_output_0_0

.names lut_$abc$22685$li173_li173_input_0_0 __vpr__unconn1020 lut_$abc$22685$li173_li173_input_0_2 __vpr__unconn1021 __vpr__unconn1022 lut_$abc$22685$li173_li173_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ar_dd[9]_clock_0_0 \
    D=dffre_ar_dd[9]_input_0_0 \
    E=dffre_ar_dd[9]_input_2_0 \
    R=dffre_ar_dd[9]_input_1_0 \
    Q=dffre_ar_dd[9]_output_0_0

.names lut_$abc$22685$li093_li093_input_0_0 lut_$abc$22685$li093_li093_input_0_1 __vpr__unconn1023 __vpr__unconn1024 __vpr__unconn1025 lut_$abc$22685$li093_li093_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_dd[9]_clock_0_0 \
    D=dffre_ai_dd[9]_input_0_0 \
    E=dffre_ai_dd[9]_input_2_0 \
    R=dffre_ai_dd[9]_input_1_0 \
    Q=dffre_ai_dd[9]_output_0_0

.names __vpr__unconn1026 lut_$abc$22685$li073_li073_input_0_1 __vpr__unconn1027 __vpr__unconn1028 lut_$abc$22685$li073_li073_input_0_4 lut_$abc$22685$li073_li073_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_d[9]_clock_0_0 \
    D=dffre_ai_d[9]_input_0_0 \
    E=dffre_ai_d[9]_input_2_0 \
    R=dffre_ai_d[9]_input_1_0 \
    Q=dffre_ai_d[9]_output_0_0

.names lut_$abc$22685$li113_li113_input_0_0 __vpr__unconn1029 __vpr__unconn1030 lut_$abc$22685$li113_li113_input_0_3 __vpr__unconn1031 lut_$abc$22685$li113_li113_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_ddd[9]_clock_0_0 \
    D=dffre_ai_ddd[9]_input_0_0 \
    E=dffre_ai_ddd[9]_input_2_0 \
    R=dffre_ai_ddd[9]_input_1_0 \
    Q=dffre_ai_ddd[9]_output_0_0

.names __vpr__unconn1032 lut_$abc$22685$li176_li176_input_0_1 __vpr__unconn1033 lut_$abc$22685$li176_li176_input_0_3 __vpr__unconn1034 lut_$abc$22685$li176_li176_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ar_dd[12]_clock_0_0 \
    D=dffre_ar_dd[12]_input_0_0 \
    E=dffre_ar_dd[12]_input_2_0 \
    R=dffre_ar_dd[12]_input_1_0 \
    Q=dffre_ar_dd[12]_output_0_0

.names lut_$abc$22685$li156_li156_input_0_0 __vpr__unconn1035 __vpr__unconn1036 lut_$abc$22685$li156_li156_input_0_3 __vpr__unconn1037 lut_$abc$22685$li156_li156_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ar_d[12]_clock_0_0 \
    D=dffre_ar_d[12]_input_0_0 \
    E=dffre_ar_d[12]_input_2_0 \
    R=dffre_ar_d[12]_input_1_0 \
    Q=dffre_ar_d[12]_output_0_0

.names __vpr__unconn1038 lut_$abc$22685$li196_li196_input_0_1 __vpr__unconn1039 lut_$abc$22685$li196_li196_input_0_3 __vpr__unconn1040 lut_$abc$22685$li196_li196_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ar_ddd[12]_clock_0_0 \
    D=dffre_ar_ddd[12]_input_0_0 \
    E=dffre_ar_ddd[12]_input_2_0 \
    R=dffre_ar_ddd[12]_input_1_0 \
    Q=dffre_ar_ddd[12]_output_0_0

.names __vpr__unconn1041 lut_$abc$22685$li174_li174_input_0_1 lut_$abc$22685$li174_li174_input_0_2 __vpr__unconn1042 __vpr__unconn1043 lut_$abc$22685$li174_li174_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ar_dd[10]_clock_0_0 \
    D=dffre_ar_dd[10]_input_0_0 \
    E=dffre_ar_dd[10]_input_2_0 \
    R=dffre_ar_dd[10]_input_1_0 \
    Q=dffre_ar_dd[10]_output_0_0

.names __vpr__unconn1044 lut_$abc$22685$li154_li154_input_0_1 __vpr__unconn1045 lut_$abc$22685$li154_li154_input_0_3 __vpr__unconn1046 lut_$abc$22685$li154_li154_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_d[10]_clock_0_0 \
    D=dffre_ar_d[10]_input_0_0 \
    E=dffre_ar_d[10]_input_2_0 \
    R=dffre_ar_d[10]_input_1_0 \
    Q=dffre_ar_d[10]_output_0_0

.names __vpr__unconn1047 lut_$abc$22685$li214_li214_input_0_1 __vpr__unconn1048 lut_$abc$22685$li214_li214_input_0_3 __vpr__unconn1049 lut_$abc$22685$li214_li214_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_dddd[10]_clock_0_0 \
    D=dffre_ar_dddd[10]_input_0_0 \
    E=dffre_ar_dddd[10]_input_2_0 \
    R=dffre_ar_dddd[10]_input_1_0 \
    Q=dffre_ar_dddd[10]_output_0_0

.names __vpr__unconn1050 lut_$abc$22685$li194_li194_input_0_1 lut_$abc$22685$li194_li194_input_0_2 __vpr__unconn1051 __vpr__unconn1052 lut_$abc$22685$li194_li194_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ar_ddd[10]_clock_0_0 \
    D=dffre_ar_ddd[10]_input_0_0 \
    E=dffre_ar_ddd[10]_input_2_0 \
    R=dffre_ar_ddd[10]_input_1_0 \
    Q=dffre_ar_ddd[10]_output_0_0

.names __vpr__unconn1053 lut_$abc$22685$li151_li151_input_0_1 lut_$abc$22685$li151_li151_input_0_2 __vpr__unconn1054 __vpr__unconn1055 lut_$abc$22685$li151_li151_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ar_d[7]_clock_0_0 \
    D=dffre_ar_d[7]_input_0_0 \
    E=dffre_ar_d[7]_input_2_0 \
    R=dffre_ar_d[7]_input_1_0 \
    Q=dffre_ar_d[7]_output_0_0

.names __vpr__unconn1056 lut_$abc$22685$li171_li171_input_0_1 __vpr__unconn1057 lut_$abc$22685$li171_li171_input_0_3 __vpr__unconn1058 lut_$abc$22685$li171_li171_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_dd[7]_clock_0_0 \
    D=dffre_ar_dd[7]_input_0_0 \
    E=dffre_ar_dd[7]_input_2_0 \
    R=dffre_ar_dd[7]_input_1_0 \
    Q=dffre_ar_dd[7]_output_0_0

.names __vpr__unconn1059 lut_$abc$22685$li191_li191_input_0_1 __vpr__unconn1060 __vpr__unconn1061 lut_$abc$22685$li191_li191_input_0_4 lut_$abc$22685$li191_li191_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ar_ddd[7]_clock_0_0 \
    D=dffre_ar_ddd[7]_input_0_0 \
    E=dffre_ar_ddd[7]_input_2_0 \
    R=dffre_ar_ddd[7]_input_1_0 \
    Q=dffre_ar_ddd[7]_output_0_0

.names lut_$abc$22685$li098_li098_input_0_0 lut_$abc$22685$li098_li098_input_0_1 __vpr__unconn1062 __vpr__unconn1063 __vpr__unconn1064 lut_$abc$22685$li098_li098_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_dd[14]_clock_0_0 \
    D=dffre_ai_dd[14]_input_0_0 \
    E=dffre_ai_dd[14]_input_2_0 \
    R=dffre_ai_dd[14]_input_1_0 \
    Q=dffre_ai_dd[14]_output_0_0

.names __vpr__unconn1065 lut_$abc$22685$li078_li078_input_0_1 lut_$abc$22685$li078_li078_input_0_2 __vpr__unconn1066 __vpr__unconn1067 lut_$abc$22685$li078_li078_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ai_d[14]_clock_0_0 \
    D=dffre_ai_d[14]_input_0_0 \
    E=dffre_ai_d[14]_input_2_0 \
    R=dffre_ai_d[14]_input_1_0 \
    Q=dffre_ai_d[14]_output_0_0

.names __vpr__unconn1068 lut_$abc$22685$li094_li094_input_0_1 __vpr__unconn1069 __vpr__unconn1070 lut_$abc$22685$li094_li094_input_0_4 lut_$abc$22685$li094_li094_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_dd[10]_clock_0_0 \
    D=dffre_ai_dd[10]_input_0_0 \
    E=dffre_ai_dd[10]_input_2_0 \
    R=dffre_ai_dd[10]_input_1_0 \
    Q=dffre_ai_dd[10]_output_0_0

.names __vpr__unconn1071 __vpr__unconn1072 __vpr__unconn1073 lut_$abc$22685$li099_li099_input_0_3 lut_$abc$22685$li099_li099_input_0_4 lut_$abc$22685$li099_li099_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ai_dd[15]_clock_0_0 \
    D=dffre_ai_dd[15]_input_0_0 \
    E=dffre_ai_dd[15]_input_2_0 \
    R=dffre_ai_dd[15]_input_1_0 \
    Q=dffre_ai_dd[15]_output_0_0

.names lut_$abc$22685$li119_li119_input_0_0 __vpr__unconn1074 __vpr__unconn1075 __vpr__unconn1076 lut_$abc$22685$li119_li119_input_0_4 lut_$abc$22685$li119_li119_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_ddd[15]_clock_0_0 \
    D=dffre_ai_ddd[15]_input_0_0 \
    E=dffre_ai_ddd[15]_input_2_0 \
    R=dffre_ai_ddd[15]_input_1_0 \
    Q=dffre_ai_ddd[15]_output_0_0

.names __vpr__unconn1077 lut_$abc$22685$li183_li183_input_0_1 lut_$abc$22685$li183_li183_input_0_2 __vpr__unconn1078 __vpr__unconn1079 lut_$abc$22685$li183_li183_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ar_dd[19]_clock_0_0 \
    D=dffre_ar_dd[19]_input_0_0 \
    E=dffre_ar_dd[19]_input_2_0 \
    R=dffre_ar_dd[19]_input_1_0 \
    Q=dffre_ar_dd[19]_output_0_0

.names lut_$abc$22685$li203_li203_input_0_0 __vpr__unconn1080 lut_$abc$22685$li203_li203_input_0_2 __vpr__unconn1081 __vpr__unconn1082 lut_$abc$22685$li203_li203_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ar_ddd[19]_clock_0_0 \
    D=dffre_ar_ddd[19]_input_0_0 \
    E=dffre_ar_ddd[19]_input_2_0 \
    R=dffre_ar_ddd[19]_input_1_0 \
    Q=dffre_ar_ddd[19]_output_0_0

.names __vpr__unconn1083 lut_$abc$22685$li223_li223_input_0_1 __vpr__unconn1084 __vpr__unconn1085 lut_$abc$22685$li223_li223_input_0_4 lut_$abc$22685$li223_li223_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ar_dddd[19]_clock_0_0 \
    D=dffre_ar_dddd[19]_input_0_0 \
    E=dffre_ar_dddd[19]_input_2_0 \
    R=dffre_ar_dddd[19]_input_1_0 \
    Q=dffre_ar_dddd[19]_output_0_0

.names __vpr__unconn1086 __vpr__unconn1087 __vpr__unconn1088 lut_$abc$22685$li163_li163_input_0_3 lut_$abc$22685$li163_li163_input_0_4 lut_$abc$22685$li163_li163_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_d[19]_clock_0_0 \
    D=dffre_ar_d[19]_input_0_0 \
    E=dffre_ar_d[19]_input_2_0 \
    R=dffre_ar_d[19]_input_1_0 \
    Q=dffre_ar_d[19]_output_0_0

.names __vpr__unconn1089 __vpr__unconn1090 lut_$abc$22685$li182_li182_input_0_2 __vpr__unconn1091 lut_$abc$22685$li182_li182_input_0_4 lut_$abc$22685$li182_li182_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ar_dd[18]_clock_0_0 \
    D=dffre_ar_dd[18]_input_0_0 \
    E=dffre_ar_dd[18]_input_2_0 \
    R=dffre_ar_dd[18]_input_1_0 \
    Q=dffre_ar_dd[18]_output_0_0

.names __vpr__unconn1092 lut_$abc$22685$li162_li162_input_0_1 __vpr__unconn1093 __vpr__unconn1094 lut_$abc$22685$li162_li162_input_0_4 lut_$abc$22685$li162_li162_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ar_d[18]_clock_0_0 \
    D=dffre_ar_d[18]_input_0_0 \
    E=dffre_ar_d[18]_input_2_0 \
    R=dffre_ar_d[18]_input_1_0 \
    Q=dffre_ar_d[18]_output_0_0

.names lut_$abc$22685$li222_li222_input_0_0 __vpr__unconn1095 __vpr__unconn1096 lut_$abc$22685$li222_li222_input_0_3 __vpr__unconn1097 lut_$abc$22685$li222_li222_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_dddd[18]_clock_0_0 \
    D=dffre_ar_dddd[18]_input_0_0 \
    E=dffre_ar_dddd[18]_input_2_0 \
    R=dffre_ar_dddd[18]_input_1_0 \
    Q=dffre_ar_dddd[18]_output_0_0

.names lut_$abc$22685$li202_li202_input_0_0 __vpr__unconn1098 lut_$abc$22685$li202_li202_input_0_2 __vpr__unconn1099 __vpr__unconn1100 lut_$abc$22685$li202_li202_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ar_ddd[18]_clock_0_0 \
    D=dffre_ar_ddd[18]_input_0_0 \
    E=dffre_ar_ddd[18]_input_2_0 \
    R=dffre_ar_ddd[18]_input_1_0 \
    Q=dffre_ar_ddd[18]_output_0_0

.names lut_$abc$22685$li201_li201_input_0_0 __vpr__unconn1101 __vpr__unconn1102 __vpr__unconn1103 lut_$abc$22685$li201_li201_input_0_4 lut_$abc$22685$li201_li201_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ar_ddd[17]_clock_0_0 \
    D=dffre_ar_ddd[17]_input_0_0 \
    E=dffre_ar_ddd[17]_input_2_0 \
    R=dffre_ar_ddd[17]_input_1_0 \
    Q=dffre_ar_ddd[17]_output_0_0

.names lut_$abc$22685$li221_li221_input_0_0 __vpr__unconn1104 __vpr__unconn1105 lut_$abc$22685$li221_li221_input_0_3 __vpr__unconn1106 lut_$abc$22685$li221_li221_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_dddd[17]_clock_0_0 \
    D=dffre_ar_dddd[17]_input_0_0 \
    E=dffre_ar_dddd[17]_input_2_0 \
    R=dffre_ar_dddd[17]_input_1_0 \
    Q=dffre_ar_dddd[17]_output_0_0

.names lut_$abc$22685$li181_li181_input_0_0 __vpr__unconn1107 __vpr__unconn1108 __vpr__unconn1109 lut_$abc$22685$li181_li181_input_0_4 lut_$abc$22685$li181_li181_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ar_dd[17]_clock_0_0 \
    D=dffre_ar_dd[17]_input_0_0 \
    E=dffre_ar_dd[17]_input_2_0 \
    R=dffre_ar_dd[17]_input_1_0 \
    Q=dffre_ar_dd[17]_output_0_0

.names lut_$abc$22685$li161_li161_input_0_0 __vpr__unconn1110 lut_$abc$22685$li161_li161_input_0_2 __vpr__unconn1111 __vpr__unconn1112 lut_$abc$22685$li161_li161_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ar_d[17]_clock_0_0 \
    D=dffre_ar_d[17]_input_0_0 \
    E=dffre_ar_d[17]_input_2_0 \
    R=dffre_ar_d[17]_input_1_0 \
    Q=dffre_ar_d[17]_output_0_0

.names lut_$abc$22685$li220_li220_input_0_0 __vpr__unconn1113 __vpr__unconn1114 __vpr__unconn1115 lut_$abc$22685$li220_li220_input_0_4 lut_$abc$22685$li220_li220_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ar_dddd[16]_clock_0_0 \
    D=dffre_ar_dddd[16]_input_0_0 \
    E=dffre_ar_dddd[16]_input_2_0 \
    R=dffre_ar_dddd[16]_input_1_0 \
    Q=dffre_ar_dddd[16]_output_0_0

.names __vpr__unconn1116 __vpr__unconn1117 lut_$abc$22685$li200_li200_input_0_2 __vpr__unconn1118 lut_$abc$22685$li200_li200_input_0_4 lut_$abc$22685$li200_li200_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ar_ddd[16]_clock_0_0 \
    D=dffre_ar_ddd[16]_input_0_0 \
    E=dffre_ar_ddd[16]_input_2_0 \
    R=dffre_ar_ddd[16]_input_1_0 \
    Q=dffre_ar_ddd[16]_output_0_0

.names __vpr__unconn1119 __vpr__unconn1120 lut_$abc$22685$li100_li100_input_0_2 __vpr__unconn1121 lut_$abc$22685$li100_li100_input_0_4 lut_$abc$22685$li100_li100_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ai_dd[16]_clock_0_0 \
    D=dffre_ai_dd[16]_input_0_0 \
    E=dffre_ai_dd[16]_input_2_0 \
    R=dffre_ai_dd[16]_input_1_0 \
    Q=dffre_ai_dd[16]_output_0_0

.names lut_$abc$22685$li120_li120_input_0_0 __vpr__unconn1122 __vpr__unconn1123 __vpr__unconn1124 lut_$abc$22685$li120_li120_input_0_4 lut_$abc$22685$li120_li120_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_ddd[16]_clock_0_0 \
    D=dffre_ai_ddd[16]_input_0_0 \
    E=dffre_ai_ddd[16]_input_2_0 \
    R=dffre_ai_ddd[16]_input_1_0 \
    Q=dffre_ai_ddd[16]_output_0_0

.names lut_$abc$22685$li140_li140_input_0_0 __vpr__unconn1125 lut_$abc$22685$li140_li140_input_0_2 __vpr__unconn1126 __vpr__unconn1127 lut_$abc$22685$li140_li140_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_dddd[16]_clock_0_0 \
    D=dffre_ai_dddd[16]_input_0_0 \
    E=dffre_ai_dddd[16]_input_2_0 \
    R=dffre_ai_dddd[16]_input_1_0 \
    Q=dffre_ai_dddd[16]_output_0_0

.names __vpr__unconn1128 lut_$abc$22685$li180_li180_input_0_1 lut_$abc$22685$li180_li180_input_0_2 __vpr__unconn1129 __vpr__unconn1130 lut_$abc$22685$li180_li180_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ar_dd[16]_clock_0_0 \
    D=dffre_ar_dd[16]_input_0_0 \
    E=dffre_ar_dd[16]_input_2_0 \
    R=dffre_ar_dd[16]_input_1_0 \
    Q=dffre_ar_dd[16]_output_0_0

.names lut_$abc$22685$li102_li102_input_0_0 lut_$abc$22685$li102_li102_input_0_1 __vpr__unconn1131 __vpr__unconn1132 __vpr__unconn1133 lut_$abc$22685$li102_li102_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ai_dd[18]_clock_0_0 \
    D=dffre_ai_dd[18]_input_0_0 \
    E=dffre_ai_dd[18]_input_2_0 \
    R=dffre_ai_dd[18]_input_1_0 \
    Q=dffre_ai_dd[18]_output_0_0

.names lut_$abc$22685$li082_li082_input_0_0 __vpr__unconn1134 __vpr__unconn1135 __vpr__unconn1136 lut_$abc$22685$li082_li082_input_0_4 lut_$abc$22685$li082_li082_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ai_d[18]_clock_0_0 \
    D=dffre_ai_d[18]_input_0_0 \
    E=dffre_ai_d[18]_input_2_0 \
    R=dffre_ai_d[18]_input_1_0 \
    Q=dffre_ai_d[18]_output_0_0

.names __vpr__unconn1137 lut_$abc$22685$li122_li122_input_0_1 __vpr__unconn1138 __vpr__unconn1139 lut_$abc$22685$li122_li122_input_0_4 lut_$abc$22685$li122_li122_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ai_ddd[18]_clock_0_0 \
    D=dffre_ai_ddd[18]_input_0_0 \
    E=dffre_ai_ddd[18]_input_2_0 \
    R=dffre_ai_ddd[18]_input_1_0 \
    Q=dffre_ai_ddd[18]_output_0_0

.names __vpr__unconn1140 __vpr__unconn1141 lut_$abc$22685$li142_li142_input_0_2 __vpr__unconn1142 lut_$abc$22685$li142_li142_input_0_4 lut_$abc$22685$li142_li142_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ai_dddd[18]_clock_0_0 \
    D=dffre_ai_dddd[18]_input_0_0 \
    E=dffre_ai_dddd[18]_input_2_0 \
    R=dffre_ai_dddd[18]_input_1_0 \
    Q=dffre_ai_dddd[18]_output_0_0

.names __vpr__unconn1143 __vpr__unconn1144 lut_$abc$22685$li081_li081_input_0_2 __vpr__unconn1145 lut_$abc$22685$li081_li081_input_0_4 lut_$abc$22685$li081_li081_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ai_d[17]_clock_0_0 \
    D=dffre_ai_d[17]_input_0_0 \
    E=dffre_ai_d[17]_input_2_0 \
    R=dffre_ai_d[17]_input_1_0 \
    Q=dffre_ai_d[17]_output_0_0

.names __vpr__unconn1146 __vpr__unconn1147 __vpr__unconn1148 lut_$abc$22685$li101_li101_input_0_3 lut_$abc$22685$li101_li101_input_0_4 lut_$abc$22685$li101_li101_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ai_dd[17]_clock_0_0 \
    D=dffre_ai_dd[17]_input_0_0 \
    E=dffre_ai_dd[17]_input_2_0 \
    R=dffre_ai_dd[17]_input_1_0 \
    Q=dffre_ai_dd[17]_output_0_0

.names __vpr__unconn1149 __vpr__unconn1150 lut_$abc$22685$li143_li143_input_0_2 __vpr__unconn1151 lut_$abc$22685$li143_li143_input_0_4 lut_$abc$22685$li143_li143_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ai_dddd[19]_clock_0_0 \
    D=dffre_ai_dddd[19]_input_0_0 \
    E=dffre_ai_dddd[19]_input_2_0 \
    R=dffre_ai_dddd[19]_input_1_0 \
    Q=dffre_ai_dddd[19]_output_0_0

.names lut_$abc$22685$li083_li083_input_0_0 __vpr__unconn1152 __vpr__unconn1153 __vpr__unconn1154 lut_$abc$22685$li083_li083_input_0_4 lut_$abc$22685$li083_li083_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ai_d[19]_clock_0_0 \
    D=dffre_ai_d[19]_input_0_0 \
    E=dffre_ai_d[19]_input_2_0 \
    R=dffre_ai_d[19]_input_1_0 \
    Q=dffre_ai_d[19]_output_0_0

.names lut_$abc$22685$li185_li185_input_0_0 __vpr__unconn1155 __vpr__unconn1156 __vpr__unconn1157 lut_$abc$22685$li185_li185_input_0_4 lut_$abc$22685$li185_li185_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ar_ddd[1]_clock_0_0 \
    D=dffre_ar_ddd[1]_input_0_0 \
    E=dffre_ar_ddd[1]_input_2_0 \
    R=dffre_ar_ddd[1]_input_1_0 \
    Q=dffre_ar_ddd[1]_output_0_0

.names lut_$abc$22685$li165_li165_input_0_0 __vpr__unconn1158 lut_$abc$22685$li165_li165_input_0_2 __vpr__unconn1159 __vpr__unconn1160 lut_$abc$22685$li165_li165_output_0_0 
00100 1

.subckt dffre \
    C=dffre_ar_dd[1]_clock_0_0 \
    D=dffre_ar_dd[1]_input_0_0 \
    E=dffre_ar_dd[1]_input_2_0 \
    R=dffre_ar_dd[1]_input_1_0 \
    Q=dffre_ar_dd[1]_output_0_0

.names __vpr__unconn1161 __vpr__unconn1162 lut_$abc$22685$li145_li145_input_0_2 lut_$abc$22685$li145_li145_input_0_3 __vpr__unconn1163 lut_$abc$22685$li145_li145_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_d[1]_clock_0_0 \
    D=dffre_ar_d[1]_input_0_0 \
    E=dffre_ar_d[1]_input_2_0 \
    R=dffre_ar_d[1]_input_1_0 \
    Q=dffre_ar_d[1]_output_0_0

.names __vpr__unconn1164 __vpr__unconn1165 lut_$abc$22685$li184_li184_input_0_2 __vpr__unconn1166 lut_$abc$22685$li184_li184_input_0_4 lut_$abc$22685$li184_li184_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ar_ddd[0]_clock_0_0 \
    D=dffre_ar_ddd[0]_input_0_0 \
    E=dffre_ar_ddd[0]_input_2_0 \
    R=dffre_ar_ddd[0]_input_1_0 \
    Q=dffre_ar_ddd[0]_output_0_0

.names lut_$abc$22685$li164_li164_input_0_0 __vpr__unconn1167 __vpr__unconn1168 lut_$abc$22685$li164_li164_input_0_3 __vpr__unconn1169 lut_$abc$22685$li164_li164_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ar_dd[0]_clock_0_0 \
    D=dffre_ar_dd[0]_input_0_0 \
    E=dffre_ar_dd[0]_input_2_0 \
    R=dffre_ar_dd[0]_input_1_0 \
    Q=dffre_ar_dd[0]_output_0_0

.names __vpr__unconn1170 __vpr__unconn1171 __vpr__unconn1172 lut_$abc$22685$li144_li144_input_0_3 lut_$abc$22685$li144_li144_input_0_4 lut_$abc$22685$li144_li144_output_0_0 
00001 1

.subckt dffre \
    C=dffre_ar_d[0]_clock_0_0 \
    D=dffre_ar_d[0]_input_0_0 \
    E=dffre_ar_d[0]_input_2_0 \
    R=dffre_ar_d[0]_input_1_0 \
    Q=dffre_ar_d[0]_output_0_0

.names __vpr__unconn1173 __vpr__unconn1174 __vpr__unconn1175 lut_$abc$22685$li149_li149_input_0_3 lut_$abc$22685$li149_li149_input_0_4 lut_$abc$22685$li149_li149_output_0_0 
00010 1

.subckt dffre \
    C=dffre_ar_d[5]_clock_0_0 \
    D=dffre_ar_d[5]_input_0_0 \
    E=dffre_ar_d[5]_input_2_0 \
    R=dffre_ar_d[5]_input_1_0 \
    Q=dffre_ar_d[5]_output_0_0

.names __vpr__unconn1176 lut_$abc$22685$li231_li231_input_0_1 __vpr__unconn1177 __vpr__unconn1178 lut_$abc$22685$li231_li231_input_0_4 lut_$abc$22685$li231_li231_output_0_0 
01000 1

.subckt dffre \
    C=dffre_bi_d[7]_clock_0_0 \
    D=dffre_bi_d[7]_input_0_0 \
    E=dffre_bi_d[7]_input_2_0 \
    R=dffre_bi_d[7]_input_1_0 \
    Q=dffre_bi_d[7]_output_0_0

.names __vpr__unconn1179 lut_$abc$22685$li232_li232_input_0_1 __vpr__unconn1180 lut_$abc$22685$li232_li232_input_0_3 __vpr__unconn1181 lut_$abc$22685$li232_li232_output_0_0 
00010 1

.subckt dffre \
    C=dffre_bi_d[8]_clock_0_0 \
    D=dffre_bi_d[8]_input_0_0 \
    E=dffre_bi_d[8]_input_2_0 \
    R=dffre_bi_d[8]_input_1_0 \
    Q=dffre_bi_d[8]_output_0_0

.names lut_$abc$22685$li267_li267_input_0_0 lut_$abc$22685$li267_li267_input_0_1 __vpr__unconn1182 __vpr__unconn1183 __vpr__unconn1184 lut_$abc$22685$li267_li267_output_0_0 
10000 1

.subckt dffre \
    C=dffre_bi_ddd[7]_clock_0_0 \
    D=dffre_bi_ddd[7]_input_0_0 \
    E=dffre_bi_ddd[7]_input_2_0 \
    R=dffre_bi_ddd[7]_input_1_0 \
    Q=dffre_bi_ddd[7]_output_0_0

.names __vpr__unconn1185 lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_input_0_1 lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_input_0_2 __vpr__unconn1186 __vpr__unconn1187 lut_$auto$alumacc.cc:485:replace_alu$177.S[7]_output_0_0 
01000 1
00100 1

.names __vpr__unconn1188 __vpr__unconn1189 __vpr__unconn1190 lut_$abc$22685$li321_li321_input_0_3 lut_$abc$22685$li321_li321_input_0_4 lut_$abc$22685$li321_li321_output_0_0 
00010 1

.subckt dffre \
    C=dffre_br_ddd[7]_clock_0_0 \
    D=dffre_br_ddd[7]_input_0_0 \
    E=dffre_br_ddd[7]_input_2_0 \
    R=dffre_br_ddd[7]_input_1_0 \
    Q=dffre_br_ddd[7]_output_0_0

.names __vpr__unconn1191 lut_$abc$22685$li285_li285_input_0_1 lut_$abc$22685$li285_li285_input_0_2 __vpr__unconn1192 __vpr__unconn1193 lut_$abc$22685$li285_li285_output_0_0 
00100 1

.subckt dffre \
    C=dffre_br_d[7]_clock_0_0 \
    D=dffre_br_d[7]_input_0_0 \
    E=dffre_br_d[7]_input_2_0 \
    R=dffre_br_d[7]_input_1_0 \
    Q=dffre_br_d[7]_output_0_0

.names __vpr__unconn1194 lut_$abc$22685$li303_li303_input_0_1 __vpr__unconn1195 lut_$abc$22685$li303_li303_input_0_3 __vpr__unconn1196 lut_$abc$22685$li303_li303_output_0_0 
00010 1

.subckt dffre \
    C=dffre_br_dd[7]_clock_0_0 \
    D=dffre_br_dd[7]_input_0_0 \
    E=dffre_br_dd[7]_input_2_0 \
    R=dffre_br_dd[7]_input_1_0 \
    Q=dffre_br_dd[7]_output_0_0

.names __vpr__unconn1197 __vpr__unconn1198 lut_$abc$22685$li323_li323_input_0_2 __vpr__unconn1199 lut_$abc$22685$li323_li323_input_0_4 lut_$abc$22685$li323_li323_output_0_0 
00001 1

.subckt dffre \
    C=dffre_br_ddd[9]_clock_0_0 \
    D=dffre_br_ddd[9]_input_0_0 \
    E=dffre_br_ddd[9]_input_2_0 \
    R=dffre_br_ddd[9]_input_1_0 \
    Q=dffre_br_ddd[9]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_input_0_0 __vpr__unconn1200 __vpr__unconn1201 lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_input_0_3 __vpr__unconn1202 lut_$auto$alumacc.cc:485:replace_alu$177.S[9]_output_0_0 
10000 1
00010 1

.names __vpr__unconn1203 lut_$abc$22685$li269_li269_input_0_1 __vpr__unconn1204 lut_$abc$22685$li269_li269_input_0_3 __vpr__unconn1205 lut_$abc$22685$li269_li269_output_0_0 
01000 1

.subckt dffre \
    C=dffre_bi_ddd[9]_clock_0_0 \
    D=dffre_bi_ddd[9]_input_0_0 \
    E=dffre_bi_ddd[9]_input_2_0 \
    R=dffre_bi_ddd[9]_input_1_0 \
    Q=dffre_bi_ddd[9]_output_0_0

.names __vpr__unconn1206 __vpr__unconn1207 lut_$abc$22685$li305_li305_input_0_2 lut_$abc$22685$li305_li305_input_0_3 __vpr__unconn1208 lut_$abc$22685$li305_li305_output_0_0 
00100 1

.subckt dffre \
    C=dffre_br_dd[9]_clock_0_0 \
    D=dffre_br_dd[9]_input_0_0 \
    E=dffre_br_dd[9]_input_2_0 \
    R=dffre_br_dd[9]_input_1_0 \
    Q=dffre_br_dd[9]_output_0_0

.names lut_$abc$22685$li287_li287_input_0_0 __vpr__unconn1209 lut_$abc$22685$li287_li287_input_0_2 __vpr__unconn1210 __vpr__unconn1211 lut_$abc$22685$li287_li287_output_0_0 
00100 1

.subckt dffre \
    C=dffre_br_d[9]_clock_0_0 \
    D=dffre_br_d[9]_input_0_0 \
    E=dffre_br_d[9]_input_2_0 \
    R=dffre_br_d[9]_input_1_0 \
    Q=dffre_br_d[9]_output_0_0

.names __vpr__unconn1212 __vpr__unconn1213 __vpr__unconn1214 lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_input_0_3 lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$177.S[10]_output_0_0 
00010 1
00001 1

.names __vpr__unconn1215 lut_$abc$22685$li193_li193_input_0_1 __vpr__unconn1216 lut_$abc$22685$li193_li193_input_0_3 __vpr__unconn1217 lut_$abc$22685$li193_li193_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ar_ddd[9]_clock_0_0 \
    D=dffre_ar_ddd[9]_input_0_0 \
    E=dffre_ar_ddd[9]_input_2_0 \
    R=dffre_ar_ddd[9]_input_1_0 \
    Q=dffre_ar_ddd[9]_output_0_0

.names lut_$abc$22685$li213_li213_input_0_0 __vpr__unconn1218 __vpr__unconn1219 lut_$abc$22685$li213_li213_input_0_3 __vpr__unconn1220 lut_$abc$22685$li213_li213_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ar_dddd[9]_clock_0_0 \
    D=dffre_ar_dddd[9]_input_0_0 \
    E=dffre_ar_dddd[9]_input_2_0 \
    R=dffre_ar_dddd[9]_input_1_0 \
    Q=dffre_ar_dddd[9]_output_0_0

.names lut_$abc$22685$li153_li153_input_0_0 __vpr__unconn1221 __vpr__unconn1222 lut_$abc$22685$li153_li153_input_0_3 __vpr__unconn1223 lut_$abc$22685$li153_li153_output_0_0 
10000 1

.subckt dffre \
    C=dffre_ar_d[9]_clock_0_0 \
    D=dffre_ar_d[9]_input_0_0 \
    E=dffre_ar_d[9]_input_2_0 \
    R=dffre_ar_d[9]_input_1_0 \
    Q=dffre_ar_d[9]_output_0_0

.names __vpr__unconn1224 lut_$abc$22685$li074_li074_input_0_1 __vpr__unconn1225 lut_$abc$22685$li074_li074_input_0_3 __vpr__unconn1226 lut_$abc$22685$li074_li074_output_0_0 
01000 1

.subckt dffre \
    C=dffre_ai_d[10]_clock_0_0 \
    D=dffre_ai_d[10]_input_0_0 \
    E=dffre_ai_d[10]_input_2_0 \
    R=dffre_ai_d[10]_input_1_0 \
    Q=dffre_ai_d[10]_output_0_0

.names __vpr__unconn1227 lut_$abc$22685$li350_li350_input_0_1 __vpr__unconn1228 lut_$abc$22685$li350_li350_input_0_3 __vpr__unconn1229 lut_$abc$22685$li350_li350_output_0_0 
00010 1

.subckt dffre \
    C=dffre_common[18]_clock_0_0 \
    D=dffre_common[18]_input_0_0 \
    E=dffre_common[18]_input_2_0 \
    R=dffre_common[18]_input_1_0 \
    Q=dffre_common[18]_output_0_0

.names __vpr__unconn1230 lut_$abc$22685$li336_li336_input_0_1 __vpr__unconn1231 __vpr__unconn1232 lut_$abc$22685$li336_li336_input_0_4 lut_$abc$22685$li336_li336_output_0_0 
00001 1

.subckt dffre \
    C=dffre_common[4]_clock_0_0 \
    D=dffre_common[4]_input_0_0 \
    E=dffre_common[4]_input_2_0 \
    R=dffre_common[4]_input_1_0 \
    Q=dffre_common[4]_output_0_0

.names lut_$abc$22685$li337_li337_input_0_0 lut_$abc$22685$li337_li337_input_0_1 __vpr__unconn1233 __vpr__unconn1234 __vpr__unconn1235 lut_$abc$22685$li337_li337_output_0_0 
10000 1

.subckt dffre \
    C=dffre_common[5]_clock_0_0 \
    D=dffre_common[5]_input_0_0 \
    E=dffre_common[5]_input_2_0 \
    R=dffre_common[5]_input_1_0 \
    Q=dffre_common[5]_output_0_0

.names __vpr__unconn1236 lut_$abc$22685$li338_li338_input_0_1 lut_$abc$22685$li338_li338_input_0_2 __vpr__unconn1237 __vpr__unconn1238 lut_$abc$22685$li338_li338_output_0_0 
00100 1

.subckt dffre \
    C=dffre_common[6]_clock_0_0 \
    D=dffre_common[6]_input_0_0 \
    E=dffre_common[6]_input_2_0 \
    R=dffre_common[6]_input_1_0 \
    Q=dffre_common[6]_output_0_0

.names __vpr__unconn1239 lut_$abc$22685$li340_li340_input_0_1 __vpr__unconn1240 lut_$abc$22685$li340_li340_input_0_3 __vpr__unconn1241 lut_$abc$22685$li340_li340_output_0_0 
01000 1

.subckt dffre \
    C=dffre_common[8]_clock_0_0 \
    D=dffre_common[8]_input_0_0 \
    E=dffre_common[8]_input_2_0 \
    R=dffre_common[8]_input_1_0 \
    Q=dffre_common[8]_output_0_0

.names lut_$abc$22685$li339_li339_input_0_0 __vpr__unconn1242 __vpr__unconn1243 lut_$abc$22685$li339_li339_input_0_3 __vpr__unconn1244 lut_$abc$22685$li339_li339_output_0_0 
10000 1

.subckt dffre \
    C=dffre_common[7]_clock_0_0 \
    D=dffre_common[7]_input_0_0 \
    E=dffre_common[7]_input_2_0 \
    R=dffre_common[7]_input_1_0 \
    Q=dffre_common[7]_output_0_0

.names __vpr__unconn1245 lut_$abc$22685$li342_li342_input_0_1 __vpr__unconn1246 lut_$abc$22685$li342_li342_input_0_3 __vpr__unconn1247 lut_$abc$22685$li342_li342_output_0_0 
00010 1

.subckt dffre \
    C=dffre_common[10]_clock_0_0 \
    D=dffre_common[10]_input_0_0 \
    E=dffre_common[10]_input_2_0 \
    R=dffre_common[10]_input_1_0 \
    Q=dffre_common[10]_output_0_0

.names lut_$abc$22685$li341_li341_input_0_0 lut_$abc$22685$li341_li341_input_0_1 __vpr__unconn1248 __vpr__unconn1249 __vpr__unconn1250 lut_$abc$22685$li341_li341_output_0_0 
10000 1

.subckt dffre \
    C=dffre_common[9]_clock_0_0 \
    D=dffre_common[9]_input_0_0 \
    E=dffre_common[9]_input_2_0 \
    R=dffre_common[9]_input_1_0 \
    Q=dffre_common[9]_output_0_0

.names __vpr__unconn1251 lut_$abc$22685$li343_li343_input_0_1 __vpr__unconn1252 lut_$abc$22685$li343_li343_input_0_3 __vpr__unconn1253 lut_$abc$22685$li343_li343_output_0_0 
01000 1

.subckt dffre \
    C=dffre_common[11]_clock_0_0 \
    D=dffre_common[11]_input_0_0 \
    E=dffre_common[11]_input_2_0 \
    R=dffre_common[11]_input_1_0 \
    Q=dffre_common[11]_output_0_0

.names lut_$abc$22685$li345_li345_input_0_0 __vpr__unconn1254 __vpr__unconn1255 lut_$abc$22685$li345_li345_input_0_3 __vpr__unconn1256 lut_$abc$22685$li345_li345_output_0_0 
10000 1

.subckt dffre \
    C=dffre_common[13]_clock_0_0 \
    D=dffre_common[13]_input_0_0 \
    E=dffre_common[13]_input_2_0 \
    R=dffre_common[13]_input_1_0 \
    Q=dffre_common[13]_output_0_0

.names lut_$abc$22685$li351_li351_input_0_0 __vpr__unconn1257 __vpr__unconn1258 lut_$abc$22685$li351_li351_input_0_3 __vpr__unconn1259 lut_$abc$22685$li351_li351_output_0_0 
10000 1

.subckt dffre \
    C=dffre_common[19]_clock_0_0 \
    D=dffre_common[19]_input_0_0 \
    E=dffre_common[19]_input_2_0 \
    R=dffre_common[19]_input_1_0 \
    Q=dffre_common[19]_output_0_0

.names __vpr__unconn1260 lut_$abc$22685$li349_li349_input_0_1 __vpr__unconn1261 lut_$abc$22685$li349_li349_input_0_3 __vpr__unconn1262 lut_$abc$22685$li349_li349_output_0_0 
01000 1

.subckt dffre \
    C=dffre_common[17]_clock_0_0 \
    D=dffre_common[17]_input_0_0 \
    E=dffre_common[17]_input_2_0 \
    R=dffre_common[17]_input_1_0 \
    Q=dffre_common[17]_output_0_0

.names __vpr__unconn1263 __vpr__unconn1264 __vpr__unconn1265 lut_$abc$22685$li263_li263_input_0_3 lut_$abc$22685$li263_li263_input_0_4 lut_$abc$22685$li263_li263_output_0_0 
00010 1

.subckt dffre \
    C=dffre_bi_ddd[3]_clock_0_0 \
    D=dffre_bi_ddd[3]_input_0_0 \
    E=dffre_bi_ddd[3]_input_2_0 \
    R=dffre_bi_ddd[3]_input_1_0 \
    Q=dffre_bi_ddd[3]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_input_0_0 lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_input_0_1 __vpr__unconn1266 __vpr__unconn1267 __vpr__unconn1268 lut_$auto$alumacc.cc:485:replace_alu$177.S[4]_output_0_0 
10000 1
01000 1

.names lut_$abc$22685$li318_li318_input_0_0 lut_$abc$22685$li318_li318_input_0_1 __vpr__unconn1269 __vpr__unconn1270 __vpr__unconn1271 lut_$abc$22685$li318_li318_output_0_0 
01000 1

.subckt dffre \
    C=dffre_br_ddd[4]_clock_0_0 \
    D=dffre_br_ddd[4]_input_0_0 \
    E=dffre_br_ddd[4]_input_2_0 \
    R=dffre_br_ddd[4]_input_1_0 \
    Q=dffre_br_ddd[4]_output_0_0

.names lut_$abc$22685$li264_li264_input_0_0 __vpr__unconn1272 lut_$abc$22685$li264_li264_input_0_2 __vpr__unconn1273 __vpr__unconn1274 lut_$abc$22685$li264_li264_output_0_0 
00100 1

.subckt dffre \
    C=dffre_bi_ddd[4]_clock_0_0 \
    D=dffre_bi_ddd[4]_input_0_0 \
    E=dffre_bi_ddd[4]_input_2_0 \
    R=dffre_bi_ddd[4]_input_1_0 \
    Q=dffre_bi_ddd[4]_output_0_0

.names __vpr__unconn1275 lut_$abc$22685$li300_li300_input_0_1 lut_$abc$22685$li300_li300_input_0_2 __vpr__unconn1276 __vpr__unconn1277 lut_$abc$22685$li300_li300_output_0_0 
01000 1

.subckt dffre \
    C=dffre_br_dd[4]_clock_0_0 \
    D=dffre_br_dd[4]_input_0_0 \
    E=dffre_br_dd[4]_input_2_0 \
    R=dffre_br_dd[4]_input_1_0 \
    Q=dffre_br_dd[4]_output_0_0

.names __vpr__unconn1278 __vpr__unconn1279 lut_$abc$22685$li282_li282_input_0_2 __vpr__unconn1280 lut_$abc$22685$li282_li282_input_0_4 lut_$abc$22685$li282_li282_output_0_0 
00001 1

.subckt dffre \
    C=dffre_br_d[4]_clock_0_0 \
    D=dffre_br_d[4]_input_0_0 \
    E=dffre_br_d[4]_input_2_0 \
    R=dffre_br_d[4]_input_1_0 \
    Q=dffre_br_d[4]_output_0_0

.names __vpr__unconn1281 __vpr__unconn1282 lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_input_0_3 __vpr__unconn1283 lut_$auto$alumacc.cc:485:replace_alu$177.S[5]_output_0_0 
00100 1
00010 1

.names lut_$abc$22685$li265_li265_input_0_0 __vpr__unconn1284 __vpr__unconn1285 __vpr__unconn1286 lut_$abc$22685$li265_li265_input_0_4 lut_$abc$22685$li265_li265_output_0_0 
00001 1

.subckt dffre \
    C=dffre_bi_ddd[5]_clock_0_0 \
    D=dffre_bi_ddd[5]_input_0_0 \
    E=dffre_bi_ddd[5]_input_2_0 \
    R=dffre_bi_ddd[5]_input_1_0 \
    Q=dffre_bi_ddd[5]_output_0_0

.names lut_$abc$22685$li301_li301_input_0_0 __vpr__unconn1287 __vpr__unconn1288 __vpr__unconn1289 lut_$abc$22685$li301_li301_input_0_4 lut_$abc$22685$li301_li301_output_0_0 
00001 1

.subckt dffre \
    C=dffre_br_dd[5]_clock_0_0 \
    D=dffre_br_dd[5]_input_0_0 \
    E=dffre_br_dd[5]_input_2_0 \
    R=dffre_br_dd[5]_input_1_0 \
    Q=dffre_br_dd[5]_output_0_0

.names lut_$abc$22685$li319_li319_input_0_0 __vpr__unconn1290 __vpr__unconn1291 lut_$abc$22685$li319_li319_input_0_3 __vpr__unconn1292 lut_$abc$22685$li319_li319_output_0_0 
00010 1

.subckt dffre \
    C=dffre_br_ddd[5]_clock_0_0 \
    D=dffre_br_ddd[5]_input_0_0 \
    E=dffre_br_ddd[5]_input_2_0 \
    R=dffre_br_ddd[5]_input_1_0 \
    Q=dffre_br_ddd[5]_output_0_0

.names __vpr__unconn1293 __vpr__unconn1294 lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_input_0_2 __vpr__unconn1295 lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$177.S[6]_output_0_0 
00100 1
00001 1

.names lut_$abc$22685$li283_li283_input_0_0 lut_$abc$22685$li283_li283_input_0_1 __vpr__unconn1296 __vpr__unconn1297 __vpr__unconn1298 lut_$abc$22685$li283_li283_output_0_0 
01000 1

.subckt dffre \
    C=dffre_br_d[5]_clock_0_0 \
    D=dffre_br_d[5]_input_0_0 \
    E=dffre_br_d[5]_input_2_0 \
    R=dffre_br_d[5]_input_1_0 \
    Q=dffre_br_d[5]_output_0_0

.names __vpr__unconn1299 lut_$abc$22685$li266_li266_input_0_1 __vpr__unconn1300 __vpr__unconn1301 lut_$abc$22685$li266_li266_input_0_4 lut_$abc$22685$li266_li266_output_0_0 
01000 1

.subckt dffre \
    C=dffre_bi_ddd[6]_clock_0_0 \
    D=dffre_bi_ddd[6]_input_0_0 \
    E=dffre_bi_ddd[6]_input_2_0 \
    R=dffre_bi_ddd[6]_input_1_0 \
    Q=dffre_bi_ddd[6]_output_0_0

.names __vpr__unconn1302 __vpr__unconn1303 lut_$abc$22685$li320_li320_input_0_2 __vpr__unconn1304 lut_$abc$22685$li320_li320_input_0_4 lut_$abc$22685$li320_li320_output_0_0 
00100 1

.subckt dffre \
    C=dffre_br_ddd[6]_clock_0_0 \
    D=dffre_br_ddd[6]_input_0_0 \
    E=dffre_br_ddd[6]_input_2_0 \
    R=dffre_br_ddd[6]_input_1_0 \
    Q=dffre_br_ddd[6]_output_0_0

.names __vpr__unconn1305 lut_$abc$22685$li302_li302_input_0_1 lut_$abc$22685$li302_li302_input_0_2 __vpr__unconn1306 __vpr__unconn1307 lut_$abc$22685$li302_li302_output_0_0 
01000 1

.subckt dffre \
    C=dffre_br_dd[6]_clock_0_0 \
    D=dffre_br_dd[6]_input_0_0 \
    E=dffre_br_dd[6]_input_2_0 \
    R=dffre_br_dd[6]_input_1_0 \
    Q=dffre_br_dd[6]_output_0_0

.names __vpr__unconn1308 __vpr__unconn1309 lut_$abc$22685$li284_li284_input_0_2 __vpr__unconn1310 lut_$abc$22685$li284_li284_input_0_4 lut_$abc$22685$li284_li284_output_0_0 
00001 1

.subckt dffre \
    C=dffre_br_d[6]_clock_0_0 \
    D=dffre_br_d[6]_input_0_0 \
    E=dffre_br_d[6]_input_2_0 \
    R=dffre_br_d[6]_input_1_0 \
    Q=dffre_br_d[6]_output_0_0

.names __vpr__unconn1311 __vpr__unconn1312 lut_$abc$22685$li268_li268_input_0_2 lut_$abc$22685$li268_li268_input_0_3 __vpr__unconn1313 lut_$abc$22685$li268_li268_output_0_0 
00010 1

.subckt dffre \
    C=dffre_bi_ddd[8]_clock_0_0 \
    D=dffre_bi_ddd[8]_input_0_0 \
    E=dffre_bi_ddd[8]_input_2_0 \
    R=dffre_bi_ddd[8]_input_1_0 \
    Q=dffre_bi_ddd[8]_output_0_0

.names lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_input_0_0 __vpr__unconn1314 __vpr__unconn1315 __vpr__unconn1316 lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$177.S[8]_output_0_0 
10000 1
00001 1

.names lut_$abc$22685$li322_li322_input_0_0 __vpr__unconn1317 lut_$abc$22685$li322_li322_input_0_2 __vpr__unconn1318 __vpr__unconn1319 lut_$abc$22685$li322_li322_output_0_0 
00100 1

.subckt dffre \
    C=dffre_br_ddd[8]_clock_0_0 \
    D=dffre_br_ddd[8]_input_0_0 \
    E=dffre_br_ddd[8]_input_2_0 \
    R=dffre_br_ddd[8]_input_1_0 \
    Q=dffre_br_ddd[8]_output_0_0

.names lut_$abc$22685$li304_li304_input_0_0 lut_$abc$22685$li304_li304_input_0_1 __vpr__unconn1320 __vpr__unconn1321 __vpr__unconn1322 lut_$abc$22685$li304_li304_output_0_0 
01000 1

.subckt dffre \
    C=dffre_br_dd[8]_clock_0_0 \
    D=dffre_br_dd[8]_input_0_0 \
    E=dffre_br_dd[8]_input_2_0 \
    R=dffre_br_dd[8]_input_1_0 \
    Q=dffre_br_dd[8]_output_0_0

.names lut_$abc$22685$li286_li286_input_0_0 __vpr__unconn1323 __vpr__unconn1324 __vpr__unconn1325 lut_$abc$22685$li286_li286_input_0_4 lut_$abc$22685$li286_li286_output_0_0 
10000 1

.subckt dffre \
    C=dffre_br_d[8]_clock_0_0 \
    D=dffre_br_d[8]_input_0_0 \
    E=dffre_br_d[8]_input_2_0 \
    R=dffre_br_d[8]_input_1_0 \
    Q=dffre_br_d[8]_output_0_0

.names __vpr__unconn1326 __vpr__unconn1327 lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_input_0_2 lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_input_0_3 __vpr__unconn1328 lut_$auto$alumacc.cc:485:replace_alu$177.S[11]_output_0_0 
00100 1
00010 1

.names __vpr__unconn1329 __vpr__unconn1330 __vpr__unconn1331 lut_$abc$22685$li325_li325_input_0_3 lut_$abc$22685$li325_li325_input_0_4 lut_$abc$22685$li325_li325_output_0_0 
00010 1

.subckt dffre \
    C=dffre_br_ddd[11]_clock_0_0 \
    D=dffre_br_ddd[11]_input_0_0 \
    E=dffre_br_ddd[11]_input_2_0 \
    R=dffre_br_ddd[11]_input_1_0 \
    Q=dffre_br_ddd[11]_output_0_0

.names __vpr__unconn1332 lut_$abc$22685$li271_li271_input_0_1 __vpr__unconn1333 __vpr__unconn1334 lut_$abc$22685$li271_li271_input_0_4 lut_$abc$22685$li271_li271_output_0_0 
01000 1

.subckt dffre \
    C=dffre_bi_ddd[11]_clock_0_0 \
    D=dffre_bi_ddd[11]_input_0_0 \
    E=dffre_bi_ddd[11]_input_2_0 \
    R=dffre_bi_ddd[11]_input_1_0 \
    Q=dffre_bi_ddd[11]_output_0_0

.names lut_$abc$22685$li289_li289_input_0_0 __vpr__unconn1335 lut_$abc$22685$li289_li289_input_0_2 __vpr__unconn1336 __vpr__unconn1337 lut_$abc$22685$li289_li289_output_0_0 
10000 1

.subckt dffre \
    C=dffre_br_d[11]_clock_0_0 \
    D=dffre_br_d[11]_input_0_0 \
    E=dffre_br_d[11]_input_2_0 \
    R=dffre_br_d[11]_input_1_0 \
    Q=dffre_br_d[11]_output_0_0

.names __vpr__unconn1338 __vpr__unconn1339 lut_$abc$22685$li307_li307_input_0_2 lut_$abc$22685$li307_li307_input_0_3 __vpr__unconn1340 lut_$abc$22685$li307_li307_output_0_0 
00010 1

.subckt dffre \
    C=dffre_br_dd[11]_clock_0_0 \
    D=dffre_br_dd[11]_input_0_0 \
    E=dffre_br_dd[11]_input_2_0 \
    R=dffre_br_dd[11]_input_1_0 \
    Q=dffre_br_dd[11]_output_0_0

.names lut_$abc$22685$li326_li326_input_0_0 __vpr__unconn1341 __vpr__unconn1342 __vpr__unconn1343 lut_$abc$22685$li326_li326_input_0_4 lut_$abc$22685$li326_li326_output_0_0 
00001 1

.subckt dffre \
    C=dffre_br_ddd[12]_clock_0_0 \
    D=dffre_br_ddd[12]_input_0_0 \
    E=dffre_br_ddd[12]_input_2_0 \
    R=dffre_br_ddd[12]_input_1_0 \
    Q=dffre_br_ddd[12]_output_0_0

.names __vpr__unconn1344 lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_input_0_1 __vpr__unconn1345 lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_input_0_3 __vpr__unconn1346 lut_$auto$alumacc.cc:485:replace_alu$177.S[12]_output_0_0 
01000 1
00010 1

.names __vpr__unconn1347 __vpr__unconn1348 lut_$abc$22685$li272_li272_input_0_2 __vpr__unconn1349 lut_$abc$22685$li272_li272_input_0_4 lut_$abc$22685$li272_li272_output_0_0 
00100 1

.subckt dffre \
    C=dffre_bi_ddd[12]_clock_0_0 \
    D=dffre_bi_ddd[12]_input_0_0 \
    E=dffre_bi_ddd[12]_input_2_0 \
    R=dffre_bi_ddd[12]_input_1_0 \
    Q=dffre_bi_ddd[12]_output_0_0

.names __vpr__unconn1350 __vpr__unconn1351 __vpr__unconn1352 lut_$abc$22685$li308_li308_input_0_3 lut_$abc$22685$li308_li308_input_0_4 lut_$abc$22685$li308_li308_output_0_0 
00010 1

.subckt dffre \
    C=dffre_br_dd[12]_clock_0_0 \
    D=dffre_br_dd[12]_input_0_0 \
    E=dffre_br_dd[12]_input_2_0 \
    R=dffre_br_dd[12]_input_1_0 \
    Q=dffre_br_dd[12]_output_0_0

.names lut_$abc$22685$li290_li290_input_0_0 __vpr__unconn1353 __vpr__unconn1354 lut_$abc$22685$li290_li290_input_0_3 __vpr__unconn1355 lut_$abc$22685$li290_li290_output_0_0 
00010 1

.subckt dffre \
    C=dffre_br_d[12]_clock_0_0 \
    D=dffre_br_d[12]_input_0_0 \
    E=dffre_br_d[12]_input_2_0 \
    R=dffre_br_d[12]_input_1_0 \
    Q=dffre_br_d[12]_output_0_0

.names __vpr__unconn1356 __vpr__unconn1357 lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_input_0_2 __vpr__unconn1358 lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_input_0_4 lut_$auto$alumacc.cc:485:replace_alu$177.S[13]_output_0_0 
00100 1
00001 1

.names __vpr__unconn1359 __vpr__unconn1360 lut_$abc$22685$li270_li270_input_0_2 lut_$abc$22685$li270_li270_input_0_3 __vpr__unconn1361 lut_$abc$22685$li270_li270_output_0_0 
00010 1

.subckt dffre \
    C=dffre_bi_ddd[10]_clock_0_0 \
    D=dffre_bi_ddd[10]_input_0_0 \
    E=dffre_bi_ddd[10]_input_2_0 \
    R=dffre_bi_ddd[10]_input_1_0 \
    Q=dffre_bi_ddd[10]_output_0_0

.names __vpr__unconn1362 __vpr__unconn1363 lut_$abc$22685$li277_li277_input_0_2 __vpr__unconn1364 lut_$abc$22685$li277_li277_input_0_4 lut_$abc$22685$li277_li277_output_0_0 
00001 1

.subckt dffre \
    C=dffre_bi_ddd[17]_clock_0_0 \
    D=dffre_bi_ddd[17]_input_0_0 \
    E=dffre_bi_ddd[17]_input_2_0 \
    R=dffre_bi_ddd[17]_input_1_0 \
    Q=dffre_bi_ddd[17]_output_0_0

.names __vpr__unconn1365 __vpr__unconn1366 __vpr__unconn1367 lut_$abc$22685$li228_li228_input_0_3 lut_$abc$22685$li228_li228_input_0_4 lut_$abc$22685$li228_li228_output_0_0 
00010 1

.subckt dffre \
    C=dffre_bi_d[4]_clock_0_0 \
    D=dffre_bi_d[4]_input_0_0 \
    E=dffre_bi_d[4]_input_2_0 \
    R=dffre_bi_d[4]_input_1_0 \
    Q=dffre_bi_d[4]_output_0_0

.names __vpr__unconn1368 lut_$abc$22685$li227_li227_input_0_1 __vpr__unconn1369 __vpr__unconn1370 lut_$abc$22685$li227_li227_input_0_4 lut_$abc$22685$li227_li227_output_0_0 
01000 1

.subckt dffre \
    C=dffre_bi_d[3]_clock_0_0 \
    D=dffre_bi_d[3]_input_0_0 \
    E=dffre_bi_d[3]_input_2_0 \
    R=dffre_bi_d[3]_input_1_0 \
    Q=dffre_bi_d[3]_output_0_0

.names __vpr__unconn1371 __vpr__unconn1372 lut_$abc$22685$li226_li226_input_0_2 lut_$abc$22685$li226_li226_input_0_3 __vpr__unconn1373 lut_$abc$22685$li226_li226_output_0_0 
00010 1

.subckt dffre \
    C=dffre_bi_d[2]_clock_0_0 \
    D=dffre_bi_d[2]_input_0_0 \
    E=dffre_bi_d[2]_input_2_0 \
    R=dffre_bi_d[2]_input_1_0 \
    Q=dffre_bi_d[2]_output_0_0

.names lut_$abc$22685$li348_li348_input_0_0 __vpr__unconn1374 lut_$abc$22685$li348_li348_input_0_2 __vpr__unconn1375 __vpr__unconn1376 lut_$abc$22685$li348_li348_output_0_0 
10000 1

.subckt dffre \
    C=dffre_common[16]_clock_0_0 \
    D=dffre_common[16]_input_0_0 \
    E=dffre_common[16]_input_2_0 \
    R=dffre_common[16]_input_1_0 \
    Q=dffre_common[16]_output_0_0

.names __vpr__unconn1377 __vpr__unconn1378 lut_$abc$22685$li347_li347_input_0_2 __vpr__unconn1379 lut_$abc$22685$li347_li347_input_0_4 lut_$abc$22685$li347_li347_output_0_0 
00100 1

.subckt dffre \
    C=dffre_common[15]_clock_0_0 \
    D=dffre_common[15]_input_0_0 \
    E=dffre_common[15]_input_2_0 \
    R=dffre_common[15]_input_1_0 \
    Q=dffre_common[15]_output_0_0

.names __vpr__unconn1380 lut_$abc$22685$li346_li346_input_0_1 __vpr__unconn1381 __vpr__unconn1382 lut_$abc$22685$li346_li346_input_0_4 lut_$abc$22685$li346_li346_output_0_0 
01000 1

.subckt dffre \
    C=dffre_common[14]_clock_0_0 \
    D=dffre_common[14]_input_0_0 \
    E=dffre_common[14]_input_2_0 \
    R=dffre_common[14]_input_1_0 \
    Q=dffre_common[14]_output_0_0

.names lut_$abc$22685$li324_li324_input_0_0 __vpr__unconn1383 __vpr__unconn1384 __vpr__unconn1385 lut_$abc$22685$li324_li324_input_0_4 lut_$abc$22685$li324_li324_output_0_0 
00001 1

.subckt dffre \
    C=dffre_br_ddd[10]_clock_0_0 \
    D=dffre_br_ddd[10]_input_0_0 \
    E=dffre_br_ddd[10]_input_2_0 \
    R=dffre_br_ddd[10]_input_1_0 \
    Q=dffre_br_ddd[10]_output_0_0

.names lut_$abc$22685$li230_li230_input_0_0 __vpr__unconn1386 __vpr__unconn1387 lut_$abc$22685$li230_li230_input_0_3 __vpr__unconn1388 lut_$abc$22685$li230_li230_output_0_0 
00010 1

.subckt dffre \
    C=dffre_bi_d[6]_clock_0_0 \
    D=dffre_bi_d[6]_input_0_0 \
    E=dffre_bi_d[6]_input_2_0 \
    R=dffre_bi_d[6]_input_1_0 \
    Q=dffre_bi_d[6]_output_0_0

.names __vpr__unconn1389 __vpr__unconn1390 lut_$abc$22685$li288_li288_input_0_2 __vpr__unconn1391 lut_$abc$22685$li288_li288_input_0_4 lut_$abc$22685$li288_li288_output_0_0 
00001 1

.subckt dffre \
    C=dffre_br_d[10]_clock_0_0 \
    D=dffre_br_d[10]_input_0_0 \
    E=dffre_br_d[10]_input_2_0 \
    R=dffre_br_d[10]_input_1_0 \
    Q=dffre_br_d[10]_output_0_0

.names __vpr__unconn1392 __vpr__unconn1393 lut_$abc$22685$li306_li306_input_0_2 lut_$abc$22685$li306_li306_input_0_3 __vpr__unconn1394 lut_$abc$22685$li306_li306_output_0_0 
00010 1

.subckt dffre \
    C=dffre_br_dd[10]_clock_0_0 \
    D=dffre_br_dd[10]_input_0_0 \
    E=dffre_br_dd[10]_input_2_0 \
    R=dffre_br_dd[10]_input_1_0 \
    Q=dffre_br_dd[10]_output_0_0

.names lut_$abc$22685$li327_li327_input_0_0 __vpr__unconn1395 __vpr__unconn1396 __vpr__unconn1397 lut_$abc$22685$li327_li327_input_0_4 lut_$abc$22685$li327_li327_output_0_0 
00001 1

.subckt dffre \
    C=dffre_br_ddd[13]_clock_0_0 \
    D=dffre_br_ddd[13]_input_0_0 \
    E=dffre_br_ddd[13]_input_2_0 \
    R=dffre_br_ddd[13]_input_1_0 \
    Q=dffre_br_ddd[13]_output_0_0

.names lut_$abc$22685$li309_li309_input_0_0 __vpr__unconn1398 lut_$abc$22685$li309_li309_input_0_2 __vpr__unconn1399 __vpr__unconn1400 lut_$abc$22685$li309_li309_output_0_0 
00100 1

.subckt dffre \
    C=dffre_br_dd[13]_clock_0_0 \
    D=dffre_br_dd[13]_input_0_0 \
    E=dffre_br_dd[13]_input_2_0 \
    R=dffre_br_dd[13]_input_1_0 \
    Q=dffre_br_dd[13]_output_0_0

.names __vpr__unconn1401 __vpr__unconn1402 lut_$abc$22685$li291_li291_input_0_2 __vpr__unconn1403 lut_$abc$22685$li291_li291_input_0_4 lut_$abc$22685$li291_li291_output_0_0 
00100 1

.subckt dffre \
    C=dffre_br_d[13]_clock_0_0 \
    D=dffre_br_d[13]_input_0_0 \
    E=dffre_br_d[13]_input_2_0 \
    R=dffre_br_d[13]_input_1_0 \
    Q=dffre_br_d[13]_output_0_0

.names lut_$abc$22685$li281_li281_input_0_0 __vpr__unconn1404 __vpr__unconn1405 __vpr__unconn1406 lut_$abc$22685$li281_li281_input_0_4 lut_$abc$22685$li281_li281_output_0_0 
10000 1

.subckt dffre \
    C=dffre_br_d[3]_clock_0_0 \
    D=dffre_br_d[3]_input_0_0 \
    E=dffre_br_d[3]_input_2_0 \
    R=dffre_br_d[3]_input_1_0 \
    Q=dffre_br_d[3]_output_0_0

.names __vpr__unconn1407 lut_$abc$22685$li299_li299_input_0_1 __vpr__unconn1408 __vpr__unconn1409 lut_$abc$22685$li299_li299_input_0_4 lut_$abc$22685$li299_li299_output_0_0 
00001 1

.subckt dffre \
    C=dffre_br_dd[3]_clock_0_0 \
    D=dffre_br_dd[3]_input_0_0 \
    E=dffre_br_dd[3]_input_2_0 \
    R=dffre_br_dd[3]_input_1_0 \
    Q=dffre_br_dd[3]_output_0_0

.names lut_$abc$22685$li317_li317_input_0_0 lut_$abc$22685$li317_li317_input_0_1 __vpr__unconn1410 __vpr__unconn1411 __vpr__unconn1412 lut_$abc$22685$li317_li317_output_0_0 
10000 1

.subckt dffre \
    C=dffre_br_ddd[3]_clock_0_0 \
    D=dffre_br_ddd[3]_input_0_0 \
    E=dffre_br_ddd[3]_input_2_0 \
    R=dffre_br_ddd[3]_input_1_0 \
    Q=dffre_br_ddd[3]_output_0_0

.names __vpr__unconn1413 lut_$abc$22685$li293_li293_input_0_1 __vpr__unconn1414 lut_$abc$22685$li293_li293_input_0_3 __vpr__unconn1415 lut_$abc$22685$li293_li293_output_0_0 
01000 1

.subckt dffre \
    C=dffre_br_d[15]_clock_0_0 \
    D=dffre_br_d[15]_input_0_0 \
    E=dffre_br_d[15]_input_2_0 \
    R=dffre_br_d[15]_input_1_0 \
    Q=dffre_br_d[15]_output_0_0

.names lut_$abc$22685$li311_li311_input_0_0 __vpr__unconn1416 __vpr__unconn1417 lut_$abc$22685$li311_li311_input_0_3 __vpr__unconn1418 lut_$abc$22685$li311_li311_output_0_0 
10000 1

.subckt dffre \
    C=dffre_br_dd[15]_clock_0_0 \
    D=dffre_br_dd[15]_input_0_0 \
    E=dffre_br_dd[15]_input_2_0 \
    R=dffre_br_dd[15]_input_1_0 \
    Q=dffre_br_dd[15]_output_0_0

.names __vpr__unconn1419 lut_$abc$22685$li294_li294_input_0_1 __vpr__unconn1420 lut_$abc$22685$li294_li294_input_0_3 __vpr__unconn1421 lut_$abc$22685$li294_li294_output_0_0 
00010 1

.subckt dffre \
    C=dffre_br_d[16]_clock_0_0 \
    D=dffre_br_d[16]_input_0_0 \
    E=dffre_br_d[16]_input_2_0 \
    R=dffre_br_d[16]_input_1_0 \
    Q=dffre_br_d[16]_output_0_0

.names __vpr__unconn1422 lut_$abc$22685$li331_li331_input_0_1 lut_$abc$22685$li331_li331_input_0_2 __vpr__unconn1423 __vpr__unconn1424 lut_$abc$22685$li331_li331_output_0_0 
00100 1

.subckt dffre \
    C=dffre_br_ddd[17]_clock_0_0 \
    D=dffre_br_ddd[17]_input_0_0 \
    E=dffre_br_ddd[17]_input_2_0 \
    R=dffre_br_ddd[17]_input_1_0 \
    Q=dffre_br_ddd[17]_output_0_0

.names __vpr__unconn1425 lut_$abc$22685$li313_li313_input_0_1 lut_$abc$22685$li313_li313_input_0_2 __vpr__unconn1426 __vpr__unconn1427 lut_$abc$22685$li313_li313_output_0_0 
00100 1

.subckt dffre \
    C=dffre_br_dd[17]_clock_0_0 \
    D=dffre_br_dd[17]_input_0_0 \
    E=dffre_br_dd[17]_input_2_0 \
    R=dffre_br_dd[17]_input_1_0 \
    Q=dffre_br_dd[17]_output_0_0

.names __vpr__unconn1428 lut_$abc$22685$li295_li295_input_0_1 __vpr__unconn1429 __vpr__unconn1430 lut_$abc$22685$li295_li295_input_0_4 lut_$abc$22685$li295_li295_output_0_0 
00001 1

.subckt dffre \
    C=dffre_br_d[17]_clock_0_0 \
    D=dffre_br_d[17]_input_0_0 \
    E=dffre_br_d[17]_input_2_0 \
    R=dffre_br_d[17]_input_1_0 \
    Q=dffre_br_d[17]_output_0_0


.end
