/*
 * PL clock configuration
 */

&clkc {
	fclk-enable = <0xf>;
};
