

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 20:26:51 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       PCu_apc_d2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 19.042 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       77|       77| 3.080 us | 3.080 us |   77|   77|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |       76|       76|        38|          -|          -|     2|    no    |
        | + Row_Loop           |       36|       36|        18|          -|          -|     2|    no    |
        |  ++ Col_Loop         |       16|       16|         8|          -|          -|     2|    no    |
        |   +++ Pool_Row_Loop  |        6|        6|         3|          -|          -|     2|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     405|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|      66|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     116|    -|
|Register         |        -|      -|     128|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     128|     587|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln28_fu_303_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln35_1_fu_333_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln35_fu_320_p2       |     +    |      0|  0|  13|           4|           4|
    |c_fu_244_p2              |     +    |      0|  0|  10|           2|           1|
    |f_fu_194_p2              |     +    |      0|  0|  10|           2|           1|
    |i_fu_286_p2              |     +    |      0|  0|  10|           2|           2|
    |mpr_fu_280_p2            |     +    |      0|  0|  10|           2|           1|
    |r_fu_214_p2              |     +    |      0|  0|  10|           2|           1|
    |and_ln28_1_fu_429_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_520_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_526_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_423_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_188_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln13_fu_208_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln16_fu_238_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_274_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_268_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln28_2_fu_387_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_393_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_405_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_411_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_484_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_490_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_8_fu_502_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_508_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_256_p2      |   icmp   |      0|  0|   8|           2|           1|
    |or_ln28_1_fu_399_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_417_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_496_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_514_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_262_p2        |    or    |      0|  0|   2|           2|           1|
    |select_ln28_1_fu_532_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_343_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_3_fu_443_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_435_p3    |  select  |      0|  0|  32|           1|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 405|         173|         182|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  41|          8|    1|          8|
    |c_0_reg_147    |   9|          2|    2|          4|
    |f_0_reg_125    |   9|          2|    2|          4|
    |grp_fu_183_p0  |  15|          3|   32|         96|
    |grp_fu_183_p1  |  15|          3|   32|         96|
    |max_0_reg_159  |   9|          2|   32|         64|
    |mpr_0_reg_172  |   9|          2|    2|          4|
    |r_0_reg_136    |   9|          2|    2|          4|
    +---------------+----+-----------+-----+-----------+
    |Total          | 116|         24|  105|        280|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   7|   0|    7|          0|
    |c_0_reg_147            |   2|   0|    2|          0|
    |c_reg_577              |   2|   0|    2|          0|
    |f_0_reg_125            |   2|   0|    2|          0|
    |f_reg_541              |   2|   0|    2|          0|
    |icmp_ln28_1_reg_587    |   1|   0|    1|          0|
    |icmp_ln28_reg_582      |   1|   0|    1|          0|
    |max_0_reg_159          |  32|   0|   32|          0|
    |mpr_0_reg_172          |   2|   0|    2|          0|
    |mpr_reg_595            |   2|   0|    2|          0|
    |r_0_reg_136            |   2|   0|    2|          0|
    |r_reg_559              |   2|   0|    2|          0|
    |select_ln28_3_reg_627  |  32|   0|   32|          0|
    |select_ln28_reg_620    |  32|   0|   32|          0|
    |shl_ln25_reg_564       |   1|   0|    2|          1|
    |zext_ln13_1_reg_551    |   2|   0|    5|          3|
    |zext_ln13_reg_546      |   2|   0|    4|          2|
    |zext_ln16_reg_569      |   2|   0|    4|          2|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 128|   0|  136|          8|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_0_address0    | out |    3|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce0         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q0          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_1_address0    | out |    3|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce0         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q0          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_2_address0    | out |    3|  ap_memory |  conv_1_out_2  |     array    |
|conv_1_out_2_ce0         | out |    1|  ap_memory |  conv_1_out_2  |     array    |
|conv_1_out_2_q0          |  in |   32|  ap_memory |  conv_1_out_2  |     array    |
|conv_1_out_3_address0    | out |    3|  ap_memory |  conv_1_out_3  |     array    |
|conv_1_out_3_ce0         | out |    1|  ap_memory |  conv_1_out_3  |     array    |
|conv_1_out_3_q0          |  in |   32|  ap_memory |  conv_1_out_3  |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_3), !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_2), !map !15"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_1), !map !21"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %conv_1_out_0), !map !27"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %max_pool_1_out), !map !33"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.18ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.18>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 15 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.61ns)   --->   "%icmp_ln10 = icmp eq i2 %f_0, -2" [pooling.cpp:10]   --->   Operation 16 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.00ns)   --->   "%f = add i2 %f_0, 1" [pooling.cpp:10]   --->   Operation 18 'add' 'f' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %5, label %Filter_Loop_begin" [pooling.cpp:10]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str2) nounwind" [pooling.cpp:11]   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [pooling.cpp:11]   --->   Operation 21 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %f_0 to i4" [pooling.cpp:13]   --->   Operation 22 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i2 %f_0 to i5" [pooling.cpp:13]   --->   Operation 23 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.18ns)   --->   "br label %2" [pooling.cpp:13]   --->   Operation 24 'br' <Predicate = (!icmp_ln10)> <Delay = 1.18>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [pooling.cpp:39]   --->   Operation 25 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.18>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 26 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.61ns)   --->   "%icmp_ln13 = icmp eq i2 %r_0, -2" [pooling.cpp:13]   --->   Operation 27 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 28 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.00ns)   --->   "%r = add i2 %r_0, 1" [pooling.cpp:13]   --->   Operation 29 'add' 'r' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [pooling.cpp:13]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pooling.cpp:14]   --->   Operation 31 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pooling.cpp:14]   --->   Operation 32 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln25 = shl i2 %r_0, 1" [pooling.cpp:25]   --->   Operation 33 'shl' 'shl_ln25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %r_0, i1 false)" [pooling.cpp:35]   --->   Operation 34 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i3 %tmp_s to i4" [pooling.cpp:16]   --->   Operation 35 'zext' 'zext_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.18ns)   --->   "br label %3" [pooling.cpp:16]   --->   Operation 36 'br' <Predicate = (!icmp_ln13)> <Delay = 1.18>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp) nounwind" [pooling.cpp:38]   --->   Operation 37 'specregionend' 'empty_9' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 38 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.18>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 39 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.61ns)   --->   "%icmp_ln16 = icmp eq i2 %c_0, -2" [pooling.cpp:16]   --->   Operation 40 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 41 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.00ns)   --->   "%c = add i2 %c_0, 1" [pooling.cpp:16]   --->   Operation 42 'add' 'c' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin" [pooling.cpp:16]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [pooling.cpp:17]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind" [pooling.cpp:17]   --->   Operation 45 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln28 = shl i2 %c_0, 1" [pooling.cpp:28]   --->   Operation 46 'shl' 'shl_ln28' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.61ns)   --->   "%icmp_ln28 = icmp eq i2 %shl_ln28, 0" [pooling.cpp:28]   --->   Operation 47 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln16)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln28_1)   --->   "%or_ln28 = or i2 %shl_ln28, 1" [pooling.cpp:28]   --->   Operation 48 'or' 'or_ln28' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln28_1 = icmp eq i2 %or_ln28, 1" [pooling.cpp:28]   --->   Operation 49 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (1.18ns)   --->   "br label %4" [pooling.cpp:20]   --->   Operation 50 'br' <Predicate = (!icmp_ln16)> <Delay = 1.18>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_2) nounwind" [pooling.cpp:37]   --->   Operation 51 'specregionend' 'empty_8' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %2" [pooling.cpp:13]   --->   Operation 52 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.97>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %Col_Loop_begin ], [ %select_ln28_1, %_ifconv ]" [pooling.cpp:28]   --->   Operation 53 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %_ifconv ]"   --->   Operation 54 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.61ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [pooling.cpp:20]   --->   Operation 55 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind"   --->   Operation 56 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.00ns)   --->   "%mpr = add i2 %mpr_0, 1" [pooling.cpp:20]   --->   Operation 57 'add' 'mpr' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %_ifconv" [pooling.cpp:20]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.00ns)   --->   "%i = add i2 %mpr_0, %shl_ln25" [pooling.cpp:25]   --->   Operation 59 'add' 'i' <Predicate = (!icmp_ln20)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_9 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i, i1 false)" [pooling.cpp:28]   --->   Operation 60 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i3 %tmp_9 to i4" [pooling.cpp:28]   --->   Operation 61 'zext' 'zext_ln28' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.18ns)   --->   "%add_ln28 = add i4 %zext_ln28, %zext_ln13" [pooling.cpp:28]   --->   Operation 62 'add' 'add_ln28' <Predicate = (!icmp_ln20)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i4 %add_ln28 to i64" [pooling.cpp:28]   --->   Operation 63 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr = getelementptr [8 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 64 'getelementptr' 'conv_1_out_0_addr' <Predicate = (!icmp_ln20 & icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr = getelementptr [8 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 65 'getelementptr' 'conv_1_out_1_addr' <Predicate = (!icmp_ln20 & icmp_ln28_1)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%conv_1_out_2_addr = getelementptr [8 x float]* %conv_1_out_2, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 66 'getelementptr' 'conv_1_out_2_addr' <Predicate = (!icmp_ln20 & !icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%conv_1_out_3_addr = getelementptr [8 x float]* %conv_1_out_3, i64 0, i64 %zext_ln28_1" [pooling.cpp:28]   --->   Operation 67 'getelementptr' 'conv_1_out_3_addr' <Predicate = (!icmp_ln20 & !icmp_ln28_1)> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (1.42ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pooling.cpp:28]   --->   Operation 68 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln20 & icmp_ln28)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 69 [2/2] (1.42ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr, align 4" [pooling.cpp:28]   --->   Operation 69 'load' 'conv_1_out_2_load' <Predicate = (!icmp_ln20 & !icmp_ln28)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 70 [2/2] (1.42ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pooling.cpp:28]   --->   Operation 70 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln20 & icmp_ln28_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 71 [2/2] (1.42ns)   --->   "%conv_1_out_3_load = load float* %conv_1_out_3_addr, align 4" [pooling.cpp:28]   --->   Operation 71 'load' 'conv_1_out_3_load' <Predicate = (!icmp_ln20 & !icmp_ln28_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i2 %c_0 to i4" [pooling.cpp:35]   --->   Operation 72 'zext' 'zext_ln35' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.18ns)   --->   "%add_ln35 = add i4 %zext_ln35, %zext_ln16" [pooling.cpp:35]   --->   Operation 73 'add' 'add_ln35' <Predicate = (icmp_ln20)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_13_cast = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln35, i1 false)" [pooling.cpp:35]   --->   Operation 74 'bitconcatenate' 'tmp_13_cast' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.36ns)   --->   "%add_ln35_1 = add i5 %zext_ln13_1, %tmp_13_cast" [pooling.cpp:35]   --->   Operation 75 'add' 'add_ln35_1' <Predicate = (icmp_ln20)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %add_ln35_1 to i64" [pooling.cpp:35]   --->   Operation 76 'zext' 'zext_ln35_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_1" [pooling.cpp:35]   --->   Operation 77 'getelementptr' 'max_pool_1_out_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.42ns)   --->   "store float %max_0, float* %max_pool_1_out_addr, align 4" [pooling.cpp:35]   --->   Operation 78 'store' <Predicate = (icmp_ln20)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_3) nounwind" [pooling.cpp:36]   --->   Operation 79 'specregionend' 'empty_7' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %3" [pooling.cpp:16]   --->   Operation 80 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 19.0>
ST_6 : Operation 81 [1/2] (1.42ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pooling.cpp:28]   --->   Operation 81 'load' 'conv_1_out_0_load' <Predicate = (icmp_ln28)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 82 [1/2] (1.42ns)   --->   "%conv_1_out_2_load = load float* %conv_1_out_2_addr, align 4" [pooling.cpp:28]   --->   Operation 82 'load' 'conv_1_out_2_load' <Predicate = (!icmp_ln28)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 83 [1/1] (0.61ns)   --->   "%select_ln28_2 = select i1 %icmp_ln28, float %conv_1_out_0_load, float %conv_1_out_2_load" [pooling.cpp:28]   --->   Operation 83 'select' 'select_ln28_2' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %select_ln28_2 to i32" [pooling.cpp:28]   --->   Operation 84 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 85 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pooling.cpp:28]   --->   Operation 86 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %max_0 to i32" [pooling.cpp:28]   --->   Operation 87 'bitcast' 'bitcast_ln28_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 88 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pooling.cpp:28]   --->   Operation 89 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.12ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_1, -1" [pooling.cpp:28]   --->   Operation 90 'icmp' 'icmp_ln28_2' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (1.48ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28, 0" [pooling.cpp:28]   --->   Operation 91 'icmp' 'icmp_ln28_3' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pooling.cpp:28]   --->   Operation 92 'or' 'or_ln28_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (1.12ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_4, -1" [pooling.cpp:28]   --->   Operation 93 'icmp' 'icmp_ln28_4' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (1.48ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_1, 0" [pooling.cpp:28]   --->   Operation 94 'icmp' 'icmp_ln28_5' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pooling.cpp:28]   --->   Operation 95 'or' 'or_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28_1, %or_ln28_2" [pooling.cpp:28]   --->   Operation 96 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (15.7ns)   --->   "%tmp_5 = fcmp ogt float %select_ln28_2, %max_0" [pooling.cpp:28]   --->   Operation 97 'fcmp' 'tmp_5' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_5" [pooling.cpp:28]   --->   Operation 98 'and' 'and_ln28_1' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %select_ln28_2, float %max_0" [pooling.cpp:28]   --->   Operation 99 'select' 'select_ln28' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 100 [1/2] (1.42ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pooling.cpp:28]   --->   Operation 100 'load' 'conv_1_out_1_load' <Predicate = (icmp_ln28_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 101 [1/2] (1.42ns)   --->   "%conv_1_out_3_load = load float* %conv_1_out_3_addr, align 4" [pooling.cpp:28]   --->   Operation 101 'load' 'conv_1_out_3_load' <Predicate = (!icmp_ln28_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 102 [1/1] (0.61ns)   --->   "%select_ln28_3 = select i1 %icmp_ln28_1, float %conv_1_out_1_load, float %conv_1_out_3_load" [pooling.cpp:28]   --->   Operation 102 'select' 'select_ln28_3' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 17.0>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str5) nounwind" [pooling.cpp:21]   --->   Operation 103 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28_3 to i32" [pooling.cpp:28]   --->   Operation 104 'bitcast' 'bitcast_ln28_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 105 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [pooling.cpp:28]   --->   Operation 106 'trunc' 'trunc_ln28_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %select_ln28 to i32" [pooling.cpp:28]   --->   Operation 107 'bitcast' 'bitcast_ln28_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 108 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [pooling.cpp:28]   --->   Operation 109 'trunc' 'trunc_ln28_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.12ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_6, -1" [pooling.cpp:28]   --->   Operation 110 'icmp' 'icmp_ln28_6' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (1.48ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_2, 0" [pooling.cpp:28]   --->   Operation 111 'icmp' 'icmp_ln28_7' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pooling.cpp:28]   --->   Operation 112 'or' 'or_ln28_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (1.12ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_7, -1" [pooling.cpp:28]   --->   Operation 113 'icmp' 'icmp_ln28_8' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (1.48ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_3, 0" [pooling.cpp:28]   --->   Operation 114 'icmp' 'icmp_ln28_9' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pooling.cpp:28]   --->   Operation 115 'or' 'or_ln28_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %or_ln28_3, %or_ln28_4" [pooling.cpp:28]   --->   Operation 116 'and' 'and_ln28_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (15.7ns)   --->   "%tmp_8 = fcmp ogt float %select_ln28_3, %select_ln28" [pooling.cpp:28]   --->   Operation 117 'fcmp' 'tmp_8' <Predicate = true> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, %tmp_8" [pooling.cpp:28]   --->   Operation 118 'and' 'and_ln28_3' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, float %select_ln28_3, float %select_ln28" [pooling.cpp:28]   --->   Operation 119 'select' 'select_ln28_1' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "br label %4" [pooling.cpp:20]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_1_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_1_out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_1_out_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000]
br_ln10             (br               ) [ 01111111]
f_0                 (phi              ) [ 00100000]
icmp_ln10           (icmp             ) [ 00111111]
empty               (speclooptripcount) [ 00000000]
f                   (add              ) [ 01111111]
br_ln10             (br               ) [ 00000000]
specloopname_ln11   (specloopname     ) [ 00000000]
tmp                 (specregionbegin  ) [ 00011111]
zext_ln13           (zext             ) [ 00011111]
zext_ln13_1         (zext             ) [ 00011111]
br_ln13             (br               ) [ 00111111]
ret_ln39            (ret              ) [ 00000000]
r_0                 (phi              ) [ 00010000]
icmp_ln13           (icmp             ) [ 00111111]
empty_4             (speclooptripcount) [ 00000000]
r                   (add              ) [ 00111111]
br_ln13             (br               ) [ 00000000]
specloopname_ln14   (specloopname     ) [ 00000000]
tmp_2               (specregionbegin  ) [ 00001111]
shl_ln25            (shl              ) [ 00001111]
tmp_s               (bitconcatenate   ) [ 00000000]
zext_ln16           (zext             ) [ 00001111]
br_ln16             (br               ) [ 00111111]
empty_9             (specregionend    ) [ 00000000]
br_ln10             (br               ) [ 01111111]
c_0                 (phi              ) [ 00001111]
icmp_ln16           (icmp             ) [ 00111111]
empty_5             (speclooptripcount) [ 00000000]
c                   (add              ) [ 00111111]
br_ln16             (br               ) [ 00000000]
specloopname_ln17   (specloopname     ) [ 00000000]
tmp_3               (specregionbegin  ) [ 00000111]
shl_ln28            (shl              ) [ 00000000]
icmp_ln28           (icmp             ) [ 00000111]
or_ln28             (or               ) [ 00000000]
icmp_ln28_1         (icmp             ) [ 00000111]
br_ln20             (br               ) [ 00111111]
empty_8             (specregionend    ) [ 00000000]
br_ln13             (br               ) [ 00111111]
max_0               (phi              ) [ 00000110]
mpr_0               (phi              ) [ 00000100]
icmp_ln20           (icmp             ) [ 00111111]
empty_6             (speclooptripcount) [ 00000000]
mpr                 (add              ) [ 00111111]
br_ln20             (br               ) [ 00000000]
i                   (add              ) [ 00000000]
tmp_9               (bitconcatenate   ) [ 00000000]
zext_ln28           (zext             ) [ 00000000]
add_ln28            (add              ) [ 00000000]
zext_ln28_1         (zext             ) [ 00000000]
conv_1_out_0_addr   (getelementptr    ) [ 00000010]
conv_1_out_1_addr   (getelementptr    ) [ 00000010]
conv_1_out_2_addr   (getelementptr    ) [ 00000010]
conv_1_out_3_addr   (getelementptr    ) [ 00000010]
zext_ln35           (zext             ) [ 00000000]
add_ln35            (add              ) [ 00000000]
tmp_13_cast         (bitconcatenate   ) [ 00000000]
add_ln35_1          (add              ) [ 00000000]
zext_ln35_1         (zext             ) [ 00000000]
max_pool_1_out_addr (getelementptr    ) [ 00000000]
store_ln35          (store            ) [ 00000000]
empty_7             (specregionend    ) [ 00000000]
br_ln16             (br               ) [ 00111111]
conv_1_out_0_load   (load             ) [ 00000000]
conv_1_out_2_load   (load             ) [ 00000000]
select_ln28_2       (select           ) [ 00000000]
bitcast_ln28        (bitcast          ) [ 00000000]
tmp_1               (partselect       ) [ 00000000]
trunc_ln28          (trunc            ) [ 00000000]
bitcast_ln28_1      (bitcast          ) [ 00000000]
tmp_4               (partselect       ) [ 00000000]
trunc_ln28_1        (trunc            ) [ 00000000]
icmp_ln28_2         (icmp             ) [ 00000000]
icmp_ln28_3         (icmp             ) [ 00000000]
or_ln28_1           (or               ) [ 00000000]
icmp_ln28_4         (icmp             ) [ 00000000]
icmp_ln28_5         (icmp             ) [ 00000000]
or_ln28_2           (or               ) [ 00000000]
and_ln28            (and              ) [ 00000000]
tmp_5               (fcmp             ) [ 00000000]
and_ln28_1          (and              ) [ 00000000]
select_ln28         (select           ) [ 00000001]
conv_1_out_1_load   (load             ) [ 00000000]
conv_1_out_3_load   (load             ) [ 00000000]
select_ln28_3       (select           ) [ 00000001]
specloopname_ln21   (specloopname     ) [ 00000000]
bitcast_ln28_2      (bitcast          ) [ 00000000]
tmp_6               (partselect       ) [ 00000000]
trunc_ln28_2        (trunc            ) [ 00000000]
bitcast_ln28_3      (bitcast          ) [ 00000000]
tmp_7               (partselect       ) [ 00000000]
trunc_ln28_3        (trunc            ) [ 00000000]
icmp_ln28_6         (icmp             ) [ 00000000]
icmp_ln28_7         (icmp             ) [ 00000000]
or_ln28_3           (or               ) [ 00000000]
icmp_ln28_8         (icmp             ) [ 00000000]
icmp_ln28_9         (icmp             ) [ 00000000]
or_ln28_4           (or               ) [ 00000000]
and_ln28_2          (and              ) [ 00000000]
tmp_8               (fcmp             ) [ 00000000]
and_ln28_3          (and              ) [ 00000000]
select_ln28_1       (select           ) [ 00111111]
br_ln20             (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_1_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_out_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_out_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="conv_1_out_0_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="4" slack="0"/>
<pin id="64" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr/5 "/>
</bind>
</comp>

<comp id="67" class="1004" name="conv_1_out_1_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="4" slack="0"/>
<pin id="71" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr/5 "/>
</bind>
</comp>

<comp id="74" class="1004" name="conv_1_out_2_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="4" slack="0"/>
<pin id="78" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_2_addr/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="conv_1_out_3_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="4" slack="0"/>
<pin id="85" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_3_addr/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_0_load/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_2_load/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_1_load/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_3_load/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="max_pool_1_out_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln35_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/5 "/>
</bind>
</comp>

<comp id="125" class="1005" name="f_0_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="1"/>
<pin id="127" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="f_0_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="2" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="r_0_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="1"/>
<pin id="138" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="r_0_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="2" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="147" class="1005" name="c_0_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="1"/>
<pin id="149" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="c_0_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="2" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="159" class="1005" name="max_0_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="max_0_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="32" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/5 "/>
</bind>
</comp>

<comp id="172" class="1005" name="mpr_0_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="1"/>
<pin id="174" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="mpr_0_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="2" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="1"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/6 tmp_8/7 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln10_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="f_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln13_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="2" slack="0"/>
<pin id="202" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln13_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln13_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="r_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="2" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="shl_ln25_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="2" slack="0"/>
<pin id="229" dir="0" index="2" bw="1" slack="0"/>
<pin id="230" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln16_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln16_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="2" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="c_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="shl_ln28_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln28/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln28_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="2" slack="0"/>
<pin id="258" dir="0" index="1" bw="2" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="or_ln28_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="0"/>
<pin id="264" dir="0" index="1" bw="2" slack="0"/>
<pin id="265" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln28_1_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="0" index="1" bw="2" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln20_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="0" index="1" bw="2" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="mpr_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="i_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="0"/>
<pin id="288" dir="0" index="1" bw="2" slack="2"/>
<pin id="289" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_9_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="2" slack="0"/>
<pin id="294" dir="0" index="2" bw="1" slack="0"/>
<pin id="295" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln28_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="0"/>
<pin id="301" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln28_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="0" index="1" bw="2" slack="3"/>
<pin id="306" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln28_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="4" slack="0"/>
<pin id="310" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln35_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="1"/>
<pin id="318" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="add_ln35_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="3" slack="2"/>
<pin id="323" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_13_cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13_cast/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln35_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="3"/>
<pin id="335" dir="0" index="1" bw="5" slack="0"/>
<pin id="336" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln35_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="select_ln28_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="2"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="32" slack="0"/>
<pin id="347" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="bitcast_ln28_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="0" index="2" bw="6" slack="0"/>
<pin id="359" dir="0" index="3" bw="6" slack="0"/>
<pin id="360" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="trunc_ln28_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="bitcast_ln28_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_4_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="0" index="2" bw="6" slack="0"/>
<pin id="377" dir="0" index="3" bw="6" slack="0"/>
<pin id="378" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln28_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln28_2_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln28_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="23" slack="0"/>
<pin id="395" dir="0" index="1" bw="23" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="or_ln28_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln28_4_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="icmp_ln28_5_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="23" slack="0"/>
<pin id="413" dir="0" index="1" bw="23" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="or_ln28_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="and_ln28_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="and_ln28_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="select_ln28_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="32" slack="0"/>
<pin id="438" dir="0" index="2" bw="32" slack="1"/>
<pin id="439" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln28_3_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="2"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="32" slack="0"/>
<pin id="447" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="bitcast_ln28_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_6_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="0" index="2" bw="6" slack="0"/>
<pin id="457" dir="0" index="3" bw="6" slack="0"/>
<pin id="458" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln28_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/7 "/>
</bind>
</comp>

<comp id="467" class="1004" name="bitcast_ln28_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_7_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="0" index="2" bw="6" slack="0"/>
<pin id="474" dir="0" index="3" bw="6" slack="0"/>
<pin id="475" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln28_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln28_6_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="8" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln28_7_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="23" slack="0"/>
<pin id="492" dir="0" index="1" bw="23" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="or_ln28_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/7 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln28_8_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="8" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_8/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln28_9_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="23" slack="0"/>
<pin id="510" dir="0" index="1" bw="23" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_9/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="or_ln28_4_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_4/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="and_ln28_2_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/7 "/>
</bind>
</comp>

<comp id="526" class="1004" name="and_ln28_3_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="select_ln28_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="1"/>
<pin id="535" dir="0" index="2" bw="32" slack="1"/>
<pin id="536" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/7 "/>
</bind>
</comp>

<comp id="541" class="1005" name="f_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="0"/>
<pin id="543" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="546" class="1005" name="zext_ln13_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="3"/>
<pin id="548" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="551" class="1005" name="zext_ln13_1_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="3"/>
<pin id="553" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="559" class="1005" name="r_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="0"/>
<pin id="561" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="564" class="1005" name="shl_ln25_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="2"/>
<pin id="566" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln25 "/>
</bind>
</comp>

<comp id="569" class="1005" name="zext_ln16_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="4" slack="2"/>
<pin id="571" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="577" class="1005" name="c_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="0"/>
<pin id="579" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="582" class="1005" name="icmp_ln28_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="587" class="1005" name="icmp_ln28_1_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln28_1 "/>
</bind>
</comp>

<comp id="595" class="1005" name="mpr_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="2" slack="0"/>
<pin id="597" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="600" class="1005" name="conv_1_out_0_addr_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="3" slack="1"/>
<pin id="602" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr "/>
</bind>
</comp>

<comp id="605" class="1005" name="conv_1_out_1_addr_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="3" slack="1"/>
<pin id="607" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr "/>
</bind>
</comp>

<comp id="610" class="1005" name="conv_1_out_2_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="3" slack="1"/>
<pin id="612" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_2_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="conv_1_out_3_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="3" slack="1"/>
<pin id="617" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_3_addr "/>
</bind>
</comp>

<comp id="620" class="1005" name="select_ln28_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="627" class="1005" name="select_ln28_3_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_3 "/>
</bind>
</comp>

<comp id="634" class="1005" name="select_ln28_1_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="44" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="44" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="44" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="60" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="74" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="67" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="81" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="44" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="16" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="151" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="4"/><net_sink comp="119" pin=1"/></net>

<net id="171"><net_src comp="163" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="159" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="129" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="129" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="129" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="129" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="140" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="140" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="140" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="140" pin="4"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="151" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="151" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="24" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="151" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="250" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="24" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="24" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="176" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="18" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="176" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="176" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="286" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="36" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="302"><net_src comp="291" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="315"><net_src comp="308" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="319"><net_src comp="147" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="320" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="36" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="337"><net_src comp="325" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="348"><net_src comp="88" pin="3"/><net_sink comp="343" pin=1"/></net>

<net id="349"><net_src comp="94" pin="3"/><net_sink comp="343" pin=2"/></net>

<net id="350"><net_src comp="343" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="361"><net_src comp="48" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="50" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="52" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="368"><net_src comp="351" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="159" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="48" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="50" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="52" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="386"><net_src comp="369" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="355" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="54" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="365" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="56" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="387" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="373" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="54" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="383" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="56" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="411" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="405" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="399" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="417" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="183" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="440"><net_src comp="429" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="343" pin="3"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="159" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="448"><net_src comp="100" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="449"><net_src comp="106" pin="3"/><net_sink comp="443" pin=2"/></net>

<net id="459"><net_src comp="48" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="450" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="50" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="52" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="466"><net_src comp="450" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="476"><net_src comp="48" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="467" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="50" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="52" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="483"><net_src comp="467" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="453" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="54" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="463" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="56" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="484" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="470" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="54" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="480" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="56" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="502" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="496" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="183" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="544"><net_src comp="194" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="549"><net_src comp="200" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="554"><net_src comp="204" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="562"><net_src comp="214" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="567"><net_src comp="220" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="572"><net_src comp="234" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="580"><net_src comp="244" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="585"><net_src comp="256" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="590"><net_src comp="268" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="598"><net_src comp="280" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="603"><net_src comp="60" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="608"><net_src comp="67" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="613"><net_src comp="74" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="618"><net_src comp="81" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="623"><net_src comp="435" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="630"><net_src comp="443" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="637"><net_src comp="532" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="163" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {5 }
 - Input state : 
	Port: max_pool_1 : conv_1_out_0 | {5 6 }
	Port: max_pool_1 : conv_1_out_1 | {5 6 }
	Port: max_pool_1 : conv_1_out_2 | {5 6 }
	Port: max_pool_1 : conv_1_out_3 | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
		zext_ln13_1 : 1
	State 3
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		shl_ln25 : 1
		tmp_s : 1
		zext_ln16 : 2
	State 4
		icmp_ln16 : 1
		c : 1
		br_ln16 : 2
		shl_ln28 : 1
		icmp_ln28 : 1
		or_ln28 : 1
		icmp_ln28_1 : 1
	State 5
		icmp_ln20 : 1
		mpr : 1
		br_ln20 : 2
		i : 1
		tmp_9 : 2
		zext_ln28 : 3
		add_ln28 : 4
		zext_ln28_1 : 5
		conv_1_out_0_addr : 6
		conv_1_out_1_addr : 6
		conv_1_out_2_addr : 6
		conv_1_out_3_addr : 6
		conv_1_out_0_load : 7
		conv_1_out_2_load : 7
		conv_1_out_1_load : 7
		conv_1_out_3_load : 7
		add_ln35 : 1
		tmp_13_cast : 2
		add_ln35_1 : 3
		zext_ln35_1 : 4
		max_pool_1_out_addr : 5
		store_ln35 : 6
	State 6
		select_ln28_2 : 1
		bitcast_ln28 : 2
		tmp_1 : 3
		trunc_ln28 : 3
		tmp_4 : 1
		trunc_ln28_1 : 1
		icmp_ln28_2 : 4
		icmp_ln28_3 : 4
		or_ln28_1 : 5
		icmp_ln28_4 : 2
		icmp_ln28_5 : 2
		or_ln28_2 : 3
		and_ln28 : 5
		tmp_5 : 2
		and_ln28_1 : 5
		select_ln28 : 5
		select_ln28_3 : 1
	State 7
		tmp_6 : 1
		trunc_ln28_2 : 1
		tmp_7 : 1
		trunc_ln28_3 : 1
		icmp_ln28_6 : 2
		icmp_ln28_7 : 2
		or_ln28_3 : 3
		icmp_ln28_8 : 2
		icmp_ln28_9 : 2
		or_ln28_4 : 3
		and_ln28_2 : 3
		and_ln28_3 : 3
		select_ln28_1 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_188   |    0    |    0    |    8    |
|          |   icmp_ln13_fu_208   |    0    |    0    |    8    |
|          |   icmp_ln16_fu_238   |    0    |    0    |    8    |
|          |   icmp_ln28_fu_256   |    0    |    0    |    8    |
|          |  icmp_ln28_1_fu_268  |    0    |    0    |    8    |
|          |   icmp_ln20_fu_274   |    0    |    0    |    8    |
|   icmp   |  icmp_ln28_2_fu_387  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_393  |    0    |    0    |    18   |
|          |  icmp_ln28_4_fu_405  |    0    |    0    |    11   |
|          |  icmp_ln28_5_fu_411  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_484  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_490  |    0    |    0    |    18   |
|          |  icmp_ln28_8_fu_502  |    0    |    0    |    11   |
|          |  icmp_ln28_9_fu_508  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          | select_ln28_2_fu_343 |    0    |    0    |    32   |
|  select  |  select_ln28_fu_435  |    0    |    0    |    32   |
|          | select_ln28_3_fu_443 |    0    |    0    |    32   |
|          | select_ln28_1_fu_532 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |       f_fu_194       |    0    |    0    |    10   |
|          |       r_fu_214       |    0    |    0    |    10   |
|          |       c_fu_244       |    0    |    0    |    10   |
|    add   |      mpr_fu_280      |    0    |    0    |    10   |
|          |       i_fu_286       |    0    |    0    |    10   |
|          |    add_ln28_fu_303   |    0    |    0    |    12   |
|          |    add_ln35_fu_320   |    0    |    0    |    12   |
|          |   add_ln35_1_fu_333  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_183      |    0    |    0    |    66   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln28_fu_262    |    0    |    0    |    0    |
|          |   or_ln28_1_fu_399   |    0    |    0    |    2    |
|    or    |   or_ln28_2_fu_417   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_496   |    0    |    0    |    2    |
|          |   or_ln28_4_fu_514   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln28_fu_423   |    0    |    0    |    2    |
|    and   |   and_ln28_1_fu_429  |    0    |    0    |    2    |
|          |   and_ln28_2_fu_520  |    0    |    0    |    2    |
|          |   and_ln28_3_fu_526  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln13_fu_200   |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_204  |    0    |    0    |    0    |
|          |   zext_ln16_fu_234   |    0    |    0    |    0    |
|   zext   |   zext_ln28_fu_299   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_308  |    0    |    0    |    0    |
|          |   zext_ln35_fu_316   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_338  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|    shl   |    shl_ln25_fu_220   |    0    |    0    |    0    |
|          |    shl_ln28_fu_250   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_226     |    0    |    0    |    0    |
|bitconcatenate|     tmp_9_fu_291     |    0    |    0    |    0    |
|          |  tmp_13_cast_fu_325  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_355     |    0    |    0    |    0    |
|partselect|     tmp_4_fu_373     |    0    |    0    |    0    |
|          |     tmp_6_fu_453     |    0    |    0    |    0    |
|          |     tmp_7_fu_470     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_365  |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_1_fu_383 |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_463 |    0    |    0    |    0    |
|          |  trunc_ln28_3_fu_480 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   463   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       c_0_reg_147       |    2   |
|        c_reg_577        |    2   |
|conv_1_out_0_addr_reg_600|    3   |
|conv_1_out_1_addr_reg_605|    3   |
|conv_1_out_2_addr_reg_610|    3   |
|conv_1_out_3_addr_reg_615|    3   |
|       f_0_reg_125       |    2   |
|        f_reg_541        |    2   |
|   icmp_ln28_1_reg_587   |    1   |
|    icmp_ln28_reg_582    |    1   |
|      max_0_reg_159      |   32   |
|      mpr_0_reg_172      |    2   |
|       mpr_reg_595       |    2   |
|       r_0_reg_136       |    2   |
|        r_reg_559        |    2   |
|  select_ln28_1_reg_634  |   32   |
|  select_ln28_3_reg_627  |   32   |
|   select_ln28_reg_620   |   32   |
|     shl_ln25_reg_564    |    2   |
|   zext_ln13_1_reg_551   |    5   |
|    zext_ln13_reg_546    |    4   |
|    zext_ln16_reg_569    |    4   |
+-------------------------+--------+
|          Total          |   173  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_88 |  p0  |   2  |   3  |    6   ||    9    |
|  grp_access_fu_94 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_100 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_106 |  p0  |   2  |   3  |    6   ||    9    |
|    c_0_reg_147    |  p0  |   2  |   2  |    4   ||    9    |
|   max_0_reg_159   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_183    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_183    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   220  ||  9.464  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   463  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   72   |
|  Register |    -   |    -   |   173  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    9   |   173  |   535  |
+-----------+--------+--------+--------+--------+
