Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3.1 (win64) Build 2035080 Fri Oct 20 14:20:01 MDT 2017
| Date         : Mon Nov 20 13:34:43 2017
| Host         : Jensen-Surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file System_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx System_wrapper_timing_summary_routed.rpx
| Design       : System_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.384        0.000                      0                 7566        0.022        0.000                      0                 7486        2.500        0.000                       0                  3104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
System_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_System_clk_wiz_0_1    {0.000 6.734}      13.468          74.250          
  clkfbout_System_clk_wiz_0_1    {0.000 20.000}     40.000          25.000          
clk_fpga_0                       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
System_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_System_clk_wiz_0_1          0.384        0.000                      0                 1752        0.022        0.000                      0                 1752        5.754        0.000                       0                   697  
  clkfbout_System_clk_wiz_0_1                                                                                                                                                     37.845        0.000                       0                     3  
clk_fpga_0                             1.693        0.000                      0                 5734        0.073        0.000                      0                 5734        2.500        0.000                       0                  2403  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                   clk_out1_System_clk_wiz_0_1       25.340        0.000                      0                   44                                                                        
clk_out1_System_clk_wiz_0_1  clk_fpga_0                        18.396        0.000                      0                   36                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  System_i/clk_wiz_0/inst/clk_in1
  To Clock:  System_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         System_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_System_clk_wiz_0_1
  To Clock:  clk_out1_System_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            System_i/Zybo_VGA_Reconfigurable_0/inst/controller/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_System_clk_wiz_0_1 rise@13.468ns - clk_out1_System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.862ns  (logic 5.217ns (40.561%)  route 7.645ns (59.439%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 14.948 - 13.468 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2404, routed)        1.677     1.677    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_System_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=695, routed)         1.665     1.665    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X11Y63         FDRE                                         r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.456     2.121 r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=5, routed)           0.804     2.925    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/H_Sync_w[0]
    SLICE_X10Y63         LUT2 (Prop_lut2_I0_O)        0.124     3.049 r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/H_InRange_i_172/O
                         net (fo=1, routed)           0.000     3.049    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/H_InRange_i_172_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.562 r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/H_InRange_reg_i_134/CO[3]
                         net (fo=1, routed)           0.000     3.562    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/H_InRange_reg_i_134_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.679 r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter_reg[31]_i_343/CO[3]
                         net (fo=1, routed)           0.000     3.679    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter_reg[31]_i_343_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.796 r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter_reg[31]_i_322/CO[3]
                         net (fo=1, routed)           0.000     3.796    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter_reg[31]_i_322_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.913 r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter_reg[31]_i_208/CO[3]
                         net (fo=1, routed)           0.000     3.913    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter_reg[31]_i_208_n_0
    SLICE_X10Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.236 r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter_reg[31]_i_187/O[1]
                         net (fo=11, routed)          1.087     5.322    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/controller/H_Length3[17]
    SLICE_X3Y64          LUT4 (Prop_lut4_I3_O)        0.306     5.628 r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter[31]_i_206/O
                         net (fo=1, routed)           0.465     6.093    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter[31]_i_206_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I2_O)        0.124     6.217 r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter[31]_i_91/O
                         net (fo=1, routed)           0.688     6.905    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter[31]_i_91_n_0
    SLICE_X7Y64          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.303 r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter_reg[31]_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.303    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter_reg[31]_i_45_n_0
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.417 r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter_reg[31]_i_44/CO[3]
                         net (fo=1, routed)           0.000     7.417    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter_reg[31]_i_44_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.531 r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.531    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter_reg[31]_i_25_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.770 r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/V_Counter_reg[31]_i_24/O[2]
                         net (fo=2, routed)           0.837     8.607    System_i/Zybo_VGA_Reconfigurable_0/inst/controller/H_Length[30]
    SLICE_X6Y65          LUT4 (Prop_lut4_I1_O)        0.302     8.909 r  System_i/Zybo_VGA_Reconfigurable_0/inst/controller/V_Counter[31]_i_9/O
                         net (fo=1, routed)           0.000     8.909    System_i/Zybo_VGA_Reconfigurable_0/inst/controller/V_Counter[31]_i_9_n_0
    SLICE_X6Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.285 r  System_i/Zybo_VGA_Reconfigurable_0/inst/controller/V_Counter_reg[31]_i_2/CO[3]
                         net (fo=192, routed)         1.761    11.046    System_i/Zybo_VGA_Reconfigurable_0/inst/controller/CO[0]
    SLICE_X20Y63         LUT5 (Prop_lut5_I2_O)        0.149    11.195 r  System_i/Zybo_VGA_Reconfigurable_0/inst/controller/VGA_VS_i_100/O
                         net (fo=4, routed)           0.663    11.858    System_i/Zybo_VGA_Reconfigurable_0/inst/controller/V_Counter__0[3]
    SLICE_X24Y61         LUT6 (Prop_lut6_I5_O)        0.355    12.213 r  System_i/Zybo_VGA_Reconfigurable_0/inst/controller/VGA_VS_i_76/O
                         net (fo=1, routed)           0.568    12.782    System_i/Zybo_VGA_Reconfigurable_0/inst/controller/VGA_VS_i_76_n_0
    SLICE_X25Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.289 r  System_i/Zybo_VGA_Reconfigurable_0/inst/controller/VGA_VS_reg_i_48/CO[3]
                         net (fo=1, routed)           0.000    13.289    System_i/Zybo_VGA_Reconfigurable_0/inst/controller/VGA_VS_reg_i_48_n_0
    SLICE_X25Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.403 r  System_i/Zybo_VGA_Reconfigurable_0/inst/controller/VGA_VS_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.403    System_i/Zybo_VGA_Reconfigurable_0/inst/controller/VGA_VS_reg_i_22_n_0
    SLICE_X25Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.517 r  System_i/Zybo_VGA_Reconfigurable_0/inst/controller/VGA_VS_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.517    System_i/Zybo_VGA_Reconfigurable_0/inst/controller/VGA_VS_reg_i_4_n_0
    SLICE_X25Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.631 f  System_i/Zybo_VGA_Reconfigurable_0/inst/controller/VGA_VS_reg_i_2/CO[3]
                         net (fo=1, routed)           0.772    14.403    System_i/Zybo_VGA_Reconfigurable_0/inst/controller/VGA_VS14_in
    SLICE_X24Y64         LUT2 (Prop_lut2_I0_O)        0.124    14.527 r  System_i/Zybo_VGA_Reconfigurable_0/inst/controller/VGA_VS_i_1/O
                         net (fo=1, routed)           0.000    14.527    System_i/Zybo_VGA_Reconfigurable_0/inst/controller/VGA_VS_i_1_n_0
    SLICE_X24Y64         FDRE                                         r  System_i/Zybo_VGA_Reconfigurable_0/inst/controller/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_1 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    13.468 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2404, routed)        1.487    14.955    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.778 r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.377    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_System_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.468 r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=695, routed)         1.480    14.948    System_i/Zybo_VGA_Reconfigurable_0/inst/controller/pixel_clk
    SLICE_X24Y64         FDRE                                         r  System_i/Zybo_VGA_Reconfigurable_0/inst/controller/VGA_VS_reg/C
                         clock pessimism              0.014    14.962    
                         clock uncertainty           -0.128    14.834    
    SLICE_X24Y64         FDRE (Setup_fdre_C_D)        0.077    14.911    System_i/Zybo_VGA_Reconfigurable_0/inst/controller/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -14.527    
  -------------------------------------------------------------------
                         slack                                  0.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/slv_reg12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_System_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_1 rise@0.000ns - clk_out1_System_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.931%)  route 0.194ns (51.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2404, routed)        0.546     0.546    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_System_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=695, routed)         0.558     0.558    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X22Y54         FDRE                                         r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/slv_reg12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y54         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/slv_reg12_reg[2]/Q
                         net (fo=2, routed)           0.194     0.893    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/axi_rdata_reg[15]_0[2]
    SLICE_X21Y52         LUT6 (Prop_lut6_I2_O)        0.045     0.938 r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.938    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/reg_data_out__0[2]
    SLICE_X21Y52         FDRE                                         r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2404, routed)        0.812     0.812    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_System_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=695, routed)         0.830     0.830    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X21Y52         FDRE                                         r  System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X21Y52         FDRE (Hold_fdre_C_D)         0.091     0.916    System_i/Zybo_VGA_Reconfigurable_0/inst/Zybo_VGA_Reconfigurable_v1_0_S_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_System_clk_wiz_0_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X4Y32      System_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X4Y32      System_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_System_clk_wiz_0_1
  To Clock:  clkfbout_System_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_System_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.693ns  (required time - arrival time)
  Source:                 System_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 0.642ns (8.597%)  route 6.826ns (91.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2404, routed)        1.674     2.982    System_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X16Y44         FDRE                                         r  System_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  System_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=77, routed)          0.804     4.304    System_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X15Y41         LUT2 (Prop_lut2_I0_O)        0.124     4.428 r  System_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.021    10.450    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/SR[0]
    SLICE_X34Y9          FDRE                                         r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2404, routed)        1.498    12.690    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/s_axi_aclk
    SLICE_X34Y9          FDRE                                         r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]/C
                         clock pessimism              0.130    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X34Y9          FDRE (Setup_fdre_C_R)       -0.524    12.142    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.142    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  1.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/interrupt_enable_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.226ns (52.733%)  route 0.203ns (47.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2404, routed)        0.559     0.900    System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X21Y40         FDRE                                         r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/interrupt_enable_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/interrupt_enable_reg_reg[7]/Q
                         net (fo=1, routed)           0.203     1.230    System_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/interrupt_enable_reg_reg[15][7]
    SLICE_X22Y40         LUT5 (Prop_lut5_I4_O)        0.098     1.328 r  System_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[7]_i_1/O
                         net (fo=1, routed)           0.000     1.328    System_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[24]
    SLICE_X22Y40         FDRE                                         r  System_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2404, routed)        0.827     1.197    System_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y40         FDRE                                         r  System_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.092     1.255    System_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  System_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_System_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.340ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.340ns  (required time - arrival time)
  Source:                 System_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            System_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_System_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            26.936ns  (MaxDelay Path 26.936ns)
  Data Path Delay:        1.362ns  (logic 0.419ns (30.774%)  route 0.943ns (69.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 26.936ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48                                      0.000     0.000 r  System_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  System_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.943     1.362    System_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/src_hsdata_ff[8]
    SLICE_X23Y50         FDRE                                         r  System_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   26.936    26.936    
    SLICE_X23Y50         FDRE (Setup_fdre_C_D)       -0.234    26.702    System_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         26.702    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 25.340    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_System_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       18.396ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.396ns  (required time - arrival time)
  Source:                 System_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            System_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.511ns  (logic 0.518ns (34.275%)  route 0.993ns (65.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47                                      0.000     0.000 r  System_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[24]/C
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  System_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[24]/Q
                         net (fo=1, routed)           0.993     1.511    System_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[24]
    SLICE_X13Y46         FDRE                                         r  System_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X13Y46         FDRE (Setup_fdre_C_D)       -0.093    19.907    System_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[24]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.511    
  -------------------------------------------------------------------
                         slack                                 18.396    





