

================================================================
== Vitis HLS Report for 'dilate_0_0_600_800_0_3_3_1_1_2_2_s'
================================================================
* Date:           Tue Jun 24 19:15:12 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.888 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |       23|   488817|  0.230 us|  4.888 ms|   23|  488817|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+--------+---------+
        |                                                  |                                        |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
        |                     Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min |   max  |   Type  |
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+--------+---------+
        |grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34  |xfdilate_600_800_1_0_1_2_2_0_801_3_3_s  |       21|   488815|  0.210 us|  4.888 ms|   21|  488815|       no|
        +--------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%p_read13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:363]   --->   Operation 4 'read' 'p_read13' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:363]   --->   Operation 5 'read' 'p_read_14' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%imgheight = trunc i32 %p_read_14" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:363]   --->   Operation 6 'trunc' 'imgheight' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%imgwidth = trunc i32 %p_read13" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:364]   --->   Operation 7 'trunc' 'imgwidth' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.74>
ST_2 : Operation 8 [2/2] (5.74ns)   --->   "%call_ln399 = call void @xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>, i8 %img_disp8u_erode_data, i8 %img_disp8u_dilate_data, i16 %imgheight, i16 %imgwidth" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:399]   --->   Operation 8 'call' 'call_ln399' <Predicate = true> <Delay = 5.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_dilate_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_disp8u_erode_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln399 = call void @xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>, i8 %img_disp8u_erode_data, i8 %img_disp8u_dilate_data, i16 %imgheight, i16 %imgwidth" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:399]   --->   Operation 11 'call' 'call_ln399' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%ret_ln434 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_dilation.hpp:434]   --->   Operation 12 'ret' 'ret_ln434' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_disp8u_erode_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_disp8u_dilate_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read13          (read         ) [ 0000]
p_read_14         (read         ) [ 0000]
imgheight         (trunc        ) [ 0011]
imgwidth          (trunc        ) [ 0011]
specinterface_ln0 (specinterface) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
call_ln399        (call         ) [ 0000]
ret_ln434         (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_disp8u_erode_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_disp8u_erode_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_disp8u_dilate_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_disp8u_dilate_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfdilate<600, 800, 1, 0, 1, 2, 2, 0, 801, 3, 3>"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="p_read13_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read13/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="p_read_14_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="8" slack="0"/>
<pin id="37" dir="0" index="2" bw="8" slack="0"/>
<pin id="38" dir="0" index="3" bw="16" slack="1"/>
<pin id="39" dir="0" index="4" bw="16" slack="1"/>
<pin id="40" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln399/2 "/>
</bind>
</comp>

<comp id="44" class="1004" name="imgheight_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="imgheight/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="imgwidth_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="imgwidth/1 "/>
</bind>
</comp>

<comp id="52" class="1005" name="imgheight_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="1"/>
<pin id="54" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="imgheight "/>
</bind>
</comp>

<comp id="57" class="1005" name="imgwidth_reg_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="16" slack="1"/>
<pin id="59" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="imgwidth "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="2" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="8" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="41"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="4" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="34" pin=2"/></net>

<net id="47"><net_src comp="28" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="22" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="44" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="56"><net_src comp="52" pin="1"/><net_sink comp="34" pin=3"/></net>

<net id="60"><net_src comp="48" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="61"><net_src comp="57" pin="1"/><net_sink comp="34" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_disp8u_dilate_data | {2 3 }
 - Input state : 
	Port: dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> : p_read | {1 }
	Port: dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> : p_read1 | {1 }
	Port: dilate<0, 0, 600, 800, 0, 3, 3, 1, 1, 2, 2> : img_disp8u_erode_data | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_xfdilate_600_800_1_0_1_2_2_0_801_3_3_s_fu_34 |    3    |  22.232 |   493   |   603   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   read   |                p_read13_read_fu_22               |    0    |    0    |    0    |    0    |
|          |               p_read_14_read_fu_28               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                  imgheight_fu_44                 |    0    |    0    |    0    |    0    |
|          |                  imgwidth_fu_48                  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                  |    3    |  22.232 |   493   |   603   |
|----------|--------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|imgheight_reg_52|   16   |
| imgwidth_reg_57|   16   |
+----------------+--------+
|      Total     |   32   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |   22   |   493  |   603  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   22   |   525  |   603  |
+-----------+--------+--------+--------+--------+
