

================================================================
== Vitis HLS Report for 'balance'
================================================================
* Date:           Sun Nov 20 00:23:45 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vender
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln2 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../project_2_src/vender.cpp:2]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %sum"   --->   Operation 3 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %sum, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %cash"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %cash, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %tissue"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %tissue, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cash_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %cash" [../project_2_src/vender.cpp:2]   --->   Operation 9 'read' 'cash_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sum_read = read i3 @_ssdm_op_Read.ap_auto.i3P0A, i3 %sum"   --->   Operation 10 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.95ns)   --->   "%switch_ln3 = switch i3 %sum_read, void %if.end, i3 0, void %if.then, i3 1, void %if.then8, i3 2, void %if.then21" [../project_2_src/vender.cpp:3]   --->   Operation 11 'switch' 'switch_ln3' <Predicate = true> <Delay = 0.95>
ST_1 : Operation 12 [1/1] (0.95ns)   --->   "%switch_ln32 = switch i2 %cash_read, void %sw.epilog33, i2 0, void %sw.bb23, i2 1, void %sw.bb25" [../project_2_src/vender.cpp:32]   --->   Operation 12 'switch' 'switch_ln32' <Predicate = (sum_read == 2)> <Delay = 0.95>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%write_ln38 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %tissue, i2 1" [../project_2_src/vender.cpp:38]   --->   Operation 13 'write' 'write_ln38' <Predicate = (sum_read == 2 & cash_read == 1)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%write_ln39 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %sum, i3 0" [../project_2_src/vender.cpp:39]   --->   Operation 14 'write' 'write_ln39' <Predicate = (sum_read == 2 & cash_read == 1)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln40 = br void %sw.epilog33" [../project_2_src/vender.cpp:40]   --->   Operation 15 'br' 'br_ln40' <Predicate = (sum_read == 2 & cash_read == 1)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%write_ln34 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %sum, i3 2" [../project_2_src/vender.cpp:34]   --->   Operation 16 'write' 'write_ln34' <Predicate = (sum_read == 2 & cash_read == 0)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln35 = br void %sw.epilog33" [../project_2_src/vender.cpp:35]   --->   Operation 17 'br' 'br_ln35' <Predicate = (sum_read == 2 & cash_read == 0)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln47 = br void %if.end" [../project_2_src/vender.cpp:47]   --->   Operation 18 'br' 'br_ln47' <Predicate = (sum_read == 2)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.95ns)   --->   "%switch_ln17 = switch i2 %cash_read, void %sw.epilog18, i2 0, void %sw.bb10, i2 1, void %sw.bb12" [../project_2_src/vender.cpp:17]   --->   Operation 19 'switch' 'switch_ln17' <Predicate = (sum_read == 1)> <Delay = 0.95>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%write_ln22 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %sum, i3 2" [../project_2_src/vender.cpp:22]   --->   Operation 20 'write' 'write_ln22' <Predicate = (sum_read == 1 & cash_read == 1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln23 = br void %sw.epilog18" [../project_2_src/vender.cpp:23]   --->   Operation 21 'br' 'br_ln23' <Predicate = (sum_read == 1 & cash_read == 1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %sum, i3 1" [../project_2_src/vender.cpp:19]   --->   Operation 22 'write' 'write_ln19' <Predicate = (sum_read == 1 & cash_read == 0)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln20 = br void %sw.epilog18" [../project_2_src/vender.cpp:20]   --->   Operation 23 'br' 'br_ln20' <Predicate = (sum_read == 1 & cash_read == 0)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln30 = br void %if.end34" [../project_2_src/vender.cpp:30]   --->   Operation 24 'br' 'br_ln30' <Predicate = (sum_read == 1)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.95ns)   --->   "%switch_ln4 = switch i2 %cash_read, void %sw.epilog, i2 0, void %sw.bb, i2 1, void %sw.bb3" [../project_2_src/vender.cpp:4]   --->   Operation 25 'switch' 'switch_ln4' <Predicate = (sum_read == 0)> <Delay = 0.95>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%write_ln9 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %sum, i3 1" [../project_2_src/vender.cpp:9]   --->   Operation 26 'write' 'write_ln9' <Predicate = (sum_read == 0 & cash_read == 1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln10 = br void %sw.epilog" [../project_2_src/vender.cpp:10]   --->   Operation 27 'br' 'br_ln10' <Predicate = (sum_read == 0 & cash_read == 1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln6 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %sum, i3 0" [../project_2_src/vender.cpp:6]   --->   Operation 28 'write' 'write_ln6' <Predicate = (sum_read == 0 & cash_read == 0)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln7 = br void %sw.epilog" [../project_2_src/vender.cpp:7]   --->   Operation 29 'br' 'br_ln7' <Predicate = (sum_read == 0 & cash_read == 0)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln15 = br void %if.end35" [../project_2_src/vender.cpp:15]   --->   Operation 30 'br' 'br_ln15' <Predicate = (sum_read == 0)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end34"   --->   Operation 31 'br' 'br_ln0' <Predicate = (sum_read != 0 & sum_read != 1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end35"   --->   Operation 32 'br' 'br_ln0' <Predicate = (sum_read != 0)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [../project_2_src/vender.cpp:48]   --->   Operation 33 'ret' 'ret_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ cash]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tissue]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln2 (spectopmodule) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specinterface_ln0 (specinterface) [ 00]
cash_read         (read         ) [ 01]
sum_read          (read         ) [ 01]
switch_ln3        (switch       ) [ 00]
switch_ln32       (switch       ) [ 00]
write_ln38        (write        ) [ 00]
write_ln39        (write        ) [ 00]
br_ln40           (br           ) [ 00]
write_ln34        (write        ) [ 00]
br_ln35           (br           ) [ 00]
br_ln47           (br           ) [ 00]
switch_ln17       (switch       ) [ 00]
write_ln22        (write        ) [ 00]
br_ln23           (br           ) [ 00]
write_ln19        (write        ) [ 00]
br_ln20           (br           ) [ 00]
br_ln30           (br           ) [ 00]
switch_ln4        (switch       ) [ 00]
write_ln9         (write        ) [ 00]
br_ln10           (br           ) [ 00]
write_ln6         (write        ) [ 00]
br_ln7            (br           ) [ 00]
br_ln15           (br           ) [ 00]
br_ln0            (br           ) [ 00]
br_ln0            (br           ) [ 00]
ret_ln48          (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cash">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cash"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tissue">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tissue"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="cash_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="2" slack="0"/>
<pin id="42" dir="0" index="1" bw="2" slack="0"/>
<pin id="43" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cash_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="sum_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="3" slack="0"/>
<pin id="48" dir="0" index="1" bw="3" slack="0"/>
<pin id="49" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln38_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="2" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln38/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="3" slack="0"/>
<pin id="63" dir="0" index="2" bw="3" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln39/1 write_ln34/1 write_ln22/1 write_ln19/1 write_ln9/1 write_ln6/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="22" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="24" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="36" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="34" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="26" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="69"><net_src comp="28" pin="0"/><net_sink comp="60" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum | {1 }
	Port: tissue | {1 }
 - Input state : 
	Port: balance : sum | {1 }
	Port: balance : cash | {1 }
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|
| Operation|     Functional Unit    |
|----------|------------------------|
|   read   |  cash_read_read_fu_40  |
|          |   sum_read_read_fu_46  |
|----------|------------------------|
|   write  | write_ln38_write_fu_52 |
|          |     grp_write_fu_60    |
|----------|------------------------|
|   Total  |                        |
|----------|------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_60 |  p2  |   3  |   3  |    9   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |    9   ||  1.7073 |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+
|           |  Delay |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    1   |
|  Register |    -   |
+-----------+--------+
|   Total   |    1   |
+-----------+--------+
