INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pala8831/Documents/fpga_multiplexing/example_project/example_project.srcs/sources_1/new/and_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'and_gate'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pala8831/Documents/fpga_multiplexing/example_project/example_project.srcs/sim_1/new/and_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'and_gate_tb'
