<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/base_dyn_inst_impl.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">base_dyn_inst_impl.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="base__dyn__inst__impl_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2011, 2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2004-2006 The Regents of The University of Michigan</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Kevin Lim</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#ifndef __CPU_BASE_DYN_INST_IMPL_HH__</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define __CPU_BASE_DYN_INST_IMPL_HH__</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &lt;iostream&gt;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;set&gt;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;sstream&gt;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cprintf_8hh.html">base/cprintf.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base__dyn__inst_8hh.html">cpu/base_dyn_inst.hh</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="exetrace_8hh.html">cpu/exetrace.hh</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;debug/DynInst.hh&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;debug/IQ.hh&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html">mem/request.hh</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2faults_8hh.html">sim/faults.hh</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="classBaseDynInst.html#ad97855ca38982fb8f167a3b39e072b2d">   62</a></span>&#160;<a class="code" href="classBaseDynInst.html#ad97855ca38982fb8f167a3b39e072b2d">BaseDynInst&lt;Impl&gt;::BaseDynInst</a>(<span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;_staticInst,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;_macroop,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                               <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> _pc, <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> _predPC,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                               <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> seq_num, <a class="code" href="classBaseDynInst.html#aefa9ab6e8648f108d8f716f98fdc4202">ImplCPU</a> *cpu)</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  : staticInst(_staticInst), cpu(cpu),</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    thread(nullptr),</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;    traceData(nullptr),</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    macroop(_macroop),</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    memData(nullptr),</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    savedReq(nullptr),</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    reqToVerify(nullptr)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;{</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <a class="code" href="classBaseDynInst.html#a73b7c5c40d9ba6ee9c135bd1906066aa">seqNum</a> = seq_num;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <a class="code" href="classBaseDynInst.html#a09ccdcbcfe345680ee7473917807d29c">pc</a> = _pc;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="classBaseDynInst.html#ae38f8183a5a8d8822be0b892c4be3f72">predPC</a> = _predPC;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <a class="code" href="classBaseDynInst.html#a08310935b0df2079f6961623d555b1a4">initVars</a>();</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classBaseDynInst.html#a23c1636ba74cbf183bff44e225aed100">   83</a></span>&#160;<a class="code" href="classBaseDynInst.html#ad97855ca38982fb8f167a3b39e072b2d">BaseDynInst&lt;Impl&gt;::BaseDynInst</a>(<span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;_staticInst,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;_macroop)</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    : <a class="code" href="classBaseDynInst.html#adbd50f6d23e3be348eea04fbc3218571">staticInst</a>(_staticInst), <a class="code" href="classBaseDynInst.html#a0b2f4b3176344a821f8bfcaf36f7fbbd">traceData</a>(NULL), <a class="code" href="classBaseDynInst.html#a2297348934a5274a5d9527e3127ab240">macroop</a>(_macroop)</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;{</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <a class="code" href="classBaseDynInst.html#a73b7c5c40d9ba6ee9c135bd1906066aa">seqNum</a> = 0;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="classBaseDynInst.html#a08310935b0df2079f6961623d555b1a4">initVars</a>();</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;}</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classBaseDynInst.html#a08310935b0df2079f6961623d555b1a4">   93</a></span>&#160;<a class="code" href="classBaseDynInst.html#a08310935b0df2079f6961623d555b1a4">BaseDynInst&lt;Impl&gt;::initVars</a>()</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;{</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <a class="code" href="classBaseDynInst.html#afedf7593476eea06ab43ad3e1de4be11">memData</a> = NULL;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <a class="code" href="classBaseDynInst.html#a989005812ef1abe91395aaafd4fd491f">effAddr</a> = 0;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <a class="code" href="classBaseDynInst.html#a4bdb84cf6007e6ba5df089f3f6cddbbc">physEffAddr</a> = 0;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <a class="code" href="classBaseDynInst.html#a53fb4bd39dc2fad2f6e29872402bdf73">readyRegs</a> = 0;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <a class="code" href="classBaseDynInst.html#a701953a3775096eb899c34aff5720de3">memReqFlags</a> = 0;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <a class="code" href="classBaseDynInst.html#a140b676c11fa1e29fbd5958bf038fd56">status</a>.reset();</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <a class="code" href="classBaseDynInst.html#a3b3efbf83bd07a4bf6b85293b6560d32">instFlags</a>.reset();</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <a class="code" href="classBaseDynInst.html#a3b3efbf83bd07a4bf6b85293b6560d32">instFlags</a>[<a class="code" href="classBaseDynInst.html#a77b6c82a788d8918210e90bd4e20de35a7af42292620467242aacfd84a579a5ff">RecordResult</a>] = <span class="keyword">true</span>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <a class="code" href="classBaseDynInst.html#a3b3efbf83bd07a4bf6b85293b6560d32">instFlags</a>[<a class="code" href="classBaseDynInst.html#a77b6c82a788d8918210e90bd4e20de35a99c36efe8b6f4864e0268bdc74b9e477">Predicate</a>] = <span class="keyword">true</span>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <a class="code" href="classBaseDynInst.html#a3b3efbf83bd07a4bf6b85293b6560d32">instFlags</a>[<a class="code" href="classBaseDynInst.html#a77b6c82a788d8918210e90bd4e20de35ac8ca3e4f1edcbdd363f57ba3297af5d6">MemAccPredicate</a>] = <span class="keyword">true</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="classBaseDynInst.html#a09f1b46501867f634e5ac3e9f34fa648">lqIdx</a> = -1;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="classBaseDynInst.html#a523f8ba0bbdc75483dc664af3f2c2d02">sqIdx</a> = -1;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="comment">// Eventually make this a parameter.</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <a class="code" href="classBaseDynInst.html#abb6d5ab9272dbbb99ec9a767d8baf93e">threadNumber</a> = 0;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="comment">// Also make this a parameter, or perhaps get it from xc or cpu.</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <a class="code" href="classBaseDynInst.html#a7f7b468d13d2f0f7f45441bafe7c772a">asid</a> = 0;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <span class="comment">// Initialize the fault to be NoFault.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="classBaseDynInst.html#a01eab17f2d8c5e131a4670347f05718a">fault</a> = <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    ++<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;instcount;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;instcount &gt; 1500) {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        <a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;dumpInsts();</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        dumpSNList();</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        assert(<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;instcount &lt;= 1500);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    }</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DynInst,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        <span class="stringliteral">&quot;DynInst: [sn:%lli] Instruction created. Instcount for %s = %i\n&quot;</span>,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        <a class="code" href="classBaseDynInst.html#a73b7c5c40d9ba6ee9c135bd1906066aa">seqNum</a>, <a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;name(), <a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;instcount);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;snList.insert(<a class="code" href="classBaseDynInst.html#a73b7c5c40d9ba6ee9c135bd1906066aa">seqNum</a>);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;}</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="classBaseDynInst.html#ab90a716f638d1bbe7c4cab5934d7587b">  143</a></span>&#160;<a class="code" href="classBaseDynInst.html#ab90a716f638d1bbe7c4cab5934d7587b">BaseDynInst&lt;Impl&gt;::~BaseDynInst</a>()</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseDynInst.html#afedf7593476eea06ab43ad3e1de4be11">memData</a>) {</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keyword">delete</span> [] <a class="code" href="classBaseDynInst.html#afedf7593476eea06ab43ad3e1de4be11">memData</a>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    }</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseDynInst.html#a0b2f4b3176344a821f8bfcaf36f7fbbd">traceData</a>) {</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        <span class="keyword">delete</span> <a class="code" href="classBaseDynInst.html#a0b2f4b3176344a821f8bfcaf36f7fbbd">traceData</a>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    }</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="classBaseDynInst.html#a01eab17f2d8c5e131a4670347f05718a">fault</a> = <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    --<a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;instcount;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(DynInst,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        <span class="stringliteral">&quot;DynInst: [sn:%lli] Instruction destroyed. Instcount for %s = %i\n&quot;</span>,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <a class="code" href="classBaseDynInst.html#a73b7c5c40d9ba6ee9c135bd1906066aa">seqNum</a>, <a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;name(), <a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;instcount);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;snList.erase(<a class="code" href="classBaseDynInst.html#a73b7c5c40d9ba6ee9c135bd1906066aa">seqNum</a>);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;}</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#ifdef DEBUG</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<a class="code" href="classBaseDynInst.html">BaseDynInst&lt;Impl&gt;::dumpSNList</a>()</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;{</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    std::set&lt;InstSeqNum&gt;::iterator sn_it = <a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;snList.begin();</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="classRefCounted.html#ae232708cf06eb0428f653f7da4a10278">count</a> = 0;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordflow">while</span> (sn_it != <a class="code" href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">cpu</a>-&gt;snList.end()) {</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        <a class="code" href="cprintf_8hh.html#afff2e732832f51f2e1fedb637e61fc76">cprintf</a>(<span class="stringliteral">&quot;%i: [sn:%lli] not destroyed\n&quot;</span>, count, (*sn_it));</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        count++;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        sn_it++;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    }</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;}</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classBaseDynInst.html#a9d9d754e9530972901a80a32f6d06e47">  186</a></span>&#160;<a class="code" href="classBaseDynInst.html#a9d9d754e9530972901a80a32f6d06e47">BaseDynInst&lt;Impl&gt;::dump</a>()</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;{</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <a class="code" href="cprintf_8hh.html#afff2e732832f51f2e1fedb637e61fc76">cprintf</a>(<span class="stringliteral">&quot;T%d : %#08d `&quot;</span>, <a class="code" href="classBaseDynInst.html#abb6d5ab9272dbbb99ec9a767d8baf93e">threadNumber</a>, <a class="code" href="classBaseDynInst.html#a09ccdcbcfe345680ee7473917807d29c">pc</a>.instAddr());</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    std::cout &lt;&lt; <a class="code" href="classBaseDynInst.html#adbd50f6d23e3be348eea04fbc3218571">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a609c53af4b2c119921c02751d41ca338">disassemble</a>(<a class="code" href="classBaseDynInst.html#a09ccdcbcfe345680ee7473917807d29c">pc</a>.instAddr());</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="cprintf_8hh.html#afff2e732832f51f2e1fedb637e61fc76">cprintf</a>(<span class="stringliteral">&quot;&#39;\n&quot;</span>);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;}</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classBaseDynInst.html#ae917e66ffdec630b9e8423cffea2063f">  195</a></span>&#160;<a class="code" href="classBaseDynInst.html#a9d9d754e9530972901a80a32f6d06e47">BaseDynInst&lt;Impl&gt;::dump</a>(std::string &amp;outstring)</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;{</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    std::ostringstream <a class="code" href="namespaceArmISA.html#ae32c8ef7b61b7855b3a47485974d0e2f">s</a>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    s &lt;&lt; <span class="stringliteral">&quot;T&quot;</span> &lt;&lt; <a class="code" href="classBaseDynInst.html#abb6d5ab9272dbbb99ec9a767d8baf93e">threadNumber</a> &lt;&lt; <span class="stringliteral">&quot; : 0x&quot;</span> &lt;&lt; <a class="code" href="classBaseDynInst.html#a09ccdcbcfe345680ee7473917807d29c">pc</a>.instAddr() &lt;&lt; <span class="stringliteral">&quot; &quot;</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      &lt;&lt; <a class="code" href="classBaseDynInst.html#adbd50f6d23e3be348eea04fbc3218571">staticInst</a>-&gt;<a class="code" href="classStaticInst.html#a609c53af4b2c119921c02751d41ca338">disassemble</a>(<a class="code" href="classBaseDynInst.html#a09ccdcbcfe345680ee7473917807d29c">pc</a>.instAddr());</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    outstring = s.str();</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;}</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classBaseDynInst.html#a168b32470e3bf27b93a9b04cb53d06b0">  206</a></span>&#160;<a class="code" href="classBaseDynInst.html#a168b32470e3bf27b93a9b04cb53d06b0">BaseDynInst&lt;Impl&gt;::markSrcRegReady</a>()</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;{</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(IQ, <span class="stringliteral">&quot;[sn:%lli] has %d ready out of %d sources. RTI %d)\n&quot;</span>,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;            <a class="code" href="classBaseDynInst.html#a73b7c5c40d9ba6ee9c135bd1906066aa">seqNum</a>, <a class="code" href="classBaseDynInst.html#a53fb4bd39dc2fad2f6e29872402bdf73">readyRegs</a>+1, <a class="code" href="classBaseDynInst.html#a8234453311b2dd82a17f9a72652d7047">numSrcRegs</a>(), <a class="code" href="classBaseDynInst.html#a1bc532ff066295b2701d6378443ab85d">readyToIssue</a>());</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordflow">if</span> (++<a class="code" href="classBaseDynInst.html#a53fb4bd39dc2fad2f6e29872402bdf73">readyRegs</a> == <a class="code" href="classBaseDynInst.html#a8234453311b2dd82a17f9a72652d7047">numSrcRegs</a>()) {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        <a class="code" href="classBaseDynInst.html#a7c03623fc28c29cb8036811e900619f6">setCanIssue</a>();</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    }</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;}</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classBaseDynInst.html#a3191b50a9a8c92d789bcb6e5439390e5">  217</a></span>&#160;<a class="code" href="classBaseDynInst.html#a168b32470e3bf27b93a9b04cb53d06b0">BaseDynInst&lt;Impl&gt;::markSrcRegReady</a>(<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> src_idx)</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;{</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <a class="code" href="classBaseDynInst.html#afd5a603ab953f075866e3586cdcf7a4f">_readySrcRegIdx</a>[src_idx] = <span class="keyword">true</span>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <a class="code" href="classBaseDynInst.html#a168b32470e3bf27b93a9b04cb53d06b0">markSrcRegReady</a>();</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;}</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="classBaseDynInst.html#ac149af431b9362f91c65d68785fc3eea">  226</a></span>&#160;<a class="code" href="classBaseDynInst.html#ac149af431b9362f91c65d68785fc3eea">BaseDynInst&lt;Impl&gt;::eaSrcsReady</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <span class="comment">// For now I am assuming that src registers 1..n-1 are the ones that the</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="comment">// EA calc depends on.  (i.e. src reg 0 is the source of the data to be</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    <span class="comment">// stored)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 1; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classBaseDynInst.html#a8234453311b2dd82a17f9a72652d7047">numSrcRegs</a>(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classBaseDynInst.html#afd5a603ab953f075866e3586cdcf7a4f">_readySrcRegIdx</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>])</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    }</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;}</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="classBaseDynInst.html#afa519ef0a8bfa3df1a87849865c38ec6">  244</a></span>&#160;<a class="code" href="classBaseDynInst.html#afa519ef0a8bfa3df1a87849865c38ec6">BaseDynInst&lt;Impl&gt;::setSquashed</a>()</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;{</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <a class="code" href="classBaseDynInst.html#a140b676c11fa1e29fbd5958bf038fd56">status</a>.set(<a class="code" href="classBaseDynInst.html#ab0b595777f1ce052610395d05318817dac2caea71d962ec7ba9e1869df95c4512">Squashed</a>);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classBaseDynInst.html#ad9c230eec923a9637280d46f92adcc45">isPinnedRegsRenamed</a>() || <a class="code" href="classBaseDynInst.html#a6bc20e4f59e41bd998d01b34ee01b393">isPinnedRegsSquashDone</a>())</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="comment">// This inst has been renamed already so it may go through rename</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="comment">// again (e.g. if the squash is due to memory access order violation).</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="comment">// Reset the write counters for all pinned destination register to ensure</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="comment">// that they are in a consistent state for a possible re-rename. This also</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="comment">// ensures that dest regs will be pinned to the same phys register if</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="comment">// re-rename happens.</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> idx = 0; idx &lt; <a class="code" href="classBaseDynInst.html#a346aadf3e96b40275f834f2d8b694d46">numDestRegs</a>(); idx++) {</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_dest_reg = <a class="code" href="classBaseDynInst.html#a4b0ebf382f61085aae3ace60bfbaa701">renamedDestRegIdx</a>(idx);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <span class="keywordflow">if</span> (phys_dest_reg-&gt;<a class="code" href="classPhysRegId.html#afbc2f71d286c6853cbd6e8080dcacabf">isPinned</a>()) {</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;            phys_dest_reg-&gt;<a class="code" href="classPhysRegId.html#ad5c20a85203e42dfbb0671cd68830704">incrNumPinnedWrites</a>();</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classBaseDynInst.html#a639d015b71307c7f8102d087a99deb47">isPinnedRegsWritten</a>())</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                phys_dest_reg-&gt;<a class="code" href="classPhysRegId.html#aed0bca88f2246e1d4bbd043250e002d0">incrNumPinnedWritesToComplete</a>();</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        }</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <a class="code" href="classBaseDynInst.html#ab699b1773663ae30463d3668be53d546">setPinnedRegsSquashDone</a>();</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;}</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#endif//__CPU_BASE_DYN_INST_IMPL_HH__</span></div><div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classBaseDynInst_html_afa519ef0a8bfa3df1a87849865c38ec6"><div class="ttname"><a href="classBaseDynInst.html#afa519ef0a8bfa3df1a87849865c38ec6">BaseDynInst::setSquashed</a></div><div class="ttdeci">void setSquashed()</div><div class="ttdoc">Sets this instruction as squashed. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst__impl_8hh_source.html#l00244">base_dyn_inst_impl.hh:244</a></div></div>
<div class="ttc" id="classBaseDynInst_html"><div class="ttname"><a href="classBaseDynInst.html">BaseDynInst</a></div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00078">base_dyn_inst.hh:78</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a9a8e39bac375fb9c112b3741e3928fb8"><div class="ttname"><a href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a></div><div class="ttdeci">decltype(nullptr) constexpr NoFault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00245">types.hh:245</a></div></div>
<div class="ttc" id="classBaseDynInst_html_ab90a716f638d1bbe7c4cab5934d7587b"><div class="ttname"><a href="classBaseDynInst.html#ab90a716f638d1bbe7c4cab5934d7587b">BaseDynInst::~BaseDynInst</a></div><div class="ttdeci">~BaseDynInst()</div><div class="ttdoc">BaseDynInst destructor. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst__impl_8hh_source.html#l00143">base_dyn_inst_impl.hh:143</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a140b676c11fa1e29fbd5958bf038fd56"><div class="ttname"><a href="classBaseDynInst.html#a140b676c11fa1e29fbd5958bf038fd56">BaseDynInst::status</a></div><div class="ttdeci">std::bitset&lt; NumStatus &gt; status</div><div class="ttdoc">The status of this BaseDynInst. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00184">base_dyn_inst.hh:184</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a73b7c5c40d9ba6ee9c135bd1906066aa"><div class="ttname"><a href="classBaseDynInst.html#a73b7c5c40d9ba6ee9c135bd1906066aa">BaseDynInst::seqNum</a></div><div class="ttdeci">InstSeqNum seqNum</div><div class="ttdoc">The sequence number of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00151">base_dyn_inst.hh:151</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a701953a3775096eb899c34aff5720de3"><div class="ttname"><a href="classBaseDynInst.html#a701953a3775096eb899c34aff5720de3">BaseDynInst::memReqFlags</a></div><div class="ttdeci">unsigned memReqFlags</div><div class="ttdoc">The memory request flags (from translation). </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00218">base_dyn_inst.hh:218</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a53fb4bd39dc2fad2f6e29872402bdf73"><div class="ttname"><a href="classBaseDynInst.html#a53fb4bd39dc2fad2f6e29872402bdf73">BaseDynInst::readyRegs</a></div><div class="ttdeci">uint8_t readyRegs</div><div class="ttdoc">How many source registers are ready. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00207">base_dyn_inst.hh:207</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a09f1b46501867f634e5ac3e9f34fa648"><div class="ttname"><a href="classBaseDynInst.html#a09f1b46501867f634e5ac3e9f34fa648">BaseDynInst::lqIdx</a></div><div class="ttdeci">int16_t lqIdx</div><div class="ttdoc">Load queue index. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00230">base_dyn_inst.hh:230</a></div></div>
<div class="ttc" id="request_8hh_html"><div class="ttname"><a href="request_8hh.html">request.hh</a></div><div class="ttdoc">Declaration of a request, the overall memory request consisting of the parts of the request that are ...</div></div>
<div class="ttc" id="classBaseDynInst_html_a01eab17f2d8c5e131a4670347f05718a"><div class="ttname"><a href="classBaseDynInst.html#a01eab17f2d8c5e131a4670347f05718a">BaseDynInst::fault</a></div><div class="ttdeci">Fault fault</div><div class="ttdoc">The kind of fault this instruction has generated. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00165">base_dyn_inst.hh:165</a></div></div>
<div class="ttc" id="classBaseDynInst_html_afedf7593476eea06ab43ad3e1de4be11"><div class="ttname"><a href="classBaseDynInst.html#afedf7593476eea06ab43ad3e1de4be11">BaseDynInst::memData</a></div><div class="ttdeci">uint8_t * memData</div><div class="ttdoc">Pointer to the data for the memory access. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00227">base_dyn_inst.hh:227</a></div></div>
<div class="ttc" id="classStaticInst_html_a609c53af4b2c119921c02751d41ca338"><div class="ttname"><a href="classStaticInst.html#a609c53af4b2c119921c02751d41ca338">StaticInst::disassemble</a></div><div class="ttdeci">virtual const std::string &amp; disassemble(Addr pc, const SymbolTable *symtab=0) const</div><div class="ttdoc">Return string representation of disassembled instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8cc_source.html#l00123">static_inst.cc:123</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a7f7b468d13d2f0f7f45441bafe7c772a"><div class="ttname"><a href="classBaseDynInst.html#a7f7b468d13d2f0f7f45441bafe7c772a">BaseDynInst::asid</a></div><div class="ttdeci">short asid</div><div class="ttdoc">data address space ID, for loads &amp; stores. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00221">base_dyn_inst.hh:221</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a0b2f4b3176344a821f8bfcaf36f7fbbd"><div class="ttname"><a href="classBaseDynInst.html#a0b2f4b3176344a821f8bfcaf36f7fbbd">BaseDynInst::traceData</a></div><div class="ttdeci">Trace::InstRecord * traceData</div><div class="ttdoc">InstRecord that tracks this instructions. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00168">base_dyn_inst.hh:168</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a168b32470e3bf27b93a9b04cb53d06b0"><div class="ttname"><a href="classBaseDynInst.html#a168b32470e3bf27b93a9b04cb53d06b0">BaseDynInst::markSrcRegReady</a></div><div class="ttdeci">void markSrcRegReady()</div><div class="ttdoc">Records that one of the source registers is ready. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst__impl_8hh_source.html#l00206">base_dyn_inst_impl.hh:206</a></div></div>
<div class="ttc" id="classBaseDynInst_html_aefa9ab6e8648f108d8f716f98fdc4202"><div class="ttname"><a href="classBaseDynInst.html#aefa9ab6e8648f108d8f716f98fdc4202">BaseDynInst::ImplCPU</a></div><div class="ttdeci">Impl::CPUType ImplCPU</div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00082">base_dyn_inst.hh:82</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a4b0ebf382f61085aae3ace60bfbaa701"><div class="ttname"><a href="classBaseDynInst.html#a4b0ebf382f61085aae3ace60bfbaa701">BaseDynInst::renamedDestRegIdx</a></div><div class="ttdeci">PhysRegIdPtr renamedDestRegIdx(int idx) const</div><div class="ttdoc">Returns the physical register index of the i&amp;#39;th destination register. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00356">base_dyn_inst.hh:356</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="classPhysRegId_html_ad5c20a85203e42dfbb0671cd68830704"><div class="ttname"><a href="classPhysRegId.html#ad5c20a85203e42dfbb0671cd68830704">PhysRegId::incrNumPinnedWrites</a></div><div class="ttdeci">void incrNumPinnedWrites()</div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00334">reg_class.hh:334</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a8234453311b2dd82a17f9a72652d7047"><div class="ttname"><a href="classBaseDynInst.html#a8234453311b2dd82a17f9a72652d7047">BaseDynInst::numSrcRegs</a></div><div class="ttdeci">int8_t numSrcRegs() const</div><div class="ttdoc">Returns the number of source registers. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00584">base_dyn_inst.hh:584</a></div></div>
<div class="ttc" id="classPhysRegId_html_aed0bca88f2246e1d4bbd043250e002d0"><div class="ttname"><a href="classPhysRegId.html#aed0bca88f2246e1d4bbd043250e002d0">PhysRegId::incrNumPinnedWritesToComplete</a></div><div class="ttdeci">void incrNumPinnedWritesToComplete()</div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00349">reg_class.hh:349</a></div></div>
<div class="ttc" id="classPhysRegId_html_afbc2f71d286c6853cbd6e8080dcacabf"><div class="ttname"><a href="classPhysRegId.html#afbc2f71d286c6853cbd6e8080dcacabf">PhysRegId::isPinned</a></div><div class="ttdeci">bool isPinned() const</div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00336">reg_class.hh:336</a></div></div>
<div class="ttc" id="cprintf_8hh_html"><div class="ttname"><a href="cprintf_8hh.html">cprintf.hh</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a77b6c82a788d8918210e90bd4e20de35a7af42292620467242aacfd84a579a5ff"><div class="ttname"><a href="classBaseDynInst.html#a77b6c82a788d8918210e90bd4e20de35a7af42292620467242aacfd84a579a5ff">BaseDynInst::RecordResult</a></div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00139">base_dyn_inst.hh:139</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ae32c8ef7b61b7855b3a47485974d0e2f"><div class="ttname"><a href="namespaceArmISA.html#ae32c8ef7b61b7855b3a47485974d0e2f">ArmISA::s</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; s</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00532">miscregs_types.hh:532</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="classBaseDynInst_html_ad9c230eec923a9637280d46f92adcc45"><div class="ttname"><a href="classBaseDynInst.html#ad9c230eec923a9637280d46f92adcc45">BaseDynInst::isPinnedRegsRenamed</a></div><div class="ttdeci">bool isPinnedRegsRenamed() const</div><div class="ttdoc">Returns whether pinned registers are renamed. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00836">base_dyn_inst.hh:836</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a639d015b71307c7f8102d087a99deb47"><div class="ttname"><a href="classBaseDynInst.html#a639d015b71307c7f8102d087a99deb47">BaseDynInst::isPinnedRegsWritten</a></div><div class="ttdeci">bool isPinnedRegsWritten() const</div><div class="ttdoc">Returns whether destination registers are written. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00848">base_dyn_inst.hh:848</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a1bc532ff066295b2701d6378443ab85d"><div class="ttname"><a href="classBaseDynInst.html#a1bc532ff066295b2701d6378443ab85d">BaseDynInst::readyToIssue</a></div><div class="ttdeci">bool readyToIssue() const</div><div class="ttdoc">Returns whether or not this instruction is ready to issue. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00737">base_dyn_inst.hh:737</a></div></div>
<div class="ttc" id="sim_2faults_8hh_html"><div class="ttname"><a href="sim_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a3b3efbf83bd07a4bf6b85293b6560d32"><div class="ttname"><a href="classBaseDynInst.html#a3b3efbf83bd07a4bf6b85293b6560d32">BaseDynInst::instFlags</a></div><div class="ttdeci">std::bitset&lt; MaxFlags &gt; instFlags</div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00181">base_dyn_inst.hh:181</a></div></div>
<div class="ttc" id="inst__seq_8hh_html_a258d93d98edaedee089435c19ea2ea2e"><div class="ttname"><a href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a></div><div class="ttdeci">uint64_t InstSeqNum</div><div class="ttdef"><b>Definition:</b> <a href="inst__seq_8hh_source.html#l00040">inst_seq.hh:40</a></div></div>
<div class="ttc" id="classBaseDynInst_html_adbd50f6d23e3be348eea04fbc3218571"><div class="ttname"><a href="classBaseDynInst.html#adbd50f6d23e3be348eea04fbc3218571">BaseDynInst::staticInst</a></div><div class="ttdeci">const StaticInstPtr staticInst</div><div class="ttdoc">The StaticInst used by this BaseDynInst. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00154">base_dyn_inst.hh:154</a></div></div>
<div class="ttc" id="classBaseDynInst_html_ab699b1773663ae30463d3668be53d546"><div class="ttname"><a href="classBaseDynInst.html#ab699b1773663ae30463d3668be53d546">BaseDynInst::setPinnedRegsSquashDone</a></div><div class="ttdeci">void setPinnedRegsSquashDone()</div><div class="ttdoc">Sets dest registers&amp;#39; status updated after squash. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00865">base_dyn_inst.hh:865</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a09ccdcbcfe345680ee7473917807d29c"><div class="ttname"><a href="classBaseDynInst.html#a09ccdcbcfe345680ee7473917807d29c">BaseDynInst::pc</a></div><div class="ttdeci">TheISA::PCState pc</div><div class="ttdoc">PC state for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00177">base_dyn_inst.hh:177</a></div></div>
<div class="ttc" id="classBaseDynInst_html_afd5a603ab953f075866e3586cdcf7a4f"><div class="ttname"><a href="classBaseDynInst.html#afd5a603ab953f075866e3586cdcf7a4f">BaseDynInst::_readySrcRegIdx</a></div><div class="ttdeci">std::bitset&lt; MaxInstSrcRegs &gt; _readySrcRegIdx</div><div class="ttdoc">Whether or not the source register is ready. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00190">base_dyn_inst.hh:190</a></div></div>
<div class="ttc" id="classBaseDynInst_html_ac149af431b9362f91c65d68785fc3eea"><div class="ttname"><a href="classBaseDynInst.html#ac149af431b9362f91c65d68785fc3eea">BaseDynInst::eaSrcsReady</a></div><div class="ttdeci">bool eaSrcsReady() const</div><div class="ttdoc">Returns whether or not the eff. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst__impl_8hh_source.html#l00226">base_dyn_inst_impl.hh:226</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a523f8ba0bbdc75483dc664af3f2c2d02"><div class="ttname"><a href="classBaseDynInst.html#a523f8ba0bbdc75483dc664af3f2c2d02">BaseDynInst::sqIdx</a></div><div class="ttdeci">int16_t sqIdx</div><div class="ttdoc">Store queue index. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00234">base_dyn_inst.hh:234</a></div></div>
<div class="ttc" id="classPhysRegId_html"><div class="ttname"><a href="classPhysRegId.html">PhysRegId</a></div><div class="ttdoc">Physical register ID. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00229">reg_class.hh:229</a></div></div>
<div class="ttc" id="exetrace_8hh_html"><div class="ttname"><a href="exetrace_8hh.html">exetrace.hh</a></div></div>
<div class="ttc" id="classBaseDynInst_html_ad97855ca38982fb8f167a3b39e072b2d"><div class="ttname"><a href="classBaseDynInst.html#ad97855ca38982fb8f167a3b39e072b2d">BaseDynInst::BaseDynInst</a></div><div class="ttdeci">BaseDynInst(const StaticInstPtr &amp;staticInst, const StaticInstPtr &amp;macroop, TheISA::PCState pc, TheISA::PCState predPC, InstSeqNum seq_num, ImplCPU *cpu)</div><div class="ttdoc">BaseDynInst constructor given a binary instruction. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst__impl_8hh_source.html#l00062">base_dyn_inst_impl.hh:62</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a410d842d710bea9b65ebc4a0410cff20"><div class="ttname"><a href="classBaseDynInst.html#a410d842d710bea9b65ebc4a0410cff20">BaseDynInst::cpu</a></div><div class="ttdeci">ImplCPU * cpu</div><div class="ttdoc">Pointer to the Impl&amp;#39;s CPU object. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00157">base_dyn_inst.hh:157</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a77b6c82a788d8918210e90bd4e20de35ac8ca3e4f1edcbdd363f57ba3297af5d6"><div class="ttname"><a href="classBaseDynInst.html#a77b6c82a788d8918210e90bd4e20de35ac8ca3e4f1edcbdd363f57ba3297af5d6">BaseDynInst::MemAccPredicate</a></div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00141">base_dyn_inst.hh:141</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a346aadf3e96b40275f834f2d8b694d46"><div class="ttname"><a href="classBaseDynInst.html#a346aadf3e96b40275f834f2d8b694d46">BaseDynInst::numDestRegs</a></div><div class="ttdeci">int8_t numDestRegs() const</div><div class="ttdoc">Returns the number of destination registers. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00587">base_dyn_inst.hh:587</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a77b6c82a788d8918210e90bd4e20de35a99c36efe8b6f4864e0268bdc74b9e477"><div class="ttname"><a href="classBaseDynInst.html#a77b6c82a788d8918210e90bd4e20de35a99c36efe8b6f4864e0268bdc74b9e477">BaseDynInst::Predicate</a></div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00140">base_dyn_inst.hh:140</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a989005812ef1abe91395aaafd4fd491f"><div class="ttname"><a href="classBaseDynInst.html#a989005812ef1abe91395aaafd4fd491f">BaseDynInst::effAddr</a></div><div class="ttdeci">Addr effAddr</div><div class="ttdoc">The effective virtual address (lds &amp; stores only). </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00212">base_dyn_inst.hh:212</a></div></div>
<div class="ttc" id="base__dyn__inst_8hh_html"><div class="ttname"><a href="base__dyn__inst_8hh.html">base_dyn_inst.hh</a></div><div class="ttdoc">Defines a dynamic instruction context. </div></div>
<div class="ttc" id="classBaseDynInst_html_a2297348934a5274a5d9527e3127ab240"><div class="ttname"><a href="classBaseDynInst.html#a2297348934a5274a5d9527e3127ab240">BaseDynInst::macroop</a></div><div class="ttdeci">const StaticInstPtr macroop</div><div class="ttdoc">The Macroop if one exists. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00204">base_dyn_inst.hh:204</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a08310935b0df2079f6961623d555b1a4"><div class="ttname"><a href="classBaseDynInst.html#a08310935b0df2079f6961623d555b1a4">BaseDynInst::initVars</a></div><div class="ttdeci">void initVars()</div><div class="ttdoc">Function to initialize variables in the constructors. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst__impl_8hh_source.html#l00093">base_dyn_inst_impl.hh:93</a></div></div>
<div class="ttc" id="classBaseDynInst_html_ae38f8183a5a8d8822be0b892c4be3f72"><div class="ttname"><a href="classBaseDynInst.html#ae38f8183a5a8d8822be0b892c4be3f72">BaseDynInst::predPC</a></div><div class="ttdeci">TheISA::PCState predPC</div><div class="ttdoc">Predicted PC state after this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00201">base_dyn_inst.hh:201</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a6bc20e4f59e41bd998d01b34ee01b393"><div class="ttname"><a href="classBaseDynInst.html#a6bc20e4f59e41bd998d01b34ee01b393">BaseDynInst::isPinnedRegsSquashDone</a></div><div class="ttdeci">bool isPinnedRegsSquashDone() const</div><div class="ttdoc">Return whether dest registers&amp;#39; pinning status updated after squash. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00861">base_dyn_inst.hh:861</a></div></div>
<div class="ttc" id="classBaseDynInst_html_abb6d5ab9272dbbb99ec9a767d8baf93e"><div class="ttname"><a href="classBaseDynInst.html#abb6d5ab9272dbbb99ec9a767d8baf93e">BaseDynInst::threadNumber</a></div><div class="ttdeci">ThreadID threadNumber</div><div class="ttdoc">The thread this instruction is from. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00194">base_dyn_inst.hh:194</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a9d9d754e9530972901a80a32f6d06e47"><div class="ttname"><a href="classBaseDynInst.html#a9d9d754e9530972901a80a32f6d06e47">BaseDynInst::dump</a></div><div class="ttdeci">void dump()</div><div class="ttdoc">Dumps out contents of this BaseDynInst. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst__impl_8hh_source.html#l00186">base_dyn_inst_impl.hh:186</a></div></div>
<div class="ttc" id="classBaseDynInst_html_ab0b595777f1ce052610395d05318817dac2caea71d962ec7ba9e1869df95c4512"><div class="ttname"><a href="classBaseDynInst.html#ab0b595777f1ce052610395d05318817dac2caea71d962ec7ba9e1869df95c4512">BaseDynInst::Squashed</a></div><div class="ttdoc">Instruction has committed. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00115">base_dyn_inst.hh:115</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a4bdb84cf6007e6ba5df089f3f6cddbbc"><div class="ttname"><a href="classBaseDynInst.html#a4bdb84cf6007e6ba5df089f3f6cddbbc">BaseDynInst::physEffAddr</a></div><div class="ttdeci">Addr physEffAddr</div><div class="ttdoc">The effective physical address. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00215">base_dyn_inst.hh:215</a></div></div>
<div class="ttc" id="classRefCounted_html_ae232708cf06eb0428f653f7da4a10278"><div class="ttname"><a href="classRefCounted.html#ae232708cf06eb0428f653f7da4a10278">RefCounted::count</a></div><div class="ttdeci">int count</div><div class="ttdef"><b>Definition:</b> <a href="refcnt_8hh_source.html#l00066">refcnt.hh:66</a></div></div>
<div class="ttc" id="classBaseDynInst_html_a7c03623fc28c29cb8036811e900619f6"><div class="ttname"><a href="classBaseDynInst.html#a7c03623fc28c29cb8036811e900619f6">BaseDynInst::setCanIssue</a></div><div class="ttdeci">void setCanIssue()</div><div class="ttdoc">Sets this instruction as ready to issue. </div><div class="ttdef"><b>Definition:</b> <a href="base__dyn__inst_8hh_source.html#l00734">base_dyn_inst.hh:734</a></div></div>
<div class="ttc" id="cprintf_8hh_html_afff2e732832f51f2e1fedb637e61fc76"><div class="ttname"><a href="cprintf_8hh.html#afff2e732832f51f2e1fedb637e61fc76">cprintf</a></div><div class="ttdeci">void cprintf(const char *format, const Args &amp;...args)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00156">cprintf.hh:156</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:07 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
