# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# File: F:\Year2\Digital Design\Lab1\Lab1.csv
# Generated on: Wed Sep 21 11:35:55 2016

Status,From,To,Assignment Name,Value,Enabled,Entity,Comment,Tag
Ok,,f,Location,PIN_J1,Yes,,,
Ok,,x1,Location,PIN_H2,Yes,,,
Ok,,x2,Location,PIN_G3,Yes,,,
,<<new>>,<<new>>,<<new>>,,,,,
