# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"C:/Users/okana/OneDrive/Desktop/CPU/fbcpu_core.v" \
"C:/Users/okana/OneDrive/Desktop/CPU/memory.v" \
"C:/Users/okana/OneDrive/Desktop/CPU/tb_fbcpu.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
