#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Feb 13 16:27:58 2026
# Process ID         : 2925286
# Current directory  : /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1
# Command line       : vivado -log pynq_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pynq_wrapper.tcl -notrace
# Log file           : /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper.vdi
# Journal file       : /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/vivado.jou
# Running On         : en433345.uoa.auckland.ac.nz
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i7-12700
# CPU Frequency      : 4336.202 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 20
# Host memory        : 33325 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35473 MB
# Available Virtual  : 19396 MB
#-----------------------------------------------------------
source pynq_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/llia622/ip_repo/aes_axi_periph_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/llia622/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/llia622/ip_repo/aes_axi_wrapper_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/llia622/2025.1/Vivado/data/ip'.
Command: link_design -top pynq_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1815.047 ; gain = 0.000 ; free physical = 2729 ; free virtual = 18061
INFO: [Netlist 29-17] Analyzing 1291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_1/bd_ebbb_psr_aclk_0_board.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_1/bd_ebbb_psr_aclk_0_board.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/smartconnect.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_smartconnect_0_3/smartconnect.xdc] for cell 'u_bd/secure_soc_i/smartconnect_0/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila_impl.xdc:31]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila.xdc:108]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'u_bd/secure_soc_i/ila_1/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_proc_sys_reset_0_0/secure_soc_proc_sys_reset_0_0_board.xdc] for cell 'u_bd/secure_soc_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_proc_sys_reset_0_0/secure_soc_proc_sys_reset_0_0_board.xdc] for cell 'u_bd/secure_soc_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0_board.xdc] for cell 'u_bd/secure_soc_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0_board.xdc] for cell 'u_bd/secure_soc_i/clk_wiz_0/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.xdc] for cell 'u_bd/secure_soc_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.xdc:54]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.gen/sources_1/bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.xdc] for cell 'u_bd/secure_soc_i/clk_wiz_0/inst'
Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.srcs/constrs_1/new/pynq_z2.xdc]
Finished Parsing XDC File [/home/llia622/ibex_hello_world/ibex_hello_world.srcs/constrs_1/new/pynq_z2.xdc]
INFO: [Project 1-1714] 18 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2545.168 ; gain = 0.000 ; free physical = 2179 ; free virtual = 17511
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 136 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 136 instances

14 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2545.203 ; gain = 962.781 ; free physical = 2179 ; free virtual = 17511
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2581.270 ; gain = 36.066 ; free physical = 2131 ; free virtual = 17463

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 29592a571

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2581.270 ; gain = 0.000 ; free physical = 2127 ; free virtual = 17459

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 65257210c6cfd128.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.918 ; gain = 0.000 ; free physical = 1809 ; free virtual = 17145
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2925.918 ; gain = 0.000 ; free physical = 1810 ; free virtual = 17145
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 1f02a300f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2925.918 ; gain = 31.750 ; free physical = 1810 ; free virtual = 17145
Phase 1.1 Core Generation And Design Setup | Checksum: 1f02a300f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2925.918 ; gain = 31.750 ; free physical = 1810 ; free virtual = 17145

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1f02a300f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2925.918 ; gain = 31.750 ; free physical = 1810 ; free virtual = 17145
Phase 1 Initialization | Checksum: 1f02a300f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2925.918 ; gain = 31.750 ; free physical = 1810 ; free virtual = 17145

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1f02a300f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2925.918 ; gain = 31.750 ; free physical = 1810 ; free virtual = 17145

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1f02a300f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2925.918 ; gain = 31.750 ; free physical = 1810 ; free virtual = 17145
Phase 2 Timer Update And Timing Data Collection | Checksum: 1f02a300f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2925.918 ; gain = 31.750 ; free physical = 1810 ; free virtual = 17145

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 23 pins
INFO: [Opt 31-138] Pushed 11 inverter(s) to 32 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1c557b507

Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2925.918 ; gain = 31.750 ; free physical = 1810 ; free virtual = 17145
Retarget | Checksum: 1c557b507
INFO: [Opt 31-389] Phase Retarget created 7 cells and removed 27 cells
INFO: [Opt 31-1021] In phase Retarget, 93 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1ea1fdc2b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2925.918 ; gain = 31.750 ; free physical = 1810 ; free virtual = 17145
Constant propagation | Checksum: 1ea1fdc2b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 22 cells
INFO: [Opt 31-1021] In phase Constant propagation, 71 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.918 ; gain = 0.000 ; free physical = 1810 ; free virtual = 17145
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.918 ; gain = 0.000 ; free physical = 1810 ; free virtual = 17145
Phase 5 Sweep | Checksum: 22b525925

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2925.918 ; gain = 31.750 ; free physical = 1810 ; free virtual = 17145
Sweep | Checksum: 22b525925
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 71 cells
INFO: [Opt 31-1021] In phase Sweep, 982 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 22b525925

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2957.934 ; gain = 63.766 ; free physical = 1810 ; free virtual = 17145
BUFG optimization | Checksum: 22b525925
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 22b525925

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2957.934 ; gain = 63.766 ; free physical = 1810 ; free virtual = 17145
Shift Register Optimization | Checksum: 22b525925
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 22b525925

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2957.934 ; gain = 63.766 ; free physical = 1810 ; free virtual = 17145
Post Processing Netlist | Checksum: 22b525925
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2057d500a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2957.934 ; gain = 63.766 ; free physical = 1810 ; free virtual = 17145

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2957.934 ; gain = 0.000 ; free physical = 1810 ; free virtual = 17145
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2057d500a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2957.934 ; gain = 63.766 ; free physical = 1810 ; free virtual = 17146
Phase 9 Finalization | Checksum: 2057d500a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2957.934 ; gain = 63.766 ; free physical = 1810 ; free virtual = 17146
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               7  |              27  |                                             93  |
|  Constant propagation         |               0  |              22  |                                             71  |
|  Sweep                        |               0  |              71  |                                            982  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             81  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2057d500a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2957.934 ; gain = 63.766 ; free physical = 1810 ; free virtual = 17146

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 19 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 38
Ending PowerOpt Patch Enables Task | Checksum: 28edcfc94

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1640 ; free virtual = 16971
Ending Power Optimization Task | Checksum: 28edcfc94

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3254.887 ; gain = 296.953 ; free physical = 1640 ; free virtual = 16971

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 28edcfc94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1640 ; free virtual = 16971

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1640 ; free virtual = 16971
Ending Netlist Obfuscation Task | Checksum: 25eeb95b3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1640 ; free virtual = 16971
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 3254.887 ; gain = 709.684 ; free physical = 1640 ; free virtual = 16971
INFO: [Vivado 12-24828] Executing command : report_drc -file pynq_wrapper_drc_opted.rpt -pb pynq_wrapper_drc_opted.pb -rpx pynq_wrapper_drc_opted.rpx
Command: report_drc -file pynq_wrapper_drc_opted.rpt -pb pynq_wrapper_drc_opted.pb -rpx pynq_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1635 ; free virtual = 16967
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1635 ; free virtual = 16967
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1635 ; free virtual = 16967
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1635 ; free virtual = 16967
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1635 ; free virtual = 16967
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1633 ; free virtual = 16966
Write Physdb Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1631 ; free virtual = 16965
INFO: [Common 17-1381] The checkpoint '/home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1617 ; free virtual = 16952
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1de74e728

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1617 ; free virtual = 16952
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1617 ; free virtual = 16952

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 193bba2ae

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1618 ; free virtual = 16953

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1de29e513

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1609 ; free virtual = 16947

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1de29e513

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1609 ; free virtual = 16947
Phase 1 Placer Initialization | Checksum: 1de29e513

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1605 ; free virtual = 16944

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 194196ce5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1687 ; free virtual = 17026

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 22d60baa8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1679 ; free virtual = 17019

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 22d60baa8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1679 ; free virtual = 17019

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 22e048b82

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1660 ; free virtual = 16996

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 172918642

Time (s): cpu = 00:00:30 ; elapsed = 00:00:08 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1660 ; free virtual = 16995

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 400 LUTNM shape to break, 78 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 29, two critical 371, total 400, new lutff created 19
INFO: [Physopt 32-1138] End 1 Pass. Optimized 436 nets or LUTs. Breaked 400 LUTs, combined 36 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-698] Replication is not feasible on the instance u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9] as the input net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[9] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[1] as the input net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[1] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4] as the input net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[4] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7] as the input net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[7] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5] as the input net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[5] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[0] as the input net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[0] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3] as the input net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[3] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6] as the input net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[6] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2] as the input net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[2] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[8] as the input net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[8] to the instance has DONT_TOUCH
INFO: [Physopt 32-698] Replication is not feasible on the instance u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg as the input net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en to the instance has DONT_TOUCH
INFO: [Physopt 32-46] Identified 10 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[6]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[3]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[5]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net u_bd/secure_soc_i/ila_1/inst/ila_core_inst/xsdb_memory_read_inst/CURR_READ_ADDR_O[7]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 8 nets. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1660 ; free virtual = 16995
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1660 ; free virtual = 16995

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          400  |             36  |                   436  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            8  |              0  |                     8  |          11  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          408  |             36  |                   444  |          11  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 13d76f2ff

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1659 ; free virtual = 16995
Phase 2.5 Global Place Phase2 | Checksum: 173091ab6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1659 ; free virtual = 16995
Phase 2 Global Placement | Checksum: 173091ab6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1659 ; free virtual = 16995

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14d6e8255

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1660 ; free virtual = 16995

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14ec2d768

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1651 ; free virtual = 16987

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1856db8cc

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1651 ; free virtual = 16987

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 204fe0129

Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1651 ; free virtual = 16987

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 17079296a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:14 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1623 ; free virtual = 16959

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20ce20c80

Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1609 ; free virtual = 16945

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14e24d47c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1613 ; free virtual = 16949

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: a9f69e0b

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1613 ; free virtual = 16949

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1e5c10964

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1629 ; free virtual = 16965
Phase 3 Detail Placement | Checksum: 1e5c10964

Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1628 ; free virtual = 16964

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21bb0e537

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-14.673 | TNS=-73245.115 |
Phase 1 Physical Synthesis Initialization | Checksum: 1fd22c65a

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1621 ; free virtual = 16957
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 258ebc8a6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1621 ; free virtual = 16957
Phase 4.1.1.1 BUFG Insertion | Checksum: 21bb0e537

Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1621 ; free virtual = 16957

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-12.704. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 21593dffc

Time (s): cpu = 00:01:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1646 ; free virtual = 16982

Time (s): cpu = 00:01:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1646 ; free virtual = 16982
Phase 4.1 Post Commit Optimization | Checksum: 21593dffc

Time (s): cpu = 00:01:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1646 ; free virtual = 16982

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21593dffc

Time (s): cpu = 00:01:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1646 ; free virtual = 16982

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                4x4|                8x8|
|___________|___________________|___________________|
|       West|                4x4|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21593dffc

Time (s): cpu = 00:01:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1646 ; free virtual = 16982
Phase 4.3 Placer Reporting | Checksum: 21593dffc

Time (s): cpu = 00:01:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1646 ; free virtual = 16982

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1646 ; free virtual = 16982

Time (s): cpu = 00:01:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1646 ; free virtual = 16982
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e26dc092

Time (s): cpu = 00:01:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1646 ; free virtual = 16982
Ending Placer Task | Checksum: 16e915935

Time (s): cpu = 00:01:33 ; elapsed = 00:00:47 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1646 ; free virtual = 16982
118 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:36 ; elapsed = 00:00:47 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1646 ; free virtual = 16982
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file pynq_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1640 ; free virtual = 16976
INFO: [Vivado 12-24828] Executing command : report_io -file pynq_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1657 ; free virtual = 16993
INFO: [Vivado 12-24828] Executing command : report_utilization -file pynq_wrapper_utilization_placed.rpt -pb pynq_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1649 ; free virtual = 16986
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1616 ; free virtual = 16972
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1616 ; free virtual = 16972
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1616 ; free virtual = 16973
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1616 ; free virtual = 16974
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1616 ; free virtual = 16975
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1616 ; free virtual = 16975
INFO: [Common 17-1381] The checkpoint '/home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1619 ; free virtual = 16964
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.95s |  WALL: 0.59s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1619 ; free virtual = 16964

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.704 | TNS=-69703.259 |
Phase 1 Physical Synthesis Initialization | Checksum: 2514e7461

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1619 ; free virtual = 16963
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.704 | TNS=-69703.259 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2514e7461

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1619 ; free virtual = 16962

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.704 | TNS=-69703.259 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][18].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][18]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.704 | TNS=-69703.397 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][1].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][1]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.651 | TNS=-69703.521 |
INFO: [Physopt 32-702] Processed net u_ibex/u_ram/u_ram/mem_reg_1_3_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1_secure_soc_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/p_0_in__1[1]. Critical path length was reduced through logic transformation on cell u_ibex/u_top/u_ibex_core/if_stage_i/mem_reg_1_0_i_3_comp.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_req[0]_7. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.628 | TNS=-69703.208 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[18].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[18]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.628 | TNS=-69703.456 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[19].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[19]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.628 | TNS=-69703.710 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[25].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[25]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.628 | TNS=-69703.972 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[29].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[29]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.626 | TNS=-69704.394 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[12].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[12]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.621 | TNS=-69704.642 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][0].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][0]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.621 | TNS=-69704.998 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][20].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][20]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.621 | TNS=-69705.209 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][29].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][29]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.621 | TNS=-69705.275 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][8].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][8]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.620 | TNS=-69705.486 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[0].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[0]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.620 | TNS=-69705.893 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[13].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[13]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.620 | TNS=-69706.279 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[14].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[14]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.620 | TNS=-69706.824 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[4].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[4]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.619 | TNS=-69707.239 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][16].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][16]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.619 | TNS=-69707.581 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][17].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][17]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.619 | TNS=-69707.938 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][21].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][21]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.615 | TNS=-69708.200 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[10].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[10]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.615 | TNS=-69708.622 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[21].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[21]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.615 | TNS=-69709.335 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[22].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[22]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.615 | TNS=-69709.757 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[23].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[23]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-69710.477 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[1]_1[35].  Re-placed instance u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[1][35]
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[1]_1[35]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-69709.888 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[5]_5[67].  Re-placed instance u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[5][67]
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[5]_5[67]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-69709.546 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[8]_8[67].  Re-placed instance u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[8][67]
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[8]_8[67]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-69709.437 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[1]_1[67].  Re-placed instance u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[1][67]
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[1]_1[67]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-69709.356 |
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[1]_1[67]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N was not replicated.
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N.  Re-placed instance u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/axi_awready_i_1
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-69364.003 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[2]_2[67].  Re-placed instance u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[2][67]
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[2]_2[67]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-69363.872 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[7]_7[67].  Re-placed instance u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[7][67]
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[7]_7[67]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-69363.843 |
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[7]_7[67]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N was not replicated.
INFO: [Physopt 32-81] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N. Replicated 4 times.
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-69123.154 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[9]_9[65].  Re-placed instance u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[9][65]
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[9]_9[65]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-69122.616 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[4]_4[67].  Re-placed instance u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[4][67]
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[4]_4[67]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-69122.427 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[5]_5[43].  Re-placed instance u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[5][43]
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[5]_5[43]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-69122.361 |
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[5]_5[43]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_repN was not replicated.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0].  Re-placed instance u_bd/secure_soc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-68227.338 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[3]_3[25].  Re-placed instance u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[3][25]
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[3]_3[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-68227.273 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[3]_3[81].  Re-placed instance u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[3][81]
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[3]_3[81]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-68226.756 |
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[3]_3[81]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_repN_1 was not replicated.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0].  Re-placed instance u_bd/secure_soc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-67983.186 |
INFO: [Physopt 32-81] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]. Replicated 6 times.
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-67038.083 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[10]_10[92].  Re-placed instance u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[10][92]
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[10]_10[92]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-67038.061 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[9]_9[124].  Re-placed instance u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[9][124]
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[9]_9[124]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-67037.807 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[9]_9[92].  Re-placed instance u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[9][92]
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[9]_9[92]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-67037.770 |
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[9]_9[92]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1.  Re-placed instance u_bd/secure_soc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-66878.558 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2.  Re-placed instance u_bd/secure_soc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-66747.234 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2.  Re-placed instance u_bd/secure_soc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_2
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-66672.525 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[6]_6[76].  Re-placed instance u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[6][76]
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[6]_6[76]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-66671.921 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[2]_2[110].  Re-placed instance u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[2][110]
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[2]_2[110]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-66671.739 |
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[2]_2[110]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_repN_3 was not replicated.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3.  Re-placed instance u_bd/secure_soc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_3
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-66550.267 |
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[6]_6[76]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_repN_2 was not replicated.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4.  Re-placed instance u_bd/secure_soc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_4
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-66509.470 |
INFO: [Physopt 32-663] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1.  Re-placed instance u_bd/secure_soc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1
INFO: [Physopt 32-735] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.614 | TNS=-66468.259 |
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[20].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[20]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.613 | TNS=-66468.834 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[46].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[46]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[46]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.613 | TNS=-66469.096 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[15].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[15]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.613 | TNS=-66469.533 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[1].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[1]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.613 | TNS=-66470.260 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[2].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[2]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.613 | TNS=-66470.660 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[38].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[38]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[38]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.613 | TNS=-66470.930 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[40].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[40]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[40]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.613 | TNS=-66471.213 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[41].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[41]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[41]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.613 | TNS=-66471.490 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[9].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[9]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.612 | TNS=-66471.897 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[24].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[24]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.610 | TNS=-66472.181 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[16].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[16]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.610 | TNS=-66472.465 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[2].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[2]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.610 | TNS=-66472.487 |
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1_secure_soc_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/g_cnt_no_dsp.counter_q[63]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/wb_stage_i/FSM_sequential_ls_fsm_cs_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/instr_valid_id_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/id_fsm_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/perf_instr_ret_wb_o_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/load_store_unit_i/FSM_sequential_ls_fsm_cs_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_req1_inferred__1/i__carry__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.607 | TNS=-66467.124 |
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_sel_req1_inferred__1/i__carry__0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_bus/i__carry__0_i_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][18][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/S[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_in_a[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_a_ex[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.594 | TNS=-66360.502 |
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[4]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/ex_block_i/alu_i/adder_in_b00. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operator_ex[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.545 | TNS=-66268.796 |
INFO: [Physopt 32-702] Processed net u_ibex/u_ram/u_ram/mem_reg_2_0_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/if_stage_i/prefetch_addr[12].  Re-placed instance u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/mem_reg_0_0_i_37
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/if_stage_i/prefetch_addr[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.531 | TNS=-66265.580 |
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_in_a[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_a_ex[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-66213.543 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q[23].  Re-placed instance u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q_reg[23]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[5].rf_reg_q[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.519 | TNS=-66212.713 |
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[4]_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_in_a[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_a_ex[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/rf_rdata_a_ecc[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_362_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.510 | TNS=-66200.220 |
INFO: [Physopt 32-702] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_361_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/mcountinhibit_q_reg[2]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.503 | TNS=-66199.551 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/if_stage_i/prefetch_addr[13].  Re-placed instance u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/mem_reg_0_0_i_36
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/if_stage_i/prefetch_addr[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.503 | TNS=-66196.684 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[18].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][18]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.503 | TNS=-66196.917 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[25].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][25]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.503 | TNS=-66197.194 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[29].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][29]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.503 | TNS=-66197.346 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[9].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][9]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.497 | TNS=-66197.768 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[33].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[33]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[33]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.497 | TNS=-66198.052 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[36].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[36]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[36]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.497 | TNS=-66198.358 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[47].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[47]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[47]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.497 | TNS=-66198.641 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[58].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[58]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[58]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.489 | TNS=-66198.925 |
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/g_cnt_no_dsp.counter_q[63]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/rdata_q[6]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/mcountinhibit_q_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/core_clock_gate_i/clkout1_buf. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[26].rf_reg_q[7].  Re-placed instance u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[26].rf_reg_q_reg[7]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[26].rf_reg_q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.479 | TNS=-66184.948 |
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_in_a[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_a_ex[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/rf_rdata_a_ecc[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.479 | TNS=-66161.308 |
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[4]_8[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_b_ex[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.476 | TNS=-66157.176 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operator_ex[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.475 | TNS=-66155.670 |
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[4]_9[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_in_a[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_a_ex[3].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__0_i_12
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_a_ex[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.472 | TNS=-66151.486 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_362_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.463 | TNS=-66139.066 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operator_ex[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.462 | TNS=-66135.530 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/S[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.459 | TNS=-66129.178 |
INFO: [Physopt 32-702] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/rf_rdata_a_ecc[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_146_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_316_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.456 | TNS=-66082.001 |
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[4]_9[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_in_a[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_a_ex[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.455 | TNS=-66062.064 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[6].rf_reg_q[31].  Re-placed instance u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[6].rf_reg_q_reg[31]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[6].rf_reg_q[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.451 | TNS=-66061.402 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[11].rf_reg_q[31].  Re-placed instance u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[11].rf_reg_q_reg[31]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[11].rf_reg_q[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.442 | TNS=-66060.995 |
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[4]_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_in_a[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_a_ex[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.439 | TNS=-66036.228 |
INFO: [Physopt 32-663] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[31].rf_reg_q[20].  Re-placed instance u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[31].rf_reg_q_reg[20]
INFO: [Physopt 32-735] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[31].rf_reg_q[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.424 | TNS=-66035.580 |
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_b_ex[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.424 | TNS=-66035.522 |
INFO: [Physopt 32-702] Processed net u_ibex/u_bus/i__carry__0_i_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6_3[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.421 | TNS=-65979.679 |
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_66_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.420 | TNS=-65978.296 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_a_ex[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.416 | TNS=-65972.490 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net u_ibex/u_ram/u_ram/mem_reg_0_1_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/mem_reg_0_0_i_49_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/device_req[0]_7. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_145_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_314_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_a_ex[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_49_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[15].rf_reg_q[14].  Re-placed instance u_ibex/u_top/gen_regfile_ff.register_file_i/g_rf_flops[15].rf_reg_q_reg[14]
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[4]_8[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_in_a[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_rdata_nr.instr_rdata_id_o_reg[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/instr_rdata_id[13].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[13]
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/instr_rdata_id[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[5]_5[43]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1588 ; free virtual = 16934
Phase 3 Critical Path Optimization | Checksum: 149a0f1d6

Time (s): cpu = 00:01:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1588 ; free virtual = 16934

Phase 4 Critical Path Optimization
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[8].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/g_cnt_no_dsp.counter_q_reg[8]
INFO: [Physopt 32-702] Processed net u_ibex/u_ram/u_ram/mem_reg_2_0_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1_secure_soc_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_bus/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[19].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][19]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[7].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][7]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0]_14[0].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[0].g_rdata_nr.rdata_q_reg[0][0]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][19].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][19]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][24].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][24]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][2].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][2]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][5].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][5]
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg_n_0_[1][10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q[2]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q[2]_i_3_n_0. Critical path length was reduced through logic transformation on cell u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q[2]_i_3_comp.
INFO: [Physopt 32-702] Processed net u_ibex/u_ram/u_ram/mem_reg_1_3_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_bus/i__carry__0_i_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_bus/device_sel_req1_inferred__1/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][18][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[4]_7[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_in_a[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-710] Processed net u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/ADDRARDADDR[0]. Critical path length was reduced through logic transformation on cell u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/mem_reg_0_0_i_14_comp.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[4]_8[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_in_a[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_a_ex[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[0].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[1]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[1].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[2]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[2].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[3]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[31]_0[3].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_addr_nr.instr_addr_q_reg[4]
INFO: [Physopt 32-710] Processed net u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/ADDRARDADDR[10]. Critical path length was reduced through logic transformation on cell u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/mem_reg_0_0_i_4_comp.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[4]_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_in_a[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_a_ex[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/rf_rdata_a_ecc[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_169_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[4]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_in_a[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_a_ex[19].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__4_i_12
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][30][2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[4]_3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_in_a[28]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_a_ex[28].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__6_i_11
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/minstret_counter_i/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/mcountinhibit_q_reg[2]_0[0]. Critical path length was reduced through logic transformation on cell u_ibex/u_top/u_ibex_core/if_stage_i/g_cnt_no_dsp.counter_q[31]_i_1_comp.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[35].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[35]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[44].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[44]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[53].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[53]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[54].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[54]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[62].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[62]
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__6_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][22][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_in_a[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/counter_q[52].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[52]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[17].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[59]
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/Q[19].  Re-placed instance u_ibex/u_top/u_ibex_core/cs_registers_i/mcycle_counter_i/g_cnt_no_dsp.counter_q_reg[61]
INFO: [Physopt 32-710] Processed net u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/ADDRARDADDR[11]. Critical path length was reduced through logic transformation on cell u_ibex/u_top/u_ibex_core/id_stage_i/controller_i/mem_reg_0_0_i_3_comp.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_in_a[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_a_ex[27].  Re-placed instance u_ibex/u_top/u_ibex_core/if_stage_i/adder_result_ext_o_carry__6_i_12
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[5]_5[43]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_repN was not replicated.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_ram/u_ram/mem_reg_1_3_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/clk_wiz_0/inst/clk_out1_secure_soc_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_bus/i__carry__0_i_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/adder_result_ext_o_carry__3_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/alu_i/gen_intermediate_val_reg[0].imd_val_q_reg[0][18][1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/g_instr_rdata_nr.instr_rdata_id_o_reg[4]_8[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/ex_block_i/gen_multdiv_fast.multdiv_i/adder_in_a[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/u_ibex_core/if_stage_i/alu_operand_a_ex[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/rf_rdata_a_ecc[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ibex/u_top/gen_regfile_ff.register_file_i/mac_res_signed_i_170_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/key_reg_reg[5]_5[43]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/aes_axi_periph_0/inst/aes_axi_periph_slave_lite_v1_0_S00_AXI_inst/u_aes_core/key_expansion_/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_bd/secure_soc_i/proc_sys_reset_0/U0/peripheral_aresetn[0]_repN_2. Optimizations did not improve timing on the net.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1626 ; free virtual = 16967
Phase 4 Critical Path Optimization | Checksum: 1096615a0

Time (s): cpu = 00:02:12 ; elapsed = 00:00:26 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1626 ; free virtual = 16967
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1626 ; free virtual = 16967
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-12.297 | TNS=-65841.545 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.407  |       3861.715  |           10  |              0  |                   160  |           0  |           2  |  00:00:25  |
|  Total          |          0.407  |       3861.715  |           10  |              0  |                   160  |           0  |           3  |  00:00:25  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1626 ; free virtual = 16967
Ending Physical Synthesis Task | Checksum: 1a48dadba

Time (s): cpu = 00:02:12 ; elapsed = 00:00:26 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1626 ; free virtual = 16967
INFO: [Common 17-83] Releasing license: Implementation
609 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:15 ; elapsed = 00:00:27 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1626 ; free virtual = 16967
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1624 ; free virtual = 16967
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1593 ; free virtual = 16954
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1593 ; free virtual = 16954
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1593 ; free virtual = 16954
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1593 ; free virtual = 16956
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1593 ; free virtual = 16956
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1593 ; free virtual = 16956
INFO: [Common 17-1381] The checkpoint '/home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f2bb6980 ConstDB: 0 ShapeSum: 8b3c9acd RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: bc17127 | NumContArr: 86a63b3 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1997dca14

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1504 ; free virtual = 16850

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1997dca14

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1504 ; free virtual = 16850

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1997dca14

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3254.887 ; gain = 0.000 ; free physical = 1504 ; free virtual = 16850
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d6ef0e36

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3280.109 ; gain = 25.223 ; free physical = 1488 ; free virtual = 16835
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.112| TNS=-63491.877| WHS=-1.457 | THS=-1706.305|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1c9341b26

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3280.109 ; gain = 25.223 ; free physical = 1489 ; free virtual = 16836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.112| TNS=-65832.832| WHS=-2.454 | THS=-570.214|

Phase 2.4 Update Timing for Bus Skew | Checksum: 1e92f8c03

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3280.109 ; gain = 25.223 ; free physical = 1489 ; free virtual = 16836

Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 1e92f8c03

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 3296.109 ; gain = 41.223 ; free physical = 1481 ; free virtual = 16828

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000724863 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15145
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15145
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a9a806fd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3296.109 ; gain = 41.223 ; free physical = 1478 ; free virtual = 16825

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a9a806fd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:12 . Memory (MB): peak = 3296.109 ; gain = 41.223 ; free physical = 1478 ; free virtual = 16825

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 28263bb75

Time (s): cpu = 00:01:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 983 ; free virtual = 16330
Phase 4 Initial Routing | Checksum: 28263bb75

Time (s): cpu = 00:01:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 983 ; free virtual = 16330
INFO: [Route 35-580] Design has 1426 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+===================================+===================================+==================================================================================================================================+
| Launch Setup Clock                | Launch Hold Clock                 | Pin                                                                                                                              |
+===================================+===================================+==================================================================================================================================+
| clk_out1_secure_soc_clk_wiz_0_0_1 | clk_out1_secure_soc_clk_wiz_0_0_1 | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/valid_q_reg[0]/D                                |
| clk_out1_secure_soc_clk_wiz_0_0_1 | clk_out1_secure_soc_clk_wiz_0_0_1 | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][20]/CE |
| clk_out1_secure_soc_clk_wiz_0_0_1 | clk_out1_secure_soc_clk_wiz_0_0_1 | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][0]/CE  |
| clk_out1_secure_soc_clk_wiz_0_0_1 | clk_out1_secure_soc_clk_wiz_0_0_1 | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][11]/CE |
| clk_out1_secure_soc_clk_wiz_0_0_1 | clk_out1_secure_soc_clk_wiz_0_0_1 | u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[1].g_rdata_nr.rdata_q_reg[1][15]/CE |
+-----------------------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4636
 Number of Nodes with overlaps = 1199
 Number of Nodes with overlaps = 469
 Number of Nodes with overlaps = 370
 Number of Nodes with overlaps = 276
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.631| TNS=-90316.172| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2fe73d704

Time (s): cpu = 00:02:20 ; elapsed = 00:00:49 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1041 ; free virtual = 16388

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 322
 Number of Nodes with overlaps = 481
 Number of Nodes with overlaps = 665
 Number of Nodes with overlaps = 374
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.004| TNS=-88793.977| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2991c5194

Time (s): cpu = 00:02:52 ; elapsed = 00:01:03 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1028 ; free virtual = 16375

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 461
 Number of Nodes with overlaps = 1760
Phase 5.3 Global Iteration 2 | Checksum: 263e5b822

Time (s): cpu = 00:03:09 ; elapsed = 00:01:08 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1019 ; free virtual = 16366
Phase 5 Rip-up And Reroute | Checksum: 263e5b822

Time (s): cpu = 00:03:09 ; elapsed = 00:01:08 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1018 ; free virtual = 16365

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 279df1757

Time (s): cpu = 00:03:10 ; elapsed = 00:01:08 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1009 ; free virtual = 16356
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.990| TNS=-88024.592| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2c742a230

Time (s): cpu = 00:03:11 ; elapsed = 00:01:09 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1013 ; free virtual = 16359

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2c742a230

Time (s): cpu = 00:03:11 ; elapsed = 00:01:09 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1013 ; free virtual = 16359
Phase 6 Delay and Skew Optimization | Checksum: 2c742a230

Time (s): cpu = 00:03:11 ; elapsed = 00:01:09 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1013 ; free virtual = 16359

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-16.874| TNS=-87111.785| WHS=-0.015 | THS=-0.026 |

Phase 7.1 Hold Fix Iter | Checksum: 215d0c68e

Time (s): cpu = 00:03:13 ; elapsed = 00:01:09 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1013 ; free virtual = 16359

Phase 7.2 Non Free Resource Hold Fix Iter
Phase 7.2 Non Free Resource Hold Fix Iter | Checksum: 25236a623

Time (s): cpu = 00:03:13 ; elapsed = 00:01:09 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1013 ; free virtual = 16359
WARNING: [Route 35-468] The router encountered 1360 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_4_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR0
	u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_fifo_regs[2].g_rdata_nr.rdata_q_reg[2][23]/D
	u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/g_instr_rdata_nr.instr_rdata_c_id_o[7]_i_1/I1
	u_ibex/u_top/u_ibex_core/if_stage_i/gen_prefetch_buffer.prefetch_buffer_i/fifo_i/instr_valid_id_q_i_9/I3
	u_ibex/u_ram/u_ram/g_fifo_regs[2].g_rdata_nr.rdata_q[2][0]_i_1/I1
	u_ibex/u_ram/u_ram/g_fifo_regs[2].g_rdata_nr.rdata_q[2][10]_i_1/I1
	u_ibex/u_ram/u_ram/g_fifo_regs[2].g_rdata_nr.rdata_q[2][11]_i_1/I1
	u_ibex/u_ram/u_ram/g_fifo_regs[2].g_rdata_nr.rdata_q[2][12]_i_1/I1
	u_ibex/u_ram/u_ram/g_fifo_regs[2].g_rdata_nr.rdata_q[2][13]_i_1/I1
	u_ibex/u_ram/u_ram/g_fifo_regs[2].g_rdata_nr.rdata_q[2][14]_i_1/I1
	.. and 1350 more pins.

Phase 7 Post Hold Fix | Checksum: 25236a623

Time (s): cpu = 00:03:13 ; elapsed = 00:01:09 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1013 ; free virtual = 16359

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.74195 %
  Global Horizontal Routing Utilization  = 7.28144 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X33Y5 -> INT_R_X33Y5
East Dir 2x2 Area, Max Cong = 93.3824%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X34Y16 -> INT_R_X35Y17
   INT_L_X30Y14 -> INT_R_X31Y15
   INT_L_X32Y14 -> INT_R_X33Y15
   INT_L_X32Y12 -> INT_R_X33Y13
   INT_L_X30Y10 -> INT_R_X31Y11
West Dir 2x2 Area, Max Cong = 90.8088%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X42Y14 -> INT_R_X43Y15
   INT_L_X42Y10 -> INT_R_X43Y11

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.8 Sparse Ratio: 2.375
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.5 Sparse Ratio: 1.625

Phase 8 Route finalize | Checksum: 25236a623

Time (s): cpu = 00:03:13 ; elapsed = 00:01:09 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1013 ; free virtual = 16359

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 25236a623

Time (s): cpu = 00:03:13 ; elapsed = 00:01:09 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1013 ; free virtual = 16359

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2848e1a47

Time (s): cpu = 00:03:14 ; elapsed = 00:01:10 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1012 ; free virtual = 16359

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2848e1a47

Time (s): cpu = 00:03:14 ; elapsed = 00:01:10 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1012 ; free virtual = 16359

Phase 12 Post Router Timing

Phase 12.1 Update Timing
Phase 12.1 Update Timing | Checksum: 2848e1a47

Time (s): cpu = 00:03:16 ; elapsed = 00:01:10 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1017 ; free virtual = 16363
INFO: [Route 35-57] Estimated Timing Summary | WNS=-16.874| TNS=-87112.209| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 2848e1a47

Time (s): cpu = 00:03:16 ; elapsed = 00:01:10 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1017 ; free virtual = 16363
Total Elapsed time in route_design: 69.76 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1b1430975

Time (s): cpu = 00:03:16 ; elapsed = 00:01:10 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1017 ; free virtual = 16363
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1b1430975

Time (s): cpu = 00:03:16 ; elapsed = 00:01:10 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1016 ; free virtual = 16363

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
626 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:17 ; elapsed = 00:01:10 . Memory (MB): peak = 3734.109 ; gain = 479.223 ; free physical = 1016 ; free virtual = 16362
INFO: [Vivado 12-24828] Executing command : report_drc -file pynq_wrapper_drc_routed.rpt -pb pynq_wrapper_drc_routed.pb -rpx pynq_wrapper_drc_routed.rpx
Command: report_drc -file pynq_wrapper_drc_routed.rpt -pb pynq_wrapper_drc_routed.pb -rpx pynq_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file pynq_wrapper_methodology_drc_routed.rpt -pb pynq_wrapper_methodology_drc_routed.pb -rpx pynq_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file pynq_wrapper_methodology_drc_routed.rpt -pb pynq_wrapper_methodology_drc_routed.pb -rpx pynq_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file pynq_wrapper_timing_summary_routed.rpt -pb pynq_wrapper_timing_summary_routed.pb -rpx pynq_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file pynq_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file pynq_wrapper_route_status.rpt -pb pynq_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file pynq_wrapper_bus_skew_routed.rpt -pb pynq_wrapper_bus_skew_routed.pb -rpx pynq_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file pynq_wrapper_power_routed.rpt -pb pynq_wrapper_power_summary_routed.pb -rpx pynq_wrapper_power_routed.rpx
Command: report_power -file pynq_wrapper_power_routed.rpt -pb pynq_wrapper_power_summary_routed.pb -rpx pynq_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
646 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file pynq_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:39 ; elapsed = 00:00:09 . Memory (MB): peak = 3790.137 ; gain = 56.027 ; free physical = 978 ; free virtual = 16339
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3790.137 ; gain = 0.000 ; free physical = 978 ; free virtual = 16341
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3790.137 ; gain = 0.000 ; free physical = 972 ; free virtual = 16353
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3790.137 ; gain = 0.000 ; free physical = 972 ; free virtual = 16353
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3790.137 ; gain = 0.000 ; free physical = 972 ; free virtual = 16355
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3790.137 ; gain = 0.000 ; free physical = 972 ; free virtual = 16357
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3790.137 ; gain = 0.000 ; free physical = 972 ; free virtual = 16358
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3790.137 ; gain = 0.000 ; free physical = 972 ; free virtual = 16358
INFO: [Common 17-1381] The checkpoint '/home/llia622/ibex_hello_world/ibex_hello_world.runs/impl_1/pynq_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Feb 13 16:31:18 2026...
