/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [14:0] _04_;
  wire [2:0] _05_;
  reg [4:0] _06_;
  wire [2:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_37z;
  wire [6:0] celloutsig_0_3z;
  wire [20:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire [7:0] celloutsig_0_80z;
  wire [3:0] celloutsig_0_81z;
  wire celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [20:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[52] & in_data[27]);
  assign celloutsig_0_54z = ~(celloutsig_0_37z[1] & celloutsig_0_19z);
  assign celloutsig_0_57z = ~(celloutsig_0_54z & celloutsig_0_23z);
  assign celloutsig_0_71z = ~(celloutsig_0_24z & celloutsig_0_12z);
  assign celloutsig_1_19z = ~(_00_ & celloutsig_1_10z[13]);
  assign celloutsig_0_6z = ~(in_data[24] | celloutsig_0_3z[2]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_2z = ~(celloutsig_1_1z | celloutsig_1_0z);
  assign celloutsig_0_24z = ~(celloutsig_0_22z | celloutsig_0_12z);
  assign celloutsig_1_0z = ~in_data[139];
  assign celloutsig_0_20z = ~celloutsig_0_6z;
  assign celloutsig_0_61z = ~(celloutsig_0_28z ^ _02_);
  assign celloutsig_1_18z = ~(_03_ ^ celloutsig_1_13z);
  assign celloutsig_0_33z = ~(celloutsig_0_10z ^ celloutsig_0_19z);
  reg [14:0] _22_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _22_ <= 15'h0000;
    else _22_ <= { in_data[160:148], celloutsig_1_0z, celloutsig_1_1z };
  assign { _04_[14:11], _00_, _04_[9:0] } = _22_;
  reg [2:0] _23_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _23_ <= 3'h0;
    else _23_ <= celloutsig_1_3z[4:2];
  assign { _03_, _05_[1:0] } = _23_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _06_ <= 5'h00;
    else _06_ <= in_data[19:15];
  reg [2:0] _25_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _25_ <= 3'h0;
    else _25_ <= { celloutsig_0_25z[1], celloutsig_0_25z[7], celloutsig_0_22z };
  assign { _07_[2], _01_, _02_ } = _25_;
  assign celloutsig_0_5z = { celloutsig_0_4z[18:16], celloutsig_0_28z, celloutsig_0_3z } && in_data[38:28];
  assign celloutsig_1_7z = { celloutsig_1_3z[6:1], celloutsig_1_0z, celloutsig_1_1z } && celloutsig_1_3z[8:1];
  assign celloutsig_0_17z = in_data[35:32] && celloutsig_0_3z[6:3];
  assign celloutsig_0_8z = ! { celloutsig_0_4z[17:16], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_2z = ! in_data[71:65];
  assign celloutsig_1_5z = celloutsig_1_3z[7] & ~(celloutsig_1_3z[1]);
  assign celloutsig_0_10z = celloutsig_0_5z & ~(celloutsig_0_0z);
  assign celloutsig_0_12z = in_data[80] & ~(celloutsig_0_5z);
  assign celloutsig_0_19z = celloutsig_0_18z[12] & ~(_06_[2]);
  assign celloutsig_0_22z = celloutsig_0_0z & ~(celloutsig_0_9z[6]);
  assign celloutsig_0_3z = { in_data[30:25], celloutsig_0_2z } % { 1'h1, celloutsig_0_1z[1], celloutsig_0_0z, celloutsig_0_1z[2:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_81z = { celloutsig_0_28z, celloutsig_0_4z[14], celloutsig_0_4z[20], celloutsig_0_57z } % { 1'h1, celloutsig_0_61z, celloutsig_0_33z, celloutsig_0_71z };
  assign celloutsig_1_10z = { in_data[185:167], celloutsig_1_8z, in_data[139] } % { 1'h1, in_data[164:145] };
  assign celloutsig_0_13z = in_data[4:0] % { 1'h1, celloutsig_0_3z[3], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_3z = celloutsig_1_2z ? { in_data[145:138], celloutsig_1_1z, 1'h1 } : in_data[143:134];
  assign celloutsig_0_9z = celloutsig_0_3z[2] ? { celloutsig_0_4z[14], celloutsig_0_4z[20:18], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z[6:3], 1'h1, celloutsig_0_3z[1:0] } : { celloutsig_0_3z[4:3], 1'h0, celloutsig_0_3z[1:0], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_1z[2:1] = in_data[0] ? { celloutsig_0_0z, celloutsig_0_0z } : in_data[93:92];
  assign celloutsig_0_80z = ~ celloutsig_0_18z[12:5];
  assign celloutsig_1_8z = ~^ { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, in_data[139], celloutsig_1_5z };
  assign celloutsig_1_13z = ~^ { in_data[166:134], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_12z, _03_, _05_[1:0], celloutsig_1_0z };
  assign celloutsig_0_23z = ~^ in_data[79:77];
  assign celloutsig_0_37z = celloutsig_0_3z[6:3] << { celloutsig_0_13z[3:1], celloutsig_0_20z };
  assign celloutsig_1_12z = { _04_[12:11], _00_, _04_[9:0] } << { _04_[13:11], _00_, _04_[9:1] };
  assign celloutsig_0_18z = { celloutsig_0_4z[16], celloutsig_0_28z, celloutsig_0_4z[14], celloutsig_0_4z[20:17], _06_, celloutsig_0_17z, celloutsig_0_17z } << { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_3z, _06_ };
  assign { celloutsig_0_4z[20:16], celloutsig_0_28z, celloutsig_0_4z[14] } = ~ celloutsig_0_3z;
  assign { celloutsig_0_25z[3:1], celloutsig_0_25z[7:4] } = ~ { celloutsig_0_4z[20:16], celloutsig_0_28z, celloutsig_0_4z[14] };
  assign _04_[10] = _00_;
  assign _05_[2] = _03_;
  assign _07_[1:0] = { _01_, _02_ };
  assign celloutsig_0_1z[0] = celloutsig_0_0z;
  assign celloutsig_0_25z[0] = celloutsig_0_25z[7];
  assign { celloutsig_0_4z[15], celloutsig_0_4z[13:0] } = { celloutsig_0_28z, celloutsig_0_4z[20:16], celloutsig_0_28z, celloutsig_0_4z[14], celloutsig_0_4z[20:16], celloutsig_0_28z, celloutsig_0_4z[14] };
  assign { out_data[128], out_data[96], out_data[39:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_80z, celloutsig_0_81z };
endmodule
