##################################################
##
## Configuration file for FMake
##   Generated by FICE(FMake) ver 3.0.0-beta10-trunk [ master - Commit Hash : 918e324 ]
##   time : 2012-12-03 11:38:09 +0900
##
##################################################

# < Executed Command Line >
# --startup ./test.list --top_module R5F10PMFJ --product FMakeTest --dev_ver df0.1 --ice_ver --add_modify_inst cspf,cspf.mc200,pericore,pericore.mp200,pericore.portiotop,pericore.portiotop.port*_iobuf --verbose


#
# !!NOTICE!!
#  Please modify following information to suit your product environment.
#

# Product Base
ProductBase: /design01/iecube_rl78/Products
# Device Name
DeviceName: FMakeTest
# Device Version
DeviceVer: df0.1
# Id Version
IdVer: 

# Circuit Information
TopModule: R5F10PMFJ

# Verilog List File
VERILOG_LIST: /home/m0001/rl0003/product/div-micom-ice/data/proj/RL78/Common/FICE/trunk/test/FMake/test.list
# Verilog List Old File ( only need check-mode )
VERILOG_LIST_OLD: 

# Pin SDC
PIN_SDC: 

# Add Modify Instance List
ADD_MODIFY_INST: cspf,cspf.mc200,pericore,pericore.mp200,pericore.portiotop,pericore.portiotop.port*_iobuf

# Verilog Define ( affect on Add/Replace Macro )
VERILOG_DEFINE: /home/m0001/rl0003/product/div-micom-ice/data/proj/RL78/Common/FICE/trunk/test/FMake/test_v2xml_define.v

# Environment Setting (Initial Setting)


# MACRO_CONTROL
SET MC=/design01/iecube_rl78/Common/FMakeFiles/Control/tags/1.2.0
# FPGA_BASE
SET FB=/design01/iecube_rl78/Products/BASE/tags/0.9.0
# REPLACE_MACRO_PATH
SET RE=/design01/iecube_rl78/Common/ReplaceMacro/tags/1.4.0
# PORT_BUFFER_PATH
SET PB=/design01/iecube_rl78/Common/PortBuffer/tags/1.3.2
# REMOVE_MACRO_PATH
SET RM=/design01/iecube_rl78/Common/RemoveMacro/tags/1.0.0
# INSPECT_ENV_PATH
SET IT=/design01/iecube_rl78/Common/InspectEnv/hdl/tags/1.1.0
# FMAKE_WRAPPER_PATH
SET FW=/design01/iecube_rl78/Common/FMakeWrapper/tags/1.1.0
# FMAKE_HDL_PATH
SET FH=/design01/iecube_rl78/Common/FMakeFiles/HDL/tags/1.0.0
# FMAKE_CONNECT_PATH
SET FC=/design01/iecube_rl78/Common/FMakeFiles/Connect/tags/1.1.0

# Local Setting File Path
SET PP=${ProductBase}/${DeviceName}/${DeviceVer}/${IdVer}/04_Config/local


#
# <<< INF Inf Description Format >>>
# - KeepKeep : N0-Need add Information
#
# - KeepChange
# INS: <Instance Name> <Module Name> KeepChange
#   INST_CON: <INST_CON File Path>
# END_INS:
#
# - Replace
# INS: <Instance Name> <Module Name> Replace
#   MODULE_NAME: <Replace Module Name>
#   VERILOG_FILE: <Replace Verilog-DHL Path>
#   INST_CON: <INST_CON File Path>
# END_INS:
#
# - Add
# INS: <Instance Name> <Module Name> Add
#   VERILOG_FILE: <Add Verilog-DHL Path>
#   INST_CON: <INST_CON File Path>
# END_INS:
#
# - Remove
# INS: <Instance Name> <Module Name> Remove
# END_INS:
#

# --------------------------------------------
# Circuit Information
# --------------------------------------------

# [ AUTO Add ]
INS:	ice	ICE_TOP_wrapper	TYPE	Add
  VERILOG_FILE: ${FW}/ice_top_SS3rd_wrapper.v
  INST_CON: ${FC}/Common/ice_top_SS3rd_wrapper_common.con
  ADD_INST_CON: ${PP}/ice_top_SS3rd_wrapper_local_TMP.con
END_INS:

# [ AUTO Add ]
INS:	inspect	ITRL78QBV1	TYPE	Add
  VERILOG_FILE: ${IT}/itrl78qbv1.v
  INST_CON: ${FC}/Common/itrl78qbv1_common.con
  ADD_INST_CON: ${PP}/itrl78qbv1_local_TMP.con
END_INS:

# [ AUTO Add ]
INS:	svmodif	SVMODIF	TYPE	Add
  VERILOG_FILE: ${RE}/svmodif.v
  INST_CON: ${FC}/Common/svmodif_common.con
END_INS:

# [ AUTO Add ]
INS:	ierl78puctl7v1	IERL78PUCTL7V1	TYPE	Add
  VERILOG_FILE: ${RE}/ierl78puctl7v1.v
  INST_CON: ${PP}/${DeviceName}_PUCTL_TMP.con
END_INS:

# [ AUTO Add ]
INS:	ierl78clk240basev1	IERL78CLK240BASEV1	TYPE	Add
  VERILOG_FILE: ${RE}/ierl78clk240basev1.v
  INST_CON: ${FC}/Common/ierl78clk240basev1_common.con
END_INS:

# [ AUTO Add ]
INS:	ieICEControl	ieICEControl_FMakeTest	TYPE	Add
  VERILOG_FILE: ${PP}/ieICEControl_${DeviceName}_TMP.v
  INST_CON: ${PP}/ieICEControl_${DeviceName}_TMP.con
END_INS:

# [ AUTO Add ]
INS:	iePortControl	iePortControl_FMakeTest	TYPE	Add
  VERILOG_FILE: ${PP}/iePortControl_${DeviceName}_TMP.v
  INST_CON: ${PP}/iePortControl_${DeviceName}_TMP.con
END_INS:

# [ AUTO Add ]
INS:	${DeviceName}_FixedPin	${DeviceName}_FixedPin	TYPE	Add
  VERILOG_FILE: ${PP}/${DeviceName}_FixedPin.v
  INST_CON: ${PP}/${DeviceName}_FixedPin.con
END_INS:

# [ Add for QAHADA21HN0V1 CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	admux	ieadmux_${DeviceName}	TYPE	Add
  VERILOG_FILE: ${PP}/ieadmux_${DeviceName}.v
  INST_CON: ${PP}/ieadmux_${DeviceName}_TMP.con
END_INS:


# ---------- Device Instance Infomation ---------- #

# [ NOT Matched MacroControl ]
INS:	capbuf	crl78hcapcore_f14m	TYPE	KeepKeep	END_INS:

# [ NOT Matched MacroControl ]
INS:	capckgate	crl78hcapckgate	TYPE	KeepKeep	END_INS:

#INS:	cspf	crl78fcspf00_f14m	TYPE	KeepKeep	END_INS:	# Comment Out ( add_modify_inst )

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.dmydly300n	QAHNFI4BN300NV1	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.dmydly50n	dly50_cell_pf	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.flash_capa_0	QNSC3NCPDC0V1	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.flash_capa_1	QNSC3NCPDC0V1	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.flash_capa_10	QNSC3NCPDC0V1	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.flash_capa_11	QNSC3NCPDC0V1	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.flash_capa_12	QNSC3NCPDC0V1	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.flash_capa_13	QNSC3NCPDC0V1	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.flash_capa_14	QNSC3NCPDC0V1	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.flash_capa_2	QNSC3NCPDC0V1	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.flash_capa_3	QNSC3NCPDC0V1	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.flash_capa_4	QNSC3NCPDC0V1	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.flash_capa_5	QNSC3NCPDC0V1	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.flash_capa_6	QNSC3NCPDC0V1	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.flash_capa_7	QNSC3NCPDC0V1	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.flash_capa_8	QNSC3NCPDC0V1	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.flash_capa_9	QNSC3NCPDC0V1	TYPE	KeepKeep	END_INS:

# [ Remove CANDIDATE ] Not matched md5sum nor Module Name( Matched Instance Name Only )
INS:	cspf.flash_code_0	QNSA3N128K0V2_test	TYPE	Replace
  MODULE_NAME: QNSA3N128K0V2_test
  VERILOG_FILE: ${RM}/QNSA3N256K0V2_ICE.v
END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum nor Module Name( Matched Instance Name Only )
INS:	cspf.flash_cp	QNSC3NCP1V2	TYPE	KeepKeep	END_INS:

# [ Remove CANDIDATE ] Not matched md5sum nor Module Name( Matched Instance Name Only )
INS:	cspf.flash_data	QNSB3N004K0V2	TYPE	Replace
  MODULE_NAME: QNSB3N004K0V2
  VERILOG_FILE: ${RM}/QNSB3N008K0V2_ICE.v
END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.flash_reg	QNSC3NREG1V2	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.flashclk_dly	bufclk_cell_pf	TYPE	KeepKeep	END_INS:

# [ Replace CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.h_rosc	QAHIOS0BN32MV2	TYPE	Replace
  MODULE_NAME: QAHIOS0BN32MV2_ICE
  VERILOG_FILE : ${RE}/QAHIOS0BN32MV2_ICE.v
  INST_CON: ${FC}/Common/QAHIOS0BN32MV2_ICE_common.con
END_INS:

# [ Replace CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.l_rosc	QAHIOS1BN15KV1	TYPE	Replace
  MODULE_NAME: QAHIOS1BN15KV1_ICE
  VERILOG_FILE : ${RE}/QAHIOS1BN15KV1_ICE.v
  INST_CON: ${FC}/Common/QAHIOS1BN15KV1_ICE_common.con
END_INS:

#INS:	cspf.mc200	crl78gmc200_f14m	TYPE	KeepKeep	END_INS:	# Comment Out ( add_modify_inst )

# [ NOT Matched MacroControl ]
INS:	cspf.monitor_sig_gating_1	andclk_cell_pf	TYPE	KeepKeep	END_INS:

# [ NOT Matched MacroControl ]
INS:	cspf.monitor_sig_gating_2	andclk_cell_pf	TYPE	KeepKeep	END_INS:

# [ NOT Matched MacroControl ]
INS:	cspf.monitor_sig_gating_3	andclk_cell_pf	TYPE	KeepKeep	END_INS:

# [ Replace CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.nf	KX4_NF	TYPE	Replace
  MODULE_NAME: KX4_NF_ICE
  VERILOG_FILE : ${RE}/KX4_NF_ICE.v
END_INS:

# [ Replace CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.oscmain	QAHMOS0HNV1	TYPE	Replace
  MODULE_NAME: QAHMOS0HNV1_ICE
  VERILOG_FILE : ${RE}/QAHMOS0HNV1_ICE.v
  INST_CON: ${FC}/Common/QAHMOS0HNV1_ICE_common.con
  ADD_INST_CON: ${PP}/QAHMOS0HNV1_ICE_local_TMP.con
END_INS:

# [ Replace CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.oscsub	QAHSOS1HNV1	TYPE	Replace
  MODULE_NAME: QAHSOS1HNV1_ICE
  VERILOG_FILE : ${RE}/QAHSOS1HNV1_ICE.v
  INST_CON: ${FC}/Common/QAHSOS1HNV1_ICE_common.con
  ADD_INST_CON: ${PP}/QAHSOS1HNV1_ICE_local_TMP.con
END_INS:

# [ Replace CANDIDATE ] Not matched md5sum nor Module Name( Matched Instance Name Only )
INS:	cspf.pgcsc	crl78hpgcsc_f14mid	TYPE	Replace
  MODULE_NAME: crl78hpgcsc_en2_dummy
  VERILOG_FILE : NONE
END_INS:

# [ Remove CANDIDATE ] Not matched md5sum nor Module Name( Matched Instance Name Only )
INS:	cspf.power	QIVG0005ZBL	TYPE	Replace
  MODULE_NAME: QIVG0005ZBL
  VERILOG_FILE: ${RM}/QIVG0005_ICE.v
END_INS:

# [ Replace CANDIDATE ] Not matched md5sum nor Module Name( Matched Instance Name Only )
INS:	cspf.pwresetb	D78F2048QID03005	TYPE	Replace
  MODULE_NAME: QID0J005_ICE
  VERILOG_FILE : ${RE}/QID0J005_ICE.v
  INST_CON: ${FC}/Common/QID0J005_ICE_common.con
END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.ramclk_dly_0	bufclk_cell_pf	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.ramclk_dly_1	bufclk_cell_pf	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.ramclk_dly_2	bufclk_cell_pf	TYPE	KeepKeep	END_INS:

# [ KeepKeep CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.ramclk_dly_3	bufclk_cell_pf	TYPE	KeepKeep	END_INS:

# [ Remove CANDIDATE ] Not matched md5sum nor Module Name( Matched Instance Name Only )
INS:	cspf.regd	umf30QAHMIX3DRV	TYPE	Replace
  MODULE_NAME: umf30QAHMIX3DRV
  VERILOG_FILE: ${RM}/umf30QAHMIX0DRV_ICE.v
END_INS:

# [ Replace CANDIDATE ] Not matched md5sum nor Module Name( Matched Instance Name Only )
INS:	cspf.regm	umf30QAHMIX3MAIN	TYPE	Replace
  MODULE_NAME: umf30QAHMIX0MAIN_ICE
  VERILOG_FILE : ${RE}/umf30QAHMIX0MAIN_ICE.v
  INST_CON: ${FC}/Common/umf30QAHMIX0MAIN_ICE_common.con
END_INS:

# [ Remove CANDIDATE ] Not matched md5sum nor Module Name( Matched Instance Name Only )
INS:	cspf.sram_0	OWSRAM152W2048B13C4	TYPE	Replace
  MODULE_NAME: OWSRAM152W2048B13C4
  VERILOG_FILE: ${RM}/OWSRAM130W2048B18C4B9_ICE.v
END_INS:

# [ Remove CANDIDATE ] Not matched md5sum nor Module Name( Matched Instance Name Only )
INS:	cspf.sram_1	OWSRAM152W2048B13C4	TYPE	Replace
  MODULE_NAME: OWSRAM152W2048B13C4
  VERILOG_FILE: ${RM}/OWSRAM130W2048B18C4B9_ICE.v
END_INS:

# [ Remove CANDIDATE ] Not matched md5sum nor Module Name( Matched Instance Name Only )
INS:	cspf.sram_2	OWSRAM152W2048B13C4	TYPE	Replace
  MODULE_NAME: OWSRAM152W2048B13C4
  VERILOG_FILE: ${RM}/OWSRAM130W2048B18C4B9_ICE.v
END_INS:

# [ Remove CANDIDATE ] Not matched md5sum nor Module Name( Matched Instance Name Only )
INS:	cspf.sram_3	OWSRAM152W2048B13C4	TYPE	Replace
  MODULE_NAME: OWSRAM152W2048B13C4
  VERILOG_FILE: ${RM}/OWSRAM130W2048B18C4B9_ICE.v
END_INS:

# [ Remove CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	cspf.vppts1_res	QAHRES0CV1	TYPE	Replace
  MODULE_NAME: QAHRES0CV1
  VERILOG_FILE: ${RM}/QAHRES0CV1_ICE.v
END_INS:

#INS:	pericore	crl78fpericore_f14m	TYPE	KeepKeep	END_INS:	# Comment Out ( add_modify_inst )

# [ Remove CANDIDATE ] Not matched md5sum nor Module Name( Matched Instance Name Only )
INS:	pericore.adcorner	QICTRAHAH5	TYPE	Replace
  MODULE_NAME: QICTRAHAH5
  VERILOG_FILE: ${RM}/QICTRBG5ADIO_ICE.v
END_INS:

# [ Replace CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	pericore.adhard	QAHADA21HN0V1	TYPE	Replace
  MODULE_NAME: QAHADA21HN0V1_ICE
  VERILOG_FILE : ${RE}/QAHADA21HN0V1_ICE.v
  INST_CON: ${FC}/Common/QAHADA21HN0V1_ICE_common.con
END_INS:

# [ NOT Matched MacroControl ]
INS:	pericore.adsw24	QAHAD21SW24V1	TYPE	KeepKeep	END_INS:

# [ NOT Matched MacroControl ]
INS:	pericore.adsw25	QAHAD21SW25V1	TYPE	KeepKeep	END_INS:

# [ NOT Matched MacroControl ]
INS:	pericore.adsw26	QAHAD21SW26V1	TYPE	KeepKeep	END_INS:

# [ NOT Matched MacroControl ]
INS:	pericore.adsw27	QAHAD21SW27V1	TYPE	KeepKeep	END_INS:

# [ Remove CANDIDATE ] Not matched md5sum ( Matched Instance Name and Module Name )
INS:	pericore.adswcap	QAHAD21SWL1V1	TYPE	Replace
  MODULE_NAME: QAHAD21SWL1V1
  VERILOG_FILE: ${RM}/QAHAD21SWL1V1_ICE.v
END_INS:

# [ NOT Matched MacroControl ]
INS:	pericore.canramwrap	crl78hcanram_wrap1	TYPE	KeepKeep	END_INS:

# [ NOT Matched MacroControl ]
INS:	pericore.hcmp	umf30QAHCMP2	TYPE	KeepKeep	END_INS:

# [ NOT Matched MacroControl ]
INS:	pericore.hmdac_0	umf30hdac023	TYPE	KeepKeep	END_INS:

#INS:	pericore.mp200	crl78gmp200_f14m	TYPE	KeepKeep	END_INS:	# Comment Out ( add_modify_inst )

#INS:	pericore.portiotop	crl78hportiotop_f14m	TYPE	KeepKeep	END_INS:	# Comment Out ( add_modify_inst )


################################
# END OF CONF FILE
################################

