

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Mon Oct 16 13:38:07 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  3196574540|  3196574540|  31.966 sec|  31.966 sec|  3196574540|  3196574540|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------------+------------+------------+-----------+-----------+--------+----------+
        |                        |     Latency (cycles)    |  Iteration |  Initiation Interval  |  Trip  |          |
        |        Loop Name       |     min    |     max    |   Latency  |  achieved |   target  |  Count | Pipelined|
        +------------------------+------------+------------+------------+-----------+-----------+--------+----------+
        |- TILE_J                |  3154925706|  3154925706|  1051641902|          -|          -|       3|        no|
        | + TILE_I               |  1051641900|  1051641900|   350547300|          -|          -|       3|        no|
        |  ++ TILE_I.1           |      924800|      924800|           2|          -|          -|  462400|        no|
        |  ++ TILE_I.2           |        8649|        8649|           1|          -|          -|    8649|        no|
        |  ++ IN_BUFFER_BY       |       17484|       17484|         188|          -|          -|      93|        no|
        |   +++ IN_BUFFER_BX     |         186|         186|           2|          -|          -|      93|        no|
        |  ++ NOUT               |   347273352|   347273352|    43409169|          -|          -|       8|        no|
        |   +++ TY               |     5426145|     5426145|       63837|          -|          -|      85|        no|
        |    ++++ TX             |       63835|       63835|         751|          -|          -|      85|        no|
        |     +++++ KY           |         747|         747|          83|          -|          -|       9|        no|
        |      ++++++ KX         |          81|          81|           9|          -|          -|       9|        no|
        |   +++ TY               |     5426145|     5426145|       63837|          -|          -|      85|        no|
        |    ++++ TX             |       63835|       63835|         751|          -|          -|      85|        no|
        |     +++++ KY           |         747|         747|          83|          -|          -|       9|        no|
        |      ++++++ KX         |          81|          81|           9|          -|          -|       9|        no|
        |   +++ TY               |     5426145|     5426145|       63837|          -|          -|      85|        no|
        |    ++++ TX             |       63835|       63835|         751|          -|          -|      85|        no|
        |     +++++ KY           |         747|         747|          83|          -|          -|       9|        no|
        |      ++++++ KX         |          81|          81|           9|          -|          -|       9|        no|
        |   +++ TY               |     5426145|     5426145|       63837|          -|          -|      85|        no|
        |    ++++ TX             |       63835|       63835|         751|          -|          -|      85|        no|
        |     +++++ KY           |         747|         747|          83|          -|          -|       9|        no|
        |      ++++++ KX         |          81|          81|           9|          -|          -|       9|        no|
        |   +++ TY               |     5426145|     5426145|       63837|          -|          -|      85|        no|
        |    ++++ TX             |       63835|       63835|         751|          -|          -|      85|        no|
        |     +++++ KY           |         747|         747|          83|          -|          -|       9|        no|
        |      ++++++ KX         |          81|          81|           9|          -|          -|       9|        no|
        |   +++ TY               |     5426145|     5426145|       63837|          -|          -|      85|        no|
        |    ++++ TX             |       63835|       63835|         751|          -|          -|      85|        no|
        |     +++++ KY           |         747|         747|          83|          -|          -|       9|        no|
        |      ++++++ KX         |          81|          81|           9|          -|          -|       9|        no|
        |   +++ TY               |     5426145|     5426145|       63837|          -|          -|      85|        no|
        |    ++++ TX             |       63835|       63835|         751|          -|          -|      85|        no|
        |     +++++ KY           |         747|         747|          83|          -|          -|       9|        no|
        |      ++++++ KX         |          81|          81|           9|          -|          -|       9|        no|
        |   +++ TY               |     5426145|     5426145|       63837|          -|          -|      85|        no|
        |    ++++ TX             |       63835|       63835|         751|          -|          -|      85|        no|
        |     +++++ KY           |         747|         747|          83|          -|          -|       9|        no|
        |      ++++++ KX         |          81|          81|           9|          -|          -|       9|        no|
        |  ++ OUT_BUFFER_NOUT    |     1398208|     1398208|       21847|          -|          -|      64|        no|
        |   +++ OUT_BUFFER_TY    |       21845|       21845|         257|          -|          -|      85|        no|
        |    ++++ OUT_BUFFER_TX  |         255|         255|           3|          -|          -|      85|        no|
        |  ++ TILE_I.6           |      924800|      924800|           2|          -|          -|  462400|        no|
        |- RELU_N                |    41648832|    41648832|      650763|          -|          -|      64|        no|
        | + RELU_Y               |      650760|      650760|        2552|          -|          -|     255|        no|
        |  ++ RELU_X             |        2550|        2550|          10|          -|          -|     255|        no|
        +------------------------+------------+------------+------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 142
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 130 
3 --> 4 2 
4 --> 5 6 
5 --> 4 
6 --> 6 7 
7 --> 8 10 
8 --> 9 7 
9 --> 8 
10 --> 11 123 
11 --> 12 25 
12 --> 13 11 
13 --> 14 
14 --> 15 24 
15 --> 16 14 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 15 
24 --> 12 
25 --> 26 39 
26 --> 27 25 
27 --> 28 
28 --> 29 38 
29 --> 30 28 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 29 
38 --> 26 
39 --> 40 53 
40 --> 41 39 
41 --> 42 
42 --> 43 52 
43 --> 44 42 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 43 
52 --> 40 
53 --> 54 67 
54 --> 55 53 
55 --> 56 
56 --> 57 66 
57 --> 58 56 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 57 
66 --> 54 
67 --> 68 81 
68 --> 69 67 
69 --> 70 
70 --> 71 80 
71 --> 72 70 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 71 
80 --> 68 
81 --> 82 95 
82 --> 83 81 
83 --> 84 
84 --> 85 94 
85 --> 86 84 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 85 
94 --> 82 
95 --> 96 109 
96 --> 97 95 
97 --> 98 
98 --> 99 108 
99 --> 100 98 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 99 
108 --> 96 
109 --> 110 10 
110 --> 111 109 
111 --> 112 
112 --> 113 122 
113 --> 114 112 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 113 
122 --> 110 
123 --> 124 128 
124 --> 125 123 
125 --> 126 124 
126 --> 127 
127 --> 125 
128 --> 129 3 
129 --> 128 
130 --> 131 
131 --> 132 
132 --> 133 130 
133 --> 134 132 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 133 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%phi_mul46 = alloca i32 1"   --->   Operation 143 'alloca' 'phi_mul46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 144 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty_23, i32 0, i32 0, void @empty_24, i32 4294967295, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%input_fm_buffer_1 = alloca i64 1" [src/conv1.cpp:38]   --->   Operation 148 'alloca' 'input_fm_buffer_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%output_fm_buffer = alloca i64 1" [src/conv1.cpp:40]   --->   Operation 149 'alloca' 'output_fm_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%output_fm_buffer_1 = alloca i64 1" [src/conv1.cpp:40]   --->   Operation 150 'alloca' 'output_fm_buffer_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%output_fm_buffer_2 = alloca i64 1" [src/conv1.cpp:40]   --->   Operation 151 'alloca' 'output_fm_buffer_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%output_fm_buffer_3 = alloca i64 1" [src/conv1.cpp:40]   --->   Operation 152 'alloca' 'output_fm_buffer_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%output_fm_buffer_4 = alloca i64 1" [src/conv1.cpp:40]   --->   Operation 153 'alloca' 'output_fm_buffer_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%output_fm_buffer_5 = alloca i64 1" [src/conv1.cpp:40]   --->   Operation 154 'alloca' 'output_fm_buffer_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%output_fm_buffer_6 = alloca i64 1" [src/conv1.cpp:40]   --->   Operation 155 'alloca' 'output_fm_buffer_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%output_fm_buffer_7 = alloca i64 1" [src/conv1.cpp:40]   --->   Operation 156 'alloca' 'output_fm_buffer_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_1 : Operation 157 [1/1] (0.42ns)   --->   "%store_ln31 = store i2 0, i2 %tj" [src/conv1.cpp:31]   --->   Operation 157 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 158 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 0, i8 %phi_mul46" [src/conv1.cpp:31]   --->   Operation 158 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_I" [src/conv1.cpp:31]   --->   Operation 159 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.97>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%phi_mul46_load = load i8 %phi_mul46"   --->   Operation 160 'load' 'phi_mul46_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%tj_3 = load i2 %tj" [src/conv1.cpp:31]   --->   Operation 161 'load' 'tj_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i8 %phi_mul46_load" [src/conv1.cpp:31]   --->   Operation 162 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.76ns)   --->   "%add_ln31_2 = add i8 %phi_mul46_load, i8 85" [src/conv1.cpp:31]   --->   Operation 163 'add' 'add_ln31_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.54ns)   --->   "%icmp_ln31 = icmp_eq  i2 %tj_3, i2 3" [src/conv1.cpp:31]   --->   Operation 164 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.54ns)   --->   "%add_ln31 = add i2 %tj_3, i2 1" [src/conv1.cpp:31]   --->   Operation 165 'add' 'add_ln31' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %TILE_I.split, void %RELU_Y.preheader" [src/conv1.cpp:31]   --->   Operation 166 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv1.cpp:31]   --->   Operation 167 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv1.cpp:31]   --->   Operation 168 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.76ns)   --->   "%empty = add i9 %zext_ln31, i9 508" [src/conv1.cpp:31]   --->   Operation 169 'add' 'empty' <Predicate = (!icmp_ln31)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%p_cast5 = sext i9 %empty" [src/conv1.cpp:31]   --->   Operation 170 'sext' 'p_cast5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%empty_99 = trunc i9 %empty" [src/conv1.cpp:31]   --->   Operation 171 'trunc' 'empty_99' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.42ns)   --->   "%br_ln32 = br void %for.body4" [src/conv1.cpp:32]   --->   Operation 172 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%nr = alloca i32 1"   --->   Operation 173 'alloca' 'nr' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.42ns)   --->   "%store_ln81 = store i7 0, i7 %nr" [src/conv1.cpp:81]   --->   Operation 174 'store' 'store_ln81' <Predicate = (icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln81 = br void %RELU_Y" [src/conv1.cpp:81]   --->   Operation 175 'br' 'br_ln81' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.97>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%ti = phi i2 0, void %TILE_I.split, i2 %add_ln32, void %_Z21export_buffer_tile_c1PA85_A85_fPA255_A255_fii.exit" [src/conv1.cpp:32]   --->   Operation 176 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%phi_mul44 = phi i8 0, void %TILE_I.split, i8 %add_ln32_2, void %_Z21export_buffer_tile_c1PA85_A85_fPA255_A255_fii.exit" [src/conv1.cpp:32]   --->   Operation 177 'phi' 'phi_mul44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i8 %phi_mul44" [src/conv1.cpp:32]   --->   Operation 178 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.76ns)   --->   "%add_ln32_2 = add i8 %phi_mul44, i8 85" [src/conv1.cpp:32]   --->   Operation 179 'add' 'add_ln32_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.54ns)   --->   "%icmp_ln32 = icmp_eq  i2 %ti, i2 3" [src/conv1.cpp:32]   --->   Operation 180 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.54ns)   --->   "%add_ln32 = add i2 %ti, i2 1" [src/conv1.cpp:32]   --->   Operation 181 'add' 'add_ln32' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body4.split, void %for.inc71" [src/conv1.cpp:32]   --->   Operation 182 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv1.cpp:32]   --->   Operation 183 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/conv1.cpp:32]   --->   Operation 184 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.42ns)   --->   "%br_ln40 = br void %memset.loop" [src/conv1.cpp:40]   --->   Operation 185 'br' 'br_ln40' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 186 [1/1] (0.42ns)   --->   "%store_ln31 = store i2 %add_ln31, i2 %tj" [src/conv1.cpp:31]   --->   Operation 186 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 187 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 %add_ln31_2, i8 %phi_mul46" [src/conv1.cpp:31]   --->   Operation 187 'store' 'store_ln31' <Predicate = (icmp_ln32)> <Delay = 0.42>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TILE_I" [src/conv1.cpp:31]   --->   Operation 188 'br' 'br_ln31' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.12>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%empty_100 = phi i19 0, void %for.body4.split, i19 %empty_101, void %.exit"   --->   Operation 189 'phi' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%phi_mul = phi i39 0, void %for.body4.split, i39 %next_mul, void %.exit"   --->   Operation 190 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.88ns)   --->   "%exitcond654 = icmp_eq  i19 %empty_100, i19 462400"   --->   Operation 191 'icmp' 'exitcond654' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 192 [1/1] (0.88ns)   --->   "%empty_101 = add i19 %empty_100, i19 1"   --->   Operation 192 'add' 'empty_101' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond654, void %memset.loop.split, void %memset.loop.i.preheader"   --->   Operation 193 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 462400, i64 462400, i64 462400"   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond654)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (1.03ns)   --->   "%next_mul = add i39 %phi_mul, i39 594460"   --->   Operation 195 'add' 'next_mul' <Predicate = (!exitcond654)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i3 @_ssdm_op_PartSelect.i3.i39.i32.i32, i39 %phi_mul, i32 35, i32 37"   --->   Operation 196 'partselect' 'p_cast3' <Predicate = (!exitcond654)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%p_cast60 = zext i19 %empty_100"   --->   Operation 197 'zext' 'p_cast60' <Predicate = (!exitcond654)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast60"   --->   Operation 198 'getelementptr' 'output_fm_buffer_addr' <Predicate = (!exitcond654)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast60"   --->   Operation 199 'getelementptr' 'output_fm_buffer_1_addr' <Predicate = (!exitcond654)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%output_fm_buffer_2_addr = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast60"   --->   Operation 200 'getelementptr' 'output_fm_buffer_2_addr' <Predicate = (!exitcond654)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%output_fm_buffer_3_addr = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast60"   --->   Operation 201 'getelementptr' 'output_fm_buffer_3_addr' <Predicate = (!exitcond654)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%output_fm_buffer_4_addr = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast60"   --->   Operation 202 'getelementptr' 'output_fm_buffer_4_addr' <Predicate = (!exitcond654)> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%output_fm_buffer_5_addr = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast60"   --->   Operation 203 'getelementptr' 'output_fm_buffer_5_addr' <Predicate = (!exitcond654)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%output_fm_buffer_6_addr = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast60"   --->   Operation 204 'getelementptr' 'output_fm_buffer_6_addr' <Predicate = (!exitcond654)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%output_fm_buffer_7_addr = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast60"   --->   Operation 205 'getelementptr' 'output_fm_buffer_7_addr' <Predicate = (!exitcond654)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i3 %p_cast3, void %.case.7, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3, i3 4, void %.case.4, i3 5, void %.case.5, i3 6, void %.case.6"   --->   Operation 206 'switch' 'switch_ln0' <Predicate = (!exitcond654)> <Delay = 0.73>
ST_4 : Operation 207 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_fm_buffer_6_addr"   --->   Operation 207 'store' 'store_ln0' <Predicate = (!exitcond654 & p_cast3 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 208 'br' 'br_ln0' <Predicate = (!exitcond654 & p_cast3 == 6)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_fm_buffer_5_addr"   --->   Operation 209 'store' 'store_ln0' <Predicate = (!exitcond654 & p_cast3 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 210 'br' 'br_ln0' <Predicate = (!exitcond654 & p_cast3 == 5)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_fm_buffer_4_addr"   --->   Operation 211 'store' 'store_ln0' <Predicate = (!exitcond654 & p_cast3 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 212 'br' 'br_ln0' <Predicate = (!exitcond654 & p_cast3 == 4)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_fm_buffer_3_addr"   --->   Operation 213 'store' 'store_ln0' <Predicate = (!exitcond654 & p_cast3 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 214 'br' 'br_ln0' <Predicate = (!exitcond654 & p_cast3 == 3)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_fm_buffer_2_addr"   --->   Operation 215 'store' 'store_ln0' <Predicate = (!exitcond654 & p_cast3 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 216 'br' 'br_ln0' <Predicate = (!exitcond654 & p_cast3 == 2)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_fm_buffer_1_addr"   --->   Operation 217 'store' 'store_ln0' <Predicate = (!exitcond654 & p_cast3 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 218 'br' 'br_ln0' <Predicate = (!exitcond654 & p_cast3 == 1)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_fm_buffer_addr"   --->   Operation 219 'store' 'store_ln0' <Predicate = (!exitcond654 & p_cast3 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 220 'br' 'br_ln0' <Predicate = (!exitcond654 & p_cast3 == 0)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_fm_buffer_7_addr"   --->   Operation 221 'store' 'store_ln0' <Predicate = (!exitcond654 & p_cast3 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 222 'br' 'br_ln0' <Predicate = (!exitcond654 & p_cast3 == 7)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 223 'br' 'br_ln0' <Predicate = (exitcond654)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 224 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.06>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%empty_102 = phi i14 %empty_103, void %memset.loop.i.split, i14 0, void %memset.loop.i.preheader"   --->   Operation 225 'phi' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.83ns)   --->   "%exitcond665 = icmp_eq  i14 %empty_102, i14 8649"   --->   Operation 226 'icmp' 'exitcond665' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.83ns)   --->   "%empty_103 = add i14 %empty_102, i14 1"   --->   Operation 227 'add' 'empty_103' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond665, void %memset.loop.i.split, void %IN_BUFFER_NIN.i"   --->   Operation 228 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8649, i64 8649, i64 8649"   --->   Operation 229 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond665)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%p_cast61 = zext i14 %empty_102"   --->   Operation 230 'zext' 'p_cast61' <Predicate = (!exitcond665)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %p_cast61"   --->   Operation 231 'getelementptr' 'input_fm_buffer_addr' <Predicate = (!exitcond665)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i14 %input_fm_buffer_addr"   --->   Operation 232 'store' 'store_ln0' <Predicate = (!exitcond665)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 233 'br' 'br_ln0' <Predicate = (!exitcond665)> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.76ns)   --->   "%add_ln114_1 = add i9 %zext_ln32, i9 508" [src/conv1.cpp:114->src/conv1.cpp:44]   --->   Operation 234 'add' 'add_ln114_1' <Predicate = (exitcond665)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln114 = sext i9 %add_ln114_1" [src/conv1.cpp:114->src/conv1.cpp:44]   --->   Operation 235 'sext' 'sext_ln114' <Predicate = (exitcond665)> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.42ns)   --->   "%br_ln110 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:110->src/conv1.cpp:44]   --->   Operation 236 'br' 'br_ln110' <Predicate = (exitcond665)> <Delay = 0.42>

State 7 <SV = 5> <Delay = 2.80>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%by = phi i7 %add_ln110, void %for.inc22.i, i7 0, void %IN_BUFFER_NIN.i" [src/conv1.cpp:110->src/conv1.cpp:44]   --->   Operation 237 'phi' 'by' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%phi_mul24 = phi i14 %add_ln110_2, void %for.inc22.i, i14 0, void %IN_BUFFER_NIN.i" [src/conv1.cpp:110->src/conv1.cpp:44]   --->   Operation 238 'phi' 'phi_mul24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.83ns)   --->   "%add_ln110_2 = add i14 %phi_mul24, i14 93" [src/conv1.cpp:110->src/conv1.cpp:44]   --->   Operation 239 'add' 'add_ln110_2' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i7 %by" [src/conv1.cpp:110->src/conv1.cpp:44]   --->   Operation 240 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 241 [1/1] (0.77ns)   --->   "%icmp_ln110 = icmp_eq  i7 %by, i7 93" [src/conv1.cpp:110->src/conv1.cpp:44]   --->   Operation 241 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.77ns)   --->   "%add_ln110 = add i7 %by, i7 1" [src/conv1.cpp:110->src/conv1.cpp:44]   --->   Operation 242 'add' 'add_ln110' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %IN_BUFFER_BX.i.split, void %TY.preheader" [src/conv1.cpp:110->src/conv1.cpp:44]   --->   Operation 243 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%speclooptripcount_ln110 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 93, i64 93, i64 93" [src/conv1.cpp:110->src/conv1.cpp:44]   --->   Operation 244 'speclooptripcount' 'speclooptripcount_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_7 : Operation 245 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [src/conv1.cpp:110->src/conv1.cpp:44]   --->   Operation 245 'specloopname' 'specloopname_ln110' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_7 : Operation 246 [1/1] (0.00ns)   --->   "%by_cast6 = zext i7 %by" [src/conv1.cpp:110->src/conv1.cpp:44]   --->   Operation 246 'zext' 'by_cast6' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_7 : Operation 247 [1/1] (0.77ns)   --->   "%empty_104 = add i10 %p_cast5, i10 %zext_ln110" [src/conv1.cpp:31]   --->   Operation 247 'add' 'empty_104' <Predicate = (!icmp_ln110)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_104, i32 9" [src/srcnn.cpp:40->src/conv1.cpp:115->src/conv1.cpp:44]   --->   Operation 248 'bitselect' 'tmp_14' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.78ns)   --->   "%icmp_ln41 = icmp_sgt  i10 %empty_104, i10 254" [src/srcnn.cpp:41->src/conv1.cpp:115->src/conv1.cpp:44]   --->   Operation 249 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln110)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.76ns)   --->   "%add_ln41 = add i8 %empty_99, i8 %by_cast6" [src/srcnn.cpp:41->src/conv1.cpp:115->src/conv1.cpp:44]   --->   Operation 250 'add' 'add_ln41' <Predicate = (!icmp_ln110)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln40 = select i1 %tmp_14, i8 0, i8 254" [src/srcnn.cpp:40->src/conv1.cpp:115->src/conv1.cpp:44]   --->   Operation 251 'select' 'select_ln40' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln40 = or i1 %tmp_14, i1 %icmp_ln41" [src/srcnn.cpp:40->src/conv1.cpp:115->src/conv1.cpp:44]   --->   Operation 252 'or' 'or_ln40' <Predicate = (!icmp_ln110)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 253 [1/1] (0.39ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln40, i8 %select_ln40, i8 %add_ln41" [src/srcnn.cpp:40->src/conv1.cpp:115->src/conv1.cpp:44]   --->   Operation 253 'select' 'yClamped' <Predicate = (!icmp_ln110)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i8 %yClamped" [src/conv1.cpp:118->src/conv1.cpp:44]   --->   Operation 254 'zext' 'zext_ln118' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_7 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %yClamped, i8 0" [src/conv1.cpp:118->src/conv1.cpp:44]   --->   Operation 255 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.85ns)   --->   "%sub_ln118 = sub i16 %tmp_27, i16 %zext_ln118" [src/conv1.cpp:118->src/conv1.cpp:44]   --->   Operation 256 'sub' 'sub_ln118' <Predicate = (!icmp_ln110)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.42ns)   --->   "%br_ln111 = br void %for.inc.i" [src/conv1.cpp:111->src/conv1.cpp:44]   --->   Operation 257 'br' 'br_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.42>
ST_7 : Operation 258 [1/1] (0.42ns)   --->   "%br_ln65 = br void %TY" [src/conv1.cpp:65]   --->   Operation 258 'br' 'br_ln65' <Predicate = (icmp_ln110)> <Delay = 0.42>

State 8 <SV = 6> <Delay = 3.65>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%bx = phi i7 %add_ln111, void %for.inc.i.split, i7 0, void %IN_BUFFER_BX.i.split" [src/conv1.cpp:114->src/conv1.cpp:44]   --->   Operation 259 'phi' 'bx' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln118_1 = zext i7 %bx" [src/conv1.cpp:118->src/conv1.cpp:44]   --->   Operation 260 'zext' 'zext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.83ns)   --->   "%add_ln118 = add i14 %phi_mul24, i14 %zext_ln118_1" [src/conv1.cpp:118->src/conv1.cpp:44]   --->   Operation 261 'add' 'add_ln118' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln118_2 = zext i14 %add_ln118" [src/conv1.cpp:118->src/conv1.cpp:44]   --->   Operation 262 'zext' 'zext_ln118_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_13 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln118_2" [src/conv1.cpp:118->src/conv1.cpp:44]   --->   Operation 263 'getelementptr' 'input_fm_buffer_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i7 %bx" [src/conv1.cpp:111->src/conv1.cpp:44]   --->   Operation 264 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.77ns)   --->   "%icmp_ln111 = icmp_eq  i7 %bx, i7 93" [src/conv1.cpp:111->src/conv1.cpp:44]   --->   Operation 265 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/1] (0.77ns)   --->   "%add_ln111 = add i7 %bx, i7 1" [src/conv1.cpp:111->src/conv1.cpp:44]   --->   Operation 266 'add' 'add_ln111' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %for.inc.i.split, void %for.inc22.i" [src/conv1.cpp:111->src/conv1.cpp:44]   --->   Operation 267 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 268 [1/1] (0.77ns)   --->   "%add_ln114 = add i10 %sext_ln114, i10 %zext_ln111" [src/conv1.cpp:114->src/conv1.cpp:44]   --->   Operation 268 'add' 'add_ln114' <Predicate = (!icmp_ln111)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln118_1)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln114, i32 9" [src/srcnn.cpp:40->src/conv1.cpp:114->src/conv1.cpp:44]   --->   Operation 269 'bitselect' 'tmp_16' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.78ns)   --->   "%icmp_ln41_2 = icmp_sgt  i10 %add_ln114, i10 254" [src/srcnn.cpp:41->src/conv1.cpp:114->src/conv1.cpp:44]   --->   Operation 270 'icmp' 'icmp_ln41_2' <Predicate = (!icmp_ln111)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln118_1)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln114, i32 9" [src/srcnn.cpp:40->src/conv1.cpp:114->src/conv1.cpp:44]   --->   Operation 271 'bitselect' 'tmp_17' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node add_ln118_1)   --->   "%select_ln40_5 = select i1 %tmp_17, i10 0, i10 254" [src/srcnn.cpp:40->src/conv1.cpp:114->src/conv1.cpp:44]   --->   Operation 272 'select' 'select_ln40_5' <Predicate = (!icmp_ln111)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node add_ln118_1)   --->   "%or_ln40_2 = or i1 %tmp_16, i1 %icmp_ln41_2" [src/srcnn.cpp:40->src/conv1.cpp:114->src/conv1.cpp:44]   --->   Operation 273 'or' 'or_ln40_2' <Predicate = (!icmp_ln111)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln118_1)   --->   "%xClamped = select i1 %or_ln40_2, i10 %select_ln40_5, i10 %add_ln114" [src/srcnn.cpp:40->src/conv1.cpp:114->src/conv1.cpp:44]   --->   Operation 274 'select' 'xClamped' <Predicate = (!icmp_ln111)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln118_1)   --->   "%sext_ln118 = sext i10 %xClamped" [src/conv1.cpp:118->src/conv1.cpp:44]   --->   Operation 275 'sext' 'sext_ln118' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln118_1 = add i16 %sub_ln118, i16 %sext_ln118" [src/conv1.cpp:118->src/conv1.cpp:44]   --->   Operation 276 'add' 'add_ln118_1' <Predicate = (!icmp_ln111)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln118_3 = zext i16 %add_ln118_1" [src/conv1.cpp:118->src/conv1.cpp:44]   --->   Operation 277 'zext' 'zext_ln118_3' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln118_3" [src/conv1.cpp:118->src/conv1.cpp:44]   --->   Operation 278 'getelementptr' 'input_ftmap_addr' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_8 : Operation 279 [2/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:118->src/conv1.cpp:44]   --->   Operation 279 'load' 'input_ftmap_load' <Predicate = (!icmp_ln111)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln110 = br void %IN_BUFFER_BX.i" [src/conv1.cpp:110->src/conv1.cpp:44]   --->   Operation 280 'br' 'br_ln110' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 2.47>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%speclooptripcount_ln111 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 93, i64 93, i64 93" [src/conv1.cpp:111->src/conv1.cpp:44]   --->   Operation 281 'speclooptripcount' 'speclooptripcount_ln111' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/conv1.cpp:111->src/conv1.cpp:44]   --->   Operation 282 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 283 [1/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:118->src/conv1.cpp:44]   --->   Operation 283 'load' 'input_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_9 : Operation 284 [1/1] (0.00ns)   --->   "%bitcast_ln118 = bitcast i32 %input_ftmap_load" [src/conv1.cpp:118->src/conv1.cpp:44]   --->   Operation 284 'bitcast' 'bitcast_ln118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 285 [1/1] (1.23ns)   --->   "%store_ln118 = store i32 %bitcast_ln118, i14 %input_fm_buffer_addr_13" [src/conv1.cpp:118->src/conv1.cpp:44]   --->   Operation 285 'store' 'store_ln118' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.inc.i" [src/conv1.cpp:111->src/conv1.cpp:44]   --->   Operation 286 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.78>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%nout = phi i7 %add_ln47, void %for.inc64.7, i7 0, void %TY.preheader" [src/conv1.cpp:47]   --->   Operation 287 'phi' 'nout' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i7 %nout" [src/conv1.cpp:65]   --->   Operation 288 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %nout, i3 0" [src/conv1.cpp:65]   --->   Operation 289 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i10 %tmp_28" [src/conv1.cpp:65]   --->   Operation 290 'zext' 'zext_ln65_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.78ns)   --->   "%add_ln65 = add i11 %zext_ln65_1, i11 %zext_ln65" [src/conv1.cpp:65]   --->   Operation 291 'add' 'add_ln65' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i7 %nout" [src/conv1.cpp:47]   --->   Operation 292 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %nout, i32 6" [src/conv1.cpp:47]   --->   Operation 293 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %tmp_15, void %TY.split, void %OUT_BUFFER_TY.i.preheader" [src/conv1.cpp:47]   --->   Operation 294 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv1.cpp:47]   --->   Operation 295 'speclooptripcount' 'speclooptripcount_ln47' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [src/conv1.cpp:47]   --->   Operation 296 'specloopname' 'specloopname_ln47' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %nout, i32 3, i32 5" [src/conv1.cpp:47]   --->   Operation 297 'partselect' 'trunc_ln7' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_10 : Operation 298 [1/1] (0.42ns)   --->   "%br_ln51 = br void %TX" [src/conv1.cpp:51]   --->   Operation 298 'br' 'br_ln51' <Predicate = (!tmp_15)> <Delay = 0.42>
ST_10 : Operation 299 [1/1] (0.42ns)   --->   "%br_ln130 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:130->src/conv1.cpp:74]   --->   Operation 299 'br' 'br_ln130' <Predicate = (tmp_15)> <Delay = 0.42>

State 11 <SV = 7> <Delay = 0.82>
ST_11 : Operation 300 [1/1] (0.00ns)   --->   "%ty = phi i7 %add_ln51, void %for.inc61, i7 0, void %TY.split" [src/conv1.cpp:51]   --->   Operation 300 'phi' 'ty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%phi_mul26 = phi i13 %add_ln51_10, void %for.inc61, i13 0, void %TY.split" [src/conv1.cpp:51]   --->   Operation 301 'phi' 'phi_mul26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.82ns)   --->   "%add_ln51_10 = add i13 %phi_mul26, i13 85" [src/conv1.cpp:51]   --->   Operation 302 'add' 'add_ln51_10' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 303 [1/1] (0.77ns)   --->   "%icmp_ln51 = icmp_eq  i7 %ty, i7 85" [src/conv1.cpp:51]   --->   Operation 303 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 304 [1/1] (0.77ns)   --->   "%add_ln51 = add i7 %ty, i7 1" [src/conv1.cpp:51]   --->   Operation 304 'add' 'add_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %TX.split, void %for.inc64" [src/conv1.cpp:51]   --->   Operation 305 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:51]   --->   Operation 306 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/conv1.cpp:51]   --->   Operation 307 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KY" [src/conv1.cpp:52]   --->   Operation 308 'br' 'br_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.42>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%or_ln47 = or i6 %trunc_ln47, i6 1" [src/conv1.cpp:47]   --->   Operation 309 'or' 'or_ln47' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i6 %or_ln47" [src/conv1.cpp:65]   --->   Operation 310 'zext' 'zext_ln65_2' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %or_ln47, i3 0" [src/conv1.cpp:65]   --->   Operation 311 'bitconcatenate' 'tmp_30' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i9 %tmp_30" [src/conv1.cpp:65]   --->   Operation 312 'zext' 'zext_ln65_3' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_11 : Operation 313 [1/1] (0.77ns)   --->   "%add_ln65_1 = add i10 %zext_ln65_3, i10 %zext_ln65_2" [src/conv1.cpp:65]   --->   Operation 313 'add' 'add_ln65_1' <Predicate = (icmp_ln51)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 314 [1/1] (0.42ns)   --->   "%br_ln51 = br void %TX.1" [src/conv1.cpp:51]   --->   Operation 314 'br' 'br_ln51' <Predicate = (icmp_ln51)> <Delay = 0.42>

State 12 <SV = 8> <Delay = 2.05>
ST_12 : Operation 315 [1/1] (0.00ns)   --->   "%tx = phi i7 %add_ln52, void %arrayidx5013.exit, i7 0, void %TX.split" [src/conv1.cpp:52]   --->   Operation 315 'phi' 'tx' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%tx_cast = zext i7 %tx" [src/conv1.cpp:52]   --->   Operation 316 'zext' 'tx_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (0.82ns)   --->   "%empty_105 = add i13 %phi_mul26, i13 %tx_cast" [src/conv1.cpp:51]   --->   Operation 317 'add' 'empty_105' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%p_cast63 = zext i13 %empty_105" [src/conv1.cpp:51]   --->   Operation 318 'zext' 'p_cast63' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_13 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast63" [src/conv1.cpp:51]   --->   Operation 319 'getelementptr' 'output_fm_buffer_addr_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_1 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast63" [src/conv1.cpp:51]   --->   Operation 320 'getelementptr' 'output_fm_buffer_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%output_fm_buffer_2_addr_1 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast63" [src/conv1.cpp:51]   --->   Operation 321 'getelementptr' 'output_fm_buffer_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%output_fm_buffer_3_addr_1 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast63" [src/conv1.cpp:51]   --->   Operation 322 'getelementptr' 'output_fm_buffer_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%output_fm_buffer_4_addr_1 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast63" [src/conv1.cpp:51]   --->   Operation 323 'getelementptr' 'output_fm_buffer_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "%output_fm_buffer_5_addr_1 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast63" [src/conv1.cpp:51]   --->   Operation 324 'getelementptr' 'output_fm_buffer_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.00ns)   --->   "%output_fm_buffer_6_addr_1 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast63" [src/conv1.cpp:51]   --->   Operation 325 'getelementptr' 'output_fm_buffer_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 326 [1/1] (0.00ns)   --->   "%output_fm_buffer_7_addr_1 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast63" [src/conv1.cpp:51]   --->   Operation 326 'getelementptr' 'output_fm_buffer_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 327 [1/1] (0.77ns)   --->   "%icmp_ln52 = icmp_eq  i7 %tx, i7 85" [src/conv1.cpp:52]   --->   Operation 327 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 328 [1/1] (0.77ns)   --->   "%add_ln52 = add i7 %tx, i7 1" [src/conv1.cpp:52]   --->   Operation 328 'add' 'add_ln52' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %KY.split, void %for.inc61" [src/conv1.cpp:52]   --->   Operation 329 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 330 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i16 %output_fm_buffer_addr_13" [src/conv1.cpp:65]   --->   Operation 330 'load' 'output_fm_buffer_load' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_12 : Operation 331 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i16 %output_fm_buffer_1_addr_1" [src/conv1.cpp:65]   --->   Operation 331 'load' 'output_fm_buffer_1_load' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_12 : Operation 332 [2/2] (1.23ns)   --->   "%output_fm_buffer_2_load = load i16 %output_fm_buffer_2_addr_1" [src/conv1.cpp:65]   --->   Operation 332 'load' 'output_fm_buffer_2_load' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_12 : Operation 333 [2/2] (1.23ns)   --->   "%output_fm_buffer_3_load = load i16 %output_fm_buffer_3_addr_1" [src/conv1.cpp:65]   --->   Operation 333 'load' 'output_fm_buffer_3_load' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_12 : Operation 334 [2/2] (1.23ns)   --->   "%output_fm_buffer_4_load = load i16 %output_fm_buffer_4_addr_1" [src/conv1.cpp:65]   --->   Operation 334 'load' 'output_fm_buffer_4_load' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_12 : Operation 335 [2/2] (1.23ns)   --->   "%output_fm_buffer_5_load = load i16 %output_fm_buffer_5_addr_1" [src/conv1.cpp:65]   --->   Operation 335 'load' 'output_fm_buffer_5_load' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_12 : Operation 336 [2/2] (1.23ns)   --->   "%output_fm_buffer_6_load = load i16 %output_fm_buffer_6_addr_1" [src/conv1.cpp:65]   --->   Operation 336 'load' 'output_fm_buffer_6_load' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_12 : Operation 337 [2/2] (1.23ns)   --->   "%output_fm_buffer_7_load = load i16 %output_fm_buffer_7_addr_1" [src/conv1.cpp:65]   --->   Operation 337 'load' 'output_fm_buffer_7_load' <Predicate = (!icmp_ln52)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln51 = br void %TX" [src/conv1.cpp:51]   --->   Operation 338 'br' 'br_ln51' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 1.95>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:52]   --->   Operation 339 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv1.cpp:52]   --->   Operation 340 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 341 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i16 %output_fm_buffer_addr_13" [src/conv1.cpp:65]   --->   Operation 341 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_13 : Operation 342 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load = load i16 %output_fm_buffer_1_addr_1" [src/conv1.cpp:65]   --->   Operation 342 'load' 'output_fm_buffer_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_13 : Operation 343 [1/2] (1.23ns)   --->   "%output_fm_buffer_2_load = load i16 %output_fm_buffer_2_addr_1" [src/conv1.cpp:65]   --->   Operation 343 'load' 'output_fm_buffer_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_13 : Operation 344 [1/2] (1.23ns)   --->   "%output_fm_buffer_3_load = load i16 %output_fm_buffer_3_addr_1" [src/conv1.cpp:65]   --->   Operation 344 'load' 'output_fm_buffer_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_13 : Operation 345 [1/2] (1.23ns)   --->   "%output_fm_buffer_4_load = load i16 %output_fm_buffer_4_addr_1" [src/conv1.cpp:65]   --->   Operation 345 'load' 'output_fm_buffer_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_13 : Operation 346 [1/2] (1.23ns)   --->   "%output_fm_buffer_5_load = load i16 %output_fm_buffer_5_addr_1" [src/conv1.cpp:65]   --->   Operation 346 'load' 'output_fm_buffer_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_13 : Operation 347 [1/2] (1.23ns)   --->   "%output_fm_buffer_6_load = load i16 %output_fm_buffer_6_addr_1" [src/conv1.cpp:65]   --->   Operation 347 'load' 'output_fm_buffer_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_13 : Operation 348 [1/2] (1.23ns)   --->   "%output_fm_buffer_7_load = load i16 %output_fm_buffer_7_addr_1" [src/conv1.cpp:65]   --->   Operation 348 'load' 'output_fm_buffer_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_13 : Operation 349 [1/1] (0.72ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load, i32 %output_fm_buffer_1_load, i32 %output_fm_buffer_2_load, i32 %output_fm_buffer_3_load, i32 %output_fm_buffer_4_load, i32 %output_fm_buffer_5_load, i32 %output_fm_buffer_6_load, i32 %output_fm_buffer_7_load, i3 %trunc_ln7" [src/conv1.cpp:65]   --->   Operation 349 'mux' 'tmp_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 350 [1/1] (0.42ns)   --->   "%br_ln55 = br void %KX" [src/conv1.cpp:55]   --->   Operation 350 'br' 'br_ln55' <Predicate = true> <Delay = 0.42>

State 14 <SV = 10> <Delay = 2.42>
ST_14 : Operation 351 [1/1] (0.00ns)   --->   "%ky = phi i4 %add_ln55, void %for.inc55, i4 0, void %KY.split" [src/conv1.cpp:55]   --->   Operation 351 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%add51_lcssa28 = phi i32 %empty_107, void %for.inc55, i32 %tmp_1, void %KY.split" [src/conv1.cpp:65]   --->   Operation 352 'phi' 'add51_lcssa28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln65_6 = zext i4 %ky" [src/conv1.cpp:65]   --->   Operation 353 'zext' 'zext_ln65_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 354 [1/1] (0.79ns)   --->   "%add_ln65_3 = add i11 %add_ln65, i11 %zext_ln65_6" [src/conv1.cpp:65]   --->   Operation 354 'add' 'add_ln65_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln65_7 = zext i11 %add_ln65_3" [src/conv1.cpp:65]   --->   Operation 355 'zext' 'zext_ln65_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i11 %add_ln65_3" [src/conv1.cpp:65]   --->   Operation 356 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln65, i3 0" [src/conv1.cpp:65]   --->   Operation 357 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 358 [1/1] (0.82ns)   --->   "%add_ln65_4 = add i13 %p_shl3, i13 %zext_ln65_7" [src/conv1.cpp:65]   --->   Operation 358 'add' 'add_ln65_4' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i4 %ky" [src/conv1.cpp:55]   --->   Operation 359 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.79ns)   --->   "%icmp_ln55 = icmp_eq  i4 %ky, i4 9" [src/conv1.cpp:55]   --->   Operation 360 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 361 [1/1] (0.79ns)   --->   "%add_ln55 = add i4 %ky, i4 1" [src/conv1.cpp:55]   --->   Operation 361 'add' 'add_ln55' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %KX.split, void %for.inc58" [src/conv1.cpp:55]   --->   Operation 362 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:55]   --->   Operation 363 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv1.cpp:55]   --->   Operation 364 'specloopname' 'specloopname_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (0.77ns)   --->   "%empty_106 = add i7 %zext_ln55, i7 %ty" [src/conv1.cpp:55]   --->   Operation 365 'add' 'empty_106' <Predicate = (!icmp_ln55)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln65_10 = zext i7 %empty_106" [src/conv1.cpp:65]   --->   Operation 366 'zext' 'zext_ln65_10' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_14 : Operation 367 [1/1] (1.65ns)   --->   "%mul_ln65 = mul i14 %zext_ln65_10, i14 93" [src/conv1.cpp:65]   --->   Operation 367 'mul' 'mul_ln65' <Predicate = (!icmp_ln55)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 368 [1/1] (0.42ns)   --->   "%br_ln56 = br void %NIN" [src/conv1.cpp:56]   --->   Operation 368 'br' 'br_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.42>
ST_14 : Operation 369 [1/1] (0.73ns)   --->   "%switch_ln65 = switch i3 %trunc_ln7, void %arrayidx5013.case.7, i3 0, void %arrayidx5013.case.0, i3 1, void %arrayidx5013.case.1, i3 2, void %arrayidx5013.case.2, i3 3, void %arrayidx5013.case.3, i3 4, void %arrayidx5013.case.4, i3 5, void %arrayidx5013.case.5, i3 6, void %arrayidx5013.case.6" [src/conv1.cpp:65]   --->   Operation 369 'switch' 'switch_ln65' <Predicate = (icmp_ln55)> <Delay = 0.73>
ST_14 : Operation 370 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_lcssa28, i16 %output_fm_buffer_6_addr_1" [src/conv1.cpp:65]   --->   Operation 370 'store' 'store_ln65' <Predicate = (icmp_ln55 & trunc_ln7 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_14 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.exit" [src/conv1.cpp:65]   --->   Operation 371 'br' 'br_ln65' <Predicate = (icmp_ln55 & trunc_ln7 == 6)> <Delay = 0.00>
ST_14 : Operation 372 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_lcssa28, i16 %output_fm_buffer_5_addr_1" [src/conv1.cpp:65]   --->   Operation 372 'store' 'store_ln65' <Predicate = (icmp_ln55 & trunc_ln7 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_14 : Operation 373 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.exit" [src/conv1.cpp:65]   --->   Operation 373 'br' 'br_ln65' <Predicate = (icmp_ln55 & trunc_ln7 == 5)> <Delay = 0.00>
ST_14 : Operation 374 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_lcssa28, i16 %output_fm_buffer_4_addr_1" [src/conv1.cpp:65]   --->   Operation 374 'store' 'store_ln65' <Predicate = (icmp_ln55 & trunc_ln7 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.exit" [src/conv1.cpp:65]   --->   Operation 375 'br' 'br_ln65' <Predicate = (icmp_ln55 & trunc_ln7 == 4)> <Delay = 0.00>
ST_14 : Operation 376 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_lcssa28, i16 %output_fm_buffer_3_addr_1" [src/conv1.cpp:65]   --->   Operation 376 'store' 'store_ln65' <Predicate = (icmp_ln55 & trunc_ln7 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_14 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.exit" [src/conv1.cpp:65]   --->   Operation 377 'br' 'br_ln65' <Predicate = (icmp_ln55 & trunc_ln7 == 3)> <Delay = 0.00>
ST_14 : Operation 378 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_lcssa28, i16 %output_fm_buffer_2_addr_1" [src/conv1.cpp:65]   --->   Operation 378 'store' 'store_ln65' <Predicate = (icmp_ln55 & trunc_ln7 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_14 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.exit" [src/conv1.cpp:65]   --->   Operation 379 'br' 'br_ln65' <Predicate = (icmp_ln55 & trunc_ln7 == 2)> <Delay = 0.00>
ST_14 : Operation 380 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_lcssa28, i16 %output_fm_buffer_1_addr_1" [src/conv1.cpp:65]   --->   Operation 380 'store' 'store_ln65' <Predicate = (icmp_ln55 & trunc_ln7 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_14 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.exit" [src/conv1.cpp:65]   --->   Operation 381 'br' 'br_ln65' <Predicate = (icmp_ln55 & trunc_ln7 == 1)> <Delay = 0.00>
ST_14 : Operation 382 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_lcssa28, i16 %output_fm_buffer_addr_13" [src/conv1.cpp:65]   --->   Operation 382 'store' 'store_ln65' <Predicate = (icmp_ln55 & trunc_ln7 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_14 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.exit" [src/conv1.cpp:65]   --->   Operation 383 'br' 'br_ln65' <Predicate = (icmp_ln55 & trunc_ln7 == 0)> <Delay = 0.00>
ST_14 : Operation 384 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_lcssa28, i16 %output_fm_buffer_7_addr_1" [src/conv1.cpp:65]   --->   Operation 384 'store' 'store_ln65' <Predicate = (icmp_ln55 & trunc_ln7 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_14 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.exit" [src/conv1.cpp:65]   --->   Operation 385 'br' 'br_ln65' <Predicate = (icmp_ln55 & trunc_ln7 == 7)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 2.84>
ST_15 : Operation 386 [1/1] (0.00ns)   --->   "%kx = phi i4 %add_ln56, void %NIN.split, i4 0, void %KX.split" [src/conv1.cpp:56]   --->   Operation 386 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "%empty_107 = phi i32 %add3, void %NIN.split, i32 %add51_lcssa28, void %KX.split" [src/conv1.cpp:65]   --->   Operation 387 'phi' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln65_13 = zext i4 %kx" [src/conv1.cpp:65]   --->   Operation 388 'zext' 'zext_ln65_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 389 [1/1] (0.82ns)   --->   "%add_ln65_8 = add i13 %add_ln65_4, i13 %zext_ln65_13" [src/conv1.cpp:65]   --->   Operation 389 'add' 'add_ln65_8' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln65_14 = zext i13 %add_ln65_8" [src/conv1.cpp:65]   --->   Operation 390 'zext' 'zext_ln65_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 391 [1/1] (0.00ns)   --->   "%conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln65_14" [src/conv1.cpp:65]   --->   Operation 391 'getelementptr' 'conv1_weights_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i4 %kx" [src/conv1.cpp:56]   --->   Operation 392 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (0.79ns)   --->   "%icmp_ln56 = icmp_eq  i4 %kx, i4 9" [src/conv1.cpp:56]   --->   Operation 393 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 394 [1/1] (0.79ns)   --->   "%add_ln56 = add i4 %kx, i4 1" [src/conv1.cpp:56]   --->   Operation 394 'add' 'add_ln56' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %NIN.split, void %for.inc55" [src/conv1.cpp:56]   --->   Operation 395 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 396 [1/1] (0.77ns)   --->   "%add_ln60 = add i7 %zext_ln56, i7 %tx" [src/conv1.cpp:60]   --->   Operation 396 'add' 'add_ln60' <Predicate = (!icmp_ln56)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln65_18 = zext i7 %add_ln60" [src/conv1.cpp:65]   --->   Operation 397 'zext' 'zext_ln65_18' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_15 : Operation 398 [1/1] (0.83ns)   --->   "%add_ln65_10 = add i14 %mul_ln65, i14 %zext_ln65_18" [src/conv1.cpp:65]   --->   Operation 398 'add' 'add_ln65_10' <Predicate = (!icmp_ln56)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln65_19 = zext i14 %add_ln65_10" [src/conv1.cpp:65]   --->   Operation 399 'zext' 'zext_ln65_19' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_15 : Operation 400 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_14 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_19" [src/conv1.cpp:65]   --->   Operation 400 'getelementptr' 'input_fm_buffer_addr_14' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_15 : Operation 401 [2/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:65]   --->   Operation 401 'load' 'conv1_weights_load' <Predicate = (!icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_15 : Operation 402 [2/2] (1.23ns)   --->   "%input_fm_buffer_load = load i14 %input_fm_buffer_addr_14" [src/conv1.cpp:65]   --->   Operation 402 'load' 'input_fm_buffer_load' <Predicate = (!icmp_ln56)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>
ST_15 : Operation 403 [1/1] (0.00ns)   --->   "%br_ln55 = br void %KX" [src/conv1.cpp:55]   --->   Operation 403 'br' 'br_ln55' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 16 <SV = 12> <Delay = 1.23>
ST_16 : Operation 404 [1/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:65]   --->   Operation 404 'load' 'conv1_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_16 : Operation 405 [1/2] (1.23ns)   --->   "%input_fm_buffer_load = load i14 %input_fm_buffer_addr_14" [src/conv1.cpp:65]   --->   Operation 405 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>

State 17 <SV = 13> <Delay = 7.01>
ST_17 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %conv1_weights_load" [src/conv1.cpp:65]   --->   Operation 406 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_17 : [1/1] (0.71ns)   --->   Input mux for Operation 407 '%mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_load'
ST_17 : Operation 407 [3/3] (6.30ns)   --->   "%mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_load" [src/conv1.cpp:65]   --->   Operation 407 'fmul' 'mul' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 7.01>
ST_18 : Operation 408 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_load" [src/conv1.cpp:65]   --->   Operation 408 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 7.01>
ST_19 : Operation 409 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln65, i32 %input_fm_buffer_load" [src/conv1.cpp:65]   --->   Operation 409 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 6.43>
ST_20 : [1/1] (0.79ns)   --->   Input mux for Operation 410 '%add3 = fadd i32 %empty_107, i32 %mul'
ST_20 : Operation 410 [4/4] (5.64ns)   --->   "%add3 = fadd i32 %empty_107, i32 %mul" [src/conv1.cpp:65]   --->   Operation 410 'fadd' 'add3' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 6.43>
ST_21 : Operation 411 [3/4] (6.43ns)   --->   "%add3 = fadd i32 %empty_107, i32 %mul" [src/conv1.cpp:65]   --->   Operation 411 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 6.43>
ST_22 : Operation 412 [2/4] (6.43ns)   --->   "%add3 = fadd i32 %empty_107, i32 %mul" [src/conv1.cpp:65]   --->   Operation 412 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 6.43>
ST_23 : Operation 413 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:56]   --->   Operation 413 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 414 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:56]   --->   Operation 414 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 415 [1/4] (6.43ns)   --->   "%add3 = fadd i32 %empty_107, i32 %mul" [src/conv1.cpp:65]   --->   Operation 415 'fadd' 'add3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln56 = br void %NIN" [src/conv1.cpp:56]   --->   Operation 416 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 24 <SV = 11> <Delay = 0.00>
ST_24 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KY" [src/conv1.cpp:52]   --->   Operation 417 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 25 <SV = 8> <Delay = 0.83>
ST_25 : Operation 418 [1/1] (0.00ns)   --->   "%ty_7 = phi i7 %add_ln51_3, void %for.inc61.1, i7 0, void %for.inc64" [src/conv1.cpp:51]   --->   Operation 418 'phi' 'ty_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 419 [1/1] (0.00ns)   --->   "%phi_mul28 = phi i13 %add_ln51_11, void %for.inc61.1, i13 0, void %for.inc64" [src/conv1.cpp:51]   --->   Operation 419 'phi' 'phi_mul28' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i13 %phi_mul28" [src/conv1.cpp:51]   --->   Operation 420 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 421 [1/1] (0.82ns)   --->   "%add_ln51_11 = add i13 %phi_mul28, i13 85" [src/conv1.cpp:51]   --->   Operation 421 'add' 'add_ln51_11' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 422 [1/1] (0.83ns)   --->   "%empty_112 = add i14 %zext_ln51, i14 7225" [src/conv1.cpp:51]   --->   Operation 422 'add' 'empty_112' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 423 [1/1] (0.77ns)   --->   "%icmp_ln51_3 = icmp_eq  i7 %ty_7, i7 85" [src/conv1.cpp:51]   --->   Operation 423 'icmp' 'icmp_ln51_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 424 [1/1] (0.77ns)   --->   "%add_ln51_3 = add i7 %ty_7, i7 1" [src/conv1.cpp:51]   --->   Operation 424 'add' 'add_ln51_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51_3, void %TX.1.split, void %for.inc64.1" [src/conv1.cpp:51]   --->   Operation 425 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 426 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:51]   --->   Operation 426 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = (!icmp_ln51_3)> <Delay = 0.00>
ST_25 : Operation 427 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/conv1.cpp:51]   --->   Operation 427 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln51_3)> <Delay = 0.00>
ST_25 : Operation 428 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KY.1" [src/conv1.cpp:52]   --->   Operation 428 'br' 'br_ln52' <Predicate = (!icmp_ln51_3)> <Delay = 0.42>
ST_25 : Operation 429 [1/1] (0.00ns)   --->   "%or_ln47_1 = or i6 %trunc_ln47, i6 2" [src/conv1.cpp:47]   --->   Operation 429 'or' 'or_ln47_1' <Predicate = (icmp_ln51_3)> <Delay = 0.00>
ST_25 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln65_4 = zext i6 %or_ln47_1" [src/conv1.cpp:65]   --->   Operation 430 'zext' 'zext_ln65_4' <Predicate = (icmp_ln51_3)> <Delay = 0.00>
ST_25 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %or_ln47_1, i3 0" [src/conv1.cpp:65]   --->   Operation 431 'bitconcatenate' 'tmp_31' <Predicate = (icmp_ln51_3)> <Delay = 0.00>
ST_25 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln65_5 = zext i9 %tmp_31" [src/conv1.cpp:65]   --->   Operation 432 'zext' 'zext_ln65_5' <Predicate = (icmp_ln51_3)> <Delay = 0.00>
ST_25 : Operation 433 [1/1] (0.77ns)   --->   "%add_ln65_2 = add i10 %zext_ln65_5, i10 %zext_ln65_4" [src/conv1.cpp:65]   --->   Operation 433 'add' 'add_ln65_2' <Predicate = (icmp_ln51_3)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 434 [1/1] (0.42ns)   --->   "%br_ln51 = br void %TX.2" [src/conv1.cpp:51]   --->   Operation 434 'br' 'br_ln51' <Predicate = (icmp_ln51_3)> <Delay = 0.42>

State 26 <SV = 9> <Delay = 2.06>
ST_26 : Operation 435 [1/1] (0.00ns)   --->   "%tx_9 = phi i7 %add_ln52_1, void %arrayidx5013.1.exit, i7 0, void %TX.1.split" [src/conv1.cpp:52]   --->   Operation 435 'phi' 'tx_9' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 436 [1/1] (0.00ns)   --->   "%tx_9_cast = zext i7 %tx_9" [src/conv1.cpp:52]   --->   Operation 436 'zext' 'tx_9_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 437 [1/1] (0.83ns)   --->   "%empty_113 = add i14 %empty_112, i14 %tx_9_cast" [src/conv1.cpp:51]   --->   Operation 437 'add' 'empty_113' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 438 [1/1] (0.00ns)   --->   "%p_cast67 = zext i14 %empty_113" [src/conv1.cpp:51]   --->   Operation 438 'zext' 'p_cast67' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 439 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_15 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast67" [src/conv1.cpp:51]   --->   Operation 439 'getelementptr' 'output_fm_buffer_addr_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 440 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_3 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast67" [src/conv1.cpp:51]   --->   Operation 440 'getelementptr' 'output_fm_buffer_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 441 [1/1] (0.00ns)   --->   "%output_fm_buffer_2_addr_3 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast67" [src/conv1.cpp:51]   --->   Operation 441 'getelementptr' 'output_fm_buffer_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 442 [1/1] (0.00ns)   --->   "%output_fm_buffer_3_addr_3 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast67" [src/conv1.cpp:51]   --->   Operation 442 'getelementptr' 'output_fm_buffer_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 443 [1/1] (0.00ns)   --->   "%output_fm_buffer_4_addr_3 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast67" [src/conv1.cpp:51]   --->   Operation 443 'getelementptr' 'output_fm_buffer_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 444 [1/1] (0.00ns)   --->   "%output_fm_buffer_5_addr_3 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast67" [src/conv1.cpp:51]   --->   Operation 444 'getelementptr' 'output_fm_buffer_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 445 [1/1] (0.00ns)   --->   "%output_fm_buffer_6_addr_3 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast67" [src/conv1.cpp:51]   --->   Operation 445 'getelementptr' 'output_fm_buffer_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 446 [1/1] (0.00ns)   --->   "%output_fm_buffer_7_addr_3 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast67" [src/conv1.cpp:51]   --->   Operation 446 'getelementptr' 'output_fm_buffer_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 447 [1/1] (0.77ns)   --->   "%icmp_ln52_1 = icmp_eq  i7 %tx_9, i7 85" [src/conv1.cpp:52]   --->   Operation 447 'icmp' 'icmp_ln52_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 448 [1/1] (0.77ns)   --->   "%add_ln52_1 = add i7 %tx_9, i7 1" [src/conv1.cpp:52]   --->   Operation 448 'add' 'add_ln52_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_1, void %KY.1.split, void %for.inc61.1" [src/conv1.cpp:52]   --->   Operation 449 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 450 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_7 = load i16 %output_fm_buffer_addr_15" [src/conv1.cpp:65]   --->   Operation 450 'load' 'output_fm_buffer_load_7' <Predicate = (!icmp_ln52_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_26 : Operation 451 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i16 %output_fm_buffer_1_addr_3" [src/conv1.cpp:65]   --->   Operation 451 'load' 'output_fm_buffer_1_load_1' <Predicate = (!icmp_ln52_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_26 : Operation 452 [2/2] (1.23ns)   --->   "%output_fm_buffer_2_load_1 = load i16 %output_fm_buffer_2_addr_3" [src/conv1.cpp:65]   --->   Operation 452 'load' 'output_fm_buffer_2_load_1' <Predicate = (!icmp_ln52_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_26 : Operation 453 [2/2] (1.23ns)   --->   "%output_fm_buffer_3_load_1 = load i16 %output_fm_buffer_3_addr_3" [src/conv1.cpp:65]   --->   Operation 453 'load' 'output_fm_buffer_3_load_1' <Predicate = (!icmp_ln52_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_26 : Operation 454 [2/2] (1.23ns)   --->   "%output_fm_buffer_4_load_1 = load i16 %output_fm_buffer_4_addr_3" [src/conv1.cpp:65]   --->   Operation 454 'load' 'output_fm_buffer_4_load_1' <Predicate = (!icmp_ln52_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_26 : Operation 455 [2/2] (1.23ns)   --->   "%output_fm_buffer_5_load_1 = load i16 %output_fm_buffer_5_addr_3" [src/conv1.cpp:65]   --->   Operation 455 'load' 'output_fm_buffer_5_load_1' <Predicate = (!icmp_ln52_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_26 : Operation 456 [2/2] (1.23ns)   --->   "%output_fm_buffer_6_load_1 = load i16 %output_fm_buffer_6_addr_3" [src/conv1.cpp:65]   --->   Operation 456 'load' 'output_fm_buffer_6_load_1' <Predicate = (!icmp_ln52_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_26 : Operation 457 [2/2] (1.23ns)   --->   "%output_fm_buffer_7_load_1 = load i16 %output_fm_buffer_7_addr_3" [src/conv1.cpp:65]   --->   Operation 457 'load' 'output_fm_buffer_7_load_1' <Predicate = (!icmp_ln52_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_26 : Operation 458 [1/1] (0.00ns)   --->   "%br_ln51 = br void %TX.1" [src/conv1.cpp:51]   --->   Operation 458 'br' 'br_ln51' <Predicate = (icmp_ln52_1)> <Delay = 0.00>

State 27 <SV = 10> <Delay = 1.95>
ST_27 : Operation 459 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:52]   --->   Operation 459 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 460 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv1.cpp:52]   --->   Operation 460 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 461 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_7 = load i16 %output_fm_buffer_addr_15" [src/conv1.cpp:65]   --->   Operation 461 'load' 'output_fm_buffer_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_27 : Operation 462 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load_1 = load i16 %output_fm_buffer_1_addr_3" [src/conv1.cpp:65]   --->   Operation 462 'load' 'output_fm_buffer_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_27 : Operation 463 [1/2] (1.23ns)   --->   "%output_fm_buffer_2_load_1 = load i16 %output_fm_buffer_2_addr_3" [src/conv1.cpp:65]   --->   Operation 463 'load' 'output_fm_buffer_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_27 : Operation 464 [1/2] (1.23ns)   --->   "%output_fm_buffer_3_load_1 = load i16 %output_fm_buffer_3_addr_3" [src/conv1.cpp:65]   --->   Operation 464 'load' 'output_fm_buffer_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_27 : Operation 465 [1/2] (1.23ns)   --->   "%output_fm_buffer_4_load_1 = load i16 %output_fm_buffer_4_addr_3" [src/conv1.cpp:65]   --->   Operation 465 'load' 'output_fm_buffer_4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_27 : Operation 466 [1/2] (1.23ns)   --->   "%output_fm_buffer_5_load_1 = load i16 %output_fm_buffer_5_addr_3" [src/conv1.cpp:65]   --->   Operation 466 'load' 'output_fm_buffer_5_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_27 : Operation 467 [1/2] (1.23ns)   --->   "%output_fm_buffer_6_load_1 = load i16 %output_fm_buffer_6_addr_3" [src/conv1.cpp:65]   --->   Operation 467 'load' 'output_fm_buffer_6_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_27 : Operation 468 [1/2] (1.23ns)   --->   "%output_fm_buffer_7_load_1 = load i16 %output_fm_buffer_7_addr_3" [src/conv1.cpp:65]   --->   Operation 468 'load' 'output_fm_buffer_7_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_27 : Operation 469 [1/1] (0.72ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load_7, i32 %output_fm_buffer_1_load_1, i32 %output_fm_buffer_2_load_1, i32 %output_fm_buffer_3_load_1, i32 %output_fm_buffer_4_load_1, i32 %output_fm_buffer_5_load_1, i32 %output_fm_buffer_6_load_1, i32 %output_fm_buffer_7_load_1, i3 %trunc_ln7" [src/conv1.cpp:65]   --->   Operation 469 'mux' 'tmp_2' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 470 [1/1] (0.42ns)   --->   "%br_ln55 = br void %KX.1" [src/conv1.cpp:55]   --->   Operation 470 'br' 'br_ln55' <Predicate = true> <Delay = 0.42>

State 28 <SV = 11> <Delay = 2.42>
ST_28 : Operation 471 [1/1] (0.00ns)   --->   "%ky_1 = phi i4 %add_ln55_1, void %for.inc55.1, i4 0, void %KY.1.split" [src/conv1.cpp:55]   --->   Operation 471 'phi' 'ky_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 472 [1/1] (0.00ns)   --->   "%add51_1_lcssa31 = phi i32 %add51_129, void %for.inc55.1, i32 %tmp_2, void %KY.1.split" [src/conv1.cpp:65]   --->   Operation 472 'phi' 'add51_1_lcssa31' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln65_11 = zext i4 %ky_1" [src/conv1.cpp:65]   --->   Operation 473 'zext' 'zext_ln65_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 474 [1/1] (0.78ns)   --->   "%add_ln65_6 = add i10 %add_ln65_1, i10 %zext_ln65_11" [src/conv1.cpp:65]   --->   Operation 474 'add' 'add_ln65_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln65_12 = zext i10 %add_ln65_6" [src/conv1.cpp:65]   --->   Operation 475 'zext' 'zext_ln65_12' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 476 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln65_6, i3 0" [src/conv1.cpp:65]   --->   Operation 476 'bitconcatenate' 'p_shl9' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 477 [1/1] (0.82ns)   --->   "%add_ln65_7 = add i13 %p_shl9, i13 %zext_ln65_12" [src/conv1.cpp:65]   --->   Operation 477 'add' 'add_ln65_7' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i4 %ky_1" [src/conv1.cpp:55]   --->   Operation 478 'zext' 'zext_ln55_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 479 [1/1] (0.79ns)   --->   "%icmp_ln55_1 = icmp_eq  i4 %ky_1, i4 9" [src/conv1.cpp:55]   --->   Operation 479 'icmp' 'icmp_ln55_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 480 [1/1] (0.79ns)   --->   "%add_ln55_1 = add i4 %ky_1, i4 1" [src/conv1.cpp:55]   --->   Operation 480 'add' 'add_ln55_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_1, void %KX.1.split, void %for.inc58.1" [src/conv1.cpp:55]   --->   Operation 481 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 482 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:55]   --->   Operation 482 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_28 : Operation 483 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv1.cpp:55]   --->   Operation 483 'specloopname' 'specloopname_ln55' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_28 : Operation 484 [1/1] (0.77ns)   --->   "%empty_114 = add i7 %zext_ln55_1, i7 %ty_7" [src/conv1.cpp:55]   --->   Operation 484 'add' 'empty_114' <Predicate = (!icmp_ln55_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln65_17 = zext i7 %empty_114" [src/conv1.cpp:65]   --->   Operation 485 'zext' 'zext_ln65_17' <Predicate = (!icmp_ln55_1)> <Delay = 0.00>
ST_28 : Operation 486 [1/1] (1.65ns)   --->   "%mul_ln65_1 = mul i14 %zext_ln65_17, i14 93" [src/conv1.cpp:65]   --->   Operation 486 'mul' 'mul_ln65_1' <Predicate = (!icmp_ln55_1)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 487 [1/1] (0.42ns)   --->   "%br_ln56 = br void %NIN.1" [src/conv1.cpp:56]   --->   Operation 487 'br' 'br_ln56' <Predicate = (!icmp_ln55_1)> <Delay = 0.42>
ST_28 : Operation 488 [1/1] (0.73ns)   --->   "%switch_ln65 = switch i3 %trunc_ln7, void %arrayidx5013.1.case.7, i3 0, void %arrayidx5013.1.case.0, i3 1, void %arrayidx5013.1.case.1, i3 2, void %arrayidx5013.1.case.2, i3 3, void %arrayidx5013.1.case.3, i3 4, void %arrayidx5013.1.case.4, i3 5, void %arrayidx5013.1.case.5, i3 6, void %arrayidx5013.1.case.6" [src/conv1.cpp:65]   --->   Operation 488 'switch' 'switch_ln65' <Predicate = (icmp_ln55_1)> <Delay = 0.73>
ST_28 : Operation 489 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_1_lcssa31, i16 %output_fm_buffer_6_addr_3" [src/conv1.cpp:65]   --->   Operation 489 'store' 'store_ln65' <Predicate = (trunc_ln7 == 6 & icmp_ln55_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_28 : Operation 490 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.1.exit" [src/conv1.cpp:65]   --->   Operation 490 'br' 'br_ln65' <Predicate = (trunc_ln7 == 6 & icmp_ln55_1)> <Delay = 0.00>
ST_28 : Operation 491 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_1_lcssa31, i16 %output_fm_buffer_5_addr_3" [src/conv1.cpp:65]   --->   Operation 491 'store' 'store_ln65' <Predicate = (trunc_ln7 == 5 & icmp_ln55_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_28 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.1.exit" [src/conv1.cpp:65]   --->   Operation 492 'br' 'br_ln65' <Predicate = (trunc_ln7 == 5 & icmp_ln55_1)> <Delay = 0.00>
ST_28 : Operation 493 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_1_lcssa31, i16 %output_fm_buffer_4_addr_3" [src/conv1.cpp:65]   --->   Operation 493 'store' 'store_ln65' <Predicate = (trunc_ln7 == 4 & icmp_ln55_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_28 : Operation 494 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.1.exit" [src/conv1.cpp:65]   --->   Operation 494 'br' 'br_ln65' <Predicate = (trunc_ln7 == 4 & icmp_ln55_1)> <Delay = 0.00>
ST_28 : Operation 495 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_1_lcssa31, i16 %output_fm_buffer_3_addr_3" [src/conv1.cpp:65]   --->   Operation 495 'store' 'store_ln65' <Predicate = (trunc_ln7 == 3 & icmp_ln55_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_28 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.1.exit" [src/conv1.cpp:65]   --->   Operation 496 'br' 'br_ln65' <Predicate = (trunc_ln7 == 3 & icmp_ln55_1)> <Delay = 0.00>
ST_28 : Operation 497 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_1_lcssa31, i16 %output_fm_buffer_2_addr_3" [src/conv1.cpp:65]   --->   Operation 497 'store' 'store_ln65' <Predicate = (trunc_ln7 == 2 & icmp_ln55_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_28 : Operation 498 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.1.exit" [src/conv1.cpp:65]   --->   Operation 498 'br' 'br_ln65' <Predicate = (trunc_ln7 == 2 & icmp_ln55_1)> <Delay = 0.00>
ST_28 : Operation 499 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_1_lcssa31, i16 %output_fm_buffer_1_addr_3" [src/conv1.cpp:65]   --->   Operation 499 'store' 'store_ln65' <Predicate = (trunc_ln7 == 1 & icmp_ln55_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_28 : Operation 500 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.1.exit" [src/conv1.cpp:65]   --->   Operation 500 'br' 'br_ln65' <Predicate = (trunc_ln7 == 1 & icmp_ln55_1)> <Delay = 0.00>
ST_28 : Operation 501 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_1_lcssa31, i16 %output_fm_buffer_addr_15" [src/conv1.cpp:65]   --->   Operation 501 'store' 'store_ln65' <Predicate = (trunc_ln7 == 0 & icmp_ln55_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_28 : Operation 502 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.1.exit" [src/conv1.cpp:65]   --->   Operation 502 'br' 'br_ln65' <Predicate = (trunc_ln7 == 0 & icmp_ln55_1)> <Delay = 0.00>
ST_28 : Operation 503 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_1_lcssa31, i16 %output_fm_buffer_7_addr_3" [src/conv1.cpp:65]   --->   Operation 503 'store' 'store_ln65' <Predicate = (trunc_ln7 == 7 & icmp_ln55_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_28 : Operation 504 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.1.exit" [src/conv1.cpp:65]   --->   Operation 504 'br' 'br_ln65' <Predicate = (trunc_ln7 == 7 & icmp_ln55_1)> <Delay = 0.00>

State 29 <SV = 12> <Delay = 2.84>
ST_29 : Operation 505 [1/1] (0.00ns)   --->   "%kx_1 = phi i4 %add_ln56_1, void %NIN.1.split, i4 0, void %KX.1.split" [src/conv1.cpp:56]   --->   Operation 505 'phi' 'kx_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 506 [1/1] (0.00ns)   --->   "%add51_129 = phi i32 %add51_1, void %NIN.1.split, i32 %add51_1_lcssa31, void %KX.1.split" [src/conv1.cpp:65]   --->   Operation 506 'phi' 'add51_129' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln65_22 = zext i4 %kx_1" [src/conv1.cpp:65]   --->   Operation 507 'zext' 'zext_ln65_22' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 508 [1/1] (0.82ns)   --->   "%add_ln65_13 = add i13 %add_ln65_7, i13 %zext_ln65_22" [src/conv1.cpp:65]   --->   Operation 508 'add' 'add_ln65_13' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln65_23 = zext i13 %add_ln65_13" [src/conv1.cpp:65]   --->   Operation 509 'zext' 'zext_ln65_23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 510 [1/1] (0.00ns)   --->   "%conv1_weights_addr_1 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln65_23" [src/conv1.cpp:65]   --->   Operation 510 'getelementptr' 'conv1_weights_addr_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i4 %kx_1" [src/conv1.cpp:56]   --->   Operation 511 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 512 [1/1] (0.79ns)   --->   "%icmp_ln56_1 = icmp_eq  i4 %kx_1, i4 9" [src/conv1.cpp:56]   --->   Operation 512 'icmp' 'icmp_ln56_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 513 [1/1] (0.79ns)   --->   "%add_ln56_1 = add i4 %kx_1, i4 1" [src/conv1.cpp:56]   --->   Operation 513 'add' 'add_ln56_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 514 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_1, void %NIN.1.split, void %for.inc55.1" [src/conv1.cpp:56]   --->   Operation 514 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 515 [1/1] (0.77ns)   --->   "%add_ln60_1 = add i7 %zext_ln56_1, i7 %tx_9" [src/conv1.cpp:60]   --->   Operation 515 'add' 'add_ln60_1' <Predicate = (!icmp_ln56_1)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln65_27 = zext i7 %add_ln60_1" [src/conv1.cpp:65]   --->   Operation 516 'zext' 'zext_ln65_27' <Predicate = (!icmp_ln56_1)> <Delay = 0.00>
ST_29 : Operation 517 [1/1] (0.83ns)   --->   "%add_ln65_15 = add i14 %mul_ln65_1, i14 %zext_ln65_27" [src/conv1.cpp:65]   --->   Operation 517 'add' 'add_ln65_15' <Predicate = (!icmp_ln56_1)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln65_28 = zext i14 %add_ln65_15" [src/conv1.cpp:65]   --->   Operation 518 'zext' 'zext_ln65_28' <Predicate = (!icmp_ln56_1)> <Delay = 0.00>
ST_29 : Operation 519 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_15 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_28" [src/conv1.cpp:65]   --->   Operation 519 'getelementptr' 'input_fm_buffer_addr_15' <Predicate = (!icmp_ln56_1)> <Delay = 0.00>
ST_29 : Operation 520 [2/2] (1.23ns)   --->   "%conv1_weights_load_1 = load i13 %conv1_weights_addr_1" [src/conv1.cpp:65]   --->   Operation 520 'load' 'conv1_weights_load_1' <Predicate = (!icmp_ln56_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_29 : Operation 521 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_10 = load i14 %input_fm_buffer_addr_15" [src/conv1.cpp:65]   --->   Operation 521 'load' 'input_fm_buffer_load_10' <Predicate = (!icmp_ln56_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>
ST_29 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln55 = br void %KX.1" [src/conv1.cpp:55]   --->   Operation 522 'br' 'br_ln55' <Predicate = (icmp_ln56_1)> <Delay = 0.00>

State 30 <SV = 13> <Delay = 1.23>
ST_30 : Operation 523 [1/2] (1.23ns)   --->   "%conv1_weights_load_1 = load i13 %conv1_weights_addr_1" [src/conv1.cpp:65]   --->   Operation 523 'load' 'conv1_weights_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_30 : Operation 524 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_10 = load i14 %input_fm_buffer_addr_15" [src/conv1.cpp:65]   --->   Operation 524 'load' 'input_fm_buffer_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>

State 31 <SV = 14> <Delay = 7.01>
ST_31 : Operation 525 [1/1] (0.00ns)   --->   "%bitcast_ln65_1 = bitcast i32 %conv1_weights_load_1" [src/conv1.cpp:65]   --->   Operation 525 'bitcast' 'bitcast_ln65_1' <Predicate = true> <Delay = 0.00>
ST_31 : [1/1] (0.71ns)   --->   Input mux for Operation 526 '%mul44_1 = fmul i32 %bitcast_ln65_1, i32 %input_fm_buffer_load_10'
ST_31 : Operation 526 [3/3] (6.30ns)   --->   "%mul44_1 = fmul i32 %bitcast_ln65_1, i32 %input_fm_buffer_load_10" [src/conv1.cpp:65]   --->   Operation 526 'fmul' 'mul44_1' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 15> <Delay = 7.01>
ST_32 : Operation 527 [2/3] (7.01ns)   --->   "%mul44_1 = fmul i32 %bitcast_ln65_1, i32 %input_fm_buffer_load_10" [src/conv1.cpp:65]   --->   Operation 527 'fmul' 'mul44_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 16> <Delay = 7.01>
ST_33 : Operation 528 [1/3] (7.01ns)   --->   "%mul44_1 = fmul i32 %bitcast_ln65_1, i32 %input_fm_buffer_load_10" [src/conv1.cpp:65]   --->   Operation 528 'fmul' 'mul44_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 17> <Delay = 6.43>
ST_34 : [1/1] (0.79ns)   --->   Input mux for Operation 529 '%add51_1 = fadd i32 %add51_129, i32 %mul44_1'
ST_34 : Operation 529 [4/4] (5.64ns)   --->   "%add51_1 = fadd i32 %add51_129, i32 %mul44_1" [src/conv1.cpp:65]   --->   Operation 529 'fadd' 'add51_1' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 18> <Delay = 6.43>
ST_35 : Operation 530 [3/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add51_129, i32 %mul44_1" [src/conv1.cpp:65]   --->   Operation 530 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 19> <Delay = 6.43>
ST_36 : Operation 531 [2/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add51_129, i32 %mul44_1" [src/conv1.cpp:65]   --->   Operation 531 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 20> <Delay = 6.43>
ST_37 : Operation 532 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:56]   --->   Operation 532 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 533 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:56]   --->   Operation 533 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 534 [1/4] (6.43ns)   --->   "%add51_1 = fadd i32 %add51_129, i32 %mul44_1" [src/conv1.cpp:65]   --->   Operation 534 'fadd' 'add51_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 535 [1/1] (0.00ns)   --->   "%br_ln56 = br void %NIN.1" [src/conv1.cpp:56]   --->   Operation 535 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 38 <SV = 12> <Delay = 0.00>
ST_38 : Operation 536 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KY.1" [src/conv1.cpp:52]   --->   Operation 536 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 39 <SV = 9> <Delay = 0.84>
ST_39 : Operation 537 [1/1] (0.00ns)   --->   "%ty_9 = phi i7 %add_ln51_4, void %for.inc61.2, i7 0, void %for.inc64.1" [src/conv1.cpp:51]   --->   Operation 537 'phi' 'ty_9' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 538 [1/1] (0.00ns)   --->   "%phi_mul30 = phi i13 %add_ln51_12, void %for.inc61.2, i13 0, void %for.inc64.1" [src/conv1.cpp:51]   --->   Operation 538 'phi' 'phi_mul30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i13 %phi_mul30" [src/conv1.cpp:51]   --->   Operation 539 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 540 [1/1] (0.82ns)   --->   "%add_ln51_12 = add i13 %phi_mul30, i13 85" [src/conv1.cpp:51]   --->   Operation 540 'add' 'add_ln51_12' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 541 [1/1] (0.84ns)   --->   "%empty_115 = add i15 %zext_ln51_1, i15 14450" [src/conv1.cpp:51]   --->   Operation 541 'add' 'empty_115' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 542 [1/1] (0.77ns)   --->   "%icmp_ln51_4 = icmp_eq  i7 %ty_9, i7 85" [src/conv1.cpp:51]   --->   Operation 542 'icmp' 'icmp_ln51_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 543 [1/1] (0.77ns)   --->   "%add_ln51_4 = add i7 %ty_9, i7 1" [src/conv1.cpp:51]   --->   Operation 543 'add' 'add_ln51_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51_4, void %TX.2.split, void %for.inc64.2" [src/conv1.cpp:51]   --->   Operation 544 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 545 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:51]   --->   Operation 545 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = (!icmp_ln51_4)> <Delay = 0.00>
ST_39 : Operation 546 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/conv1.cpp:51]   --->   Operation 546 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln51_4)> <Delay = 0.00>
ST_39 : Operation 547 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KY.2" [src/conv1.cpp:52]   --->   Operation 547 'br' 'br_ln52' <Predicate = (!icmp_ln51_4)> <Delay = 0.42>
ST_39 : Operation 548 [1/1] (0.00ns)   --->   "%or_ln47_2 = or i6 %trunc_ln47, i6 3" [src/conv1.cpp:47]   --->   Operation 548 'or' 'or_ln47_2' <Predicate = (icmp_ln51_4)> <Delay = 0.00>
ST_39 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln65_8 = zext i6 %or_ln47_2" [src/conv1.cpp:65]   --->   Operation 549 'zext' 'zext_ln65_8' <Predicate = (icmp_ln51_4)> <Delay = 0.00>
ST_39 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %or_ln47_2, i3 0" [src/conv1.cpp:65]   --->   Operation 550 'bitconcatenate' 'tmp_32' <Predicate = (icmp_ln51_4)> <Delay = 0.00>
ST_39 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln65_9 = zext i9 %tmp_32" [src/conv1.cpp:65]   --->   Operation 551 'zext' 'zext_ln65_9' <Predicate = (icmp_ln51_4)> <Delay = 0.00>
ST_39 : Operation 552 [1/1] (0.77ns)   --->   "%add_ln65_5 = add i10 %zext_ln65_9, i10 %zext_ln65_8" [src/conv1.cpp:65]   --->   Operation 552 'add' 'add_ln65_5' <Predicate = (icmp_ln51_4)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 553 [1/1] (0.42ns)   --->   "%br_ln51 = br void %TX.3" [src/conv1.cpp:51]   --->   Operation 553 'br' 'br_ln51' <Predicate = (icmp_ln51_4)> <Delay = 0.42>

State 40 <SV = 10> <Delay = 2.07>
ST_40 : Operation 554 [1/1] (0.00ns)   --->   "%tx_11 = phi i7 %add_ln52_2, void %arrayidx5013.2.exit, i7 0, void %TX.2.split" [src/conv1.cpp:52]   --->   Operation 554 'phi' 'tx_11' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 555 [1/1] (0.00ns)   --->   "%tx_11_cast = zext i7 %tx_11" [src/conv1.cpp:52]   --->   Operation 555 'zext' 'tx_11_cast' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 556 [1/1] (0.84ns)   --->   "%empty_116 = add i15 %empty_115, i15 %tx_11_cast" [src/conv1.cpp:51]   --->   Operation 556 'add' 'empty_116' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 557 [1/1] (0.00ns)   --->   "%p_cast71 = zext i15 %empty_116" [src/conv1.cpp:51]   --->   Operation 557 'zext' 'p_cast71' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 558 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_16 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast71" [src/conv1.cpp:51]   --->   Operation 558 'getelementptr' 'output_fm_buffer_addr_16' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 559 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_5 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast71" [src/conv1.cpp:51]   --->   Operation 559 'getelementptr' 'output_fm_buffer_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 560 [1/1] (0.00ns)   --->   "%output_fm_buffer_2_addr_5 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast71" [src/conv1.cpp:51]   --->   Operation 560 'getelementptr' 'output_fm_buffer_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 561 [1/1] (0.00ns)   --->   "%output_fm_buffer_3_addr_5 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast71" [src/conv1.cpp:51]   --->   Operation 561 'getelementptr' 'output_fm_buffer_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 562 [1/1] (0.00ns)   --->   "%output_fm_buffer_4_addr_5 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast71" [src/conv1.cpp:51]   --->   Operation 562 'getelementptr' 'output_fm_buffer_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 563 [1/1] (0.00ns)   --->   "%output_fm_buffer_5_addr_5 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast71" [src/conv1.cpp:51]   --->   Operation 563 'getelementptr' 'output_fm_buffer_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 564 [1/1] (0.00ns)   --->   "%output_fm_buffer_6_addr_5 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast71" [src/conv1.cpp:51]   --->   Operation 564 'getelementptr' 'output_fm_buffer_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 565 [1/1] (0.00ns)   --->   "%output_fm_buffer_7_addr_5 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast71" [src/conv1.cpp:51]   --->   Operation 565 'getelementptr' 'output_fm_buffer_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 566 [1/1] (0.77ns)   --->   "%icmp_ln52_2 = icmp_eq  i7 %tx_11, i7 85" [src/conv1.cpp:52]   --->   Operation 566 'icmp' 'icmp_ln52_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 567 [1/1] (0.77ns)   --->   "%add_ln52_2 = add i7 %tx_11, i7 1" [src/conv1.cpp:52]   --->   Operation 567 'add' 'add_ln52_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_2, void %KY.2.split, void %for.inc61.2" [src/conv1.cpp:52]   --->   Operation 568 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 569 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_8 = load i16 %output_fm_buffer_addr_16" [src/conv1.cpp:65]   --->   Operation 569 'load' 'output_fm_buffer_load_8' <Predicate = (!icmp_ln52_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_40 : Operation 570 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load_3 = load i16 %output_fm_buffer_1_addr_5" [src/conv1.cpp:65]   --->   Operation 570 'load' 'output_fm_buffer_1_load_3' <Predicate = (!icmp_ln52_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_40 : Operation 571 [2/2] (1.23ns)   --->   "%output_fm_buffer_2_load_3 = load i16 %output_fm_buffer_2_addr_5" [src/conv1.cpp:65]   --->   Operation 571 'load' 'output_fm_buffer_2_load_3' <Predicate = (!icmp_ln52_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_40 : Operation 572 [2/2] (1.23ns)   --->   "%output_fm_buffer_3_load_3 = load i16 %output_fm_buffer_3_addr_5" [src/conv1.cpp:65]   --->   Operation 572 'load' 'output_fm_buffer_3_load_3' <Predicate = (!icmp_ln52_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_40 : Operation 573 [2/2] (1.23ns)   --->   "%output_fm_buffer_4_load_3 = load i16 %output_fm_buffer_4_addr_5" [src/conv1.cpp:65]   --->   Operation 573 'load' 'output_fm_buffer_4_load_3' <Predicate = (!icmp_ln52_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_40 : Operation 574 [2/2] (1.23ns)   --->   "%output_fm_buffer_5_load_3 = load i16 %output_fm_buffer_5_addr_5" [src/conv1.cpp:65]   --->   Operation 574 'load' 'output_fm_buffer_5_load_3' <Predicate = (!icmp_ln52_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_40 : Operation 575 [2/2] (1.23ns)   --->   "%output_fm_buffer_6_load_3 = load i16 %output_fm_buffer_6_addr_5" [src/conv1.cpp:65]   --->   Operation 575 'load' 'output_fm_buffer_6_load_3' <Predicate = (!icmp_ln52_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_40 : Operation 576 [2/2] (1.23ns)   --->   "%output_fm_buffer_7_load_3 = load i16 %output_fm_buffer_7_addr_5" [src/conv1.cpp:65]   --->   Operation 576 'load' 'output_fm_buffer_7_load_3' <Predicate = (!icmp_ln52_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_40 : Operation 577 [1/1] (0.00ns)   --->   "%br_ln51 = br void %TX.2" [src/conv1.cpp:51]   --->   Operation 577 'br' 'br_ln51' <Predicate = (icmp_ln52_2)> <Delay = 0.00>

State 41 <SV = 11> <Delay = 1.95>
ST_41 : Operation 578 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:52]   --->   Operation 578 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 579 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv1.cpp:52]   --->   Operation 579 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 580 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_8 = load i16 %output_fm_buffer_addr_16" [src/conv1.cpp:65]   --->   Operation 580 'load' 'output_fm_buffer_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_41 : Operation 581 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load_3 = load i16 %output_fm_buffer_1_addr_5" [src/conv1.cpp:65]   --->   Operation 581 'load' 'output_fm_buffer_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_41 : Operation 582 [1/2] (1.23ns)   --->   "%output_fm_buffer_2_load_3 = load i16 %output_fm_buffer_2_addr_5" [src/conv1.cpp:65]   --->   Operation 582 'load' 'output_fm_buffer_2_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_41 : Operation 583 [1/2] (1.23ns)   --->   "%output_fm_buffer_3_load_3 = load i16 %output_fm_buffer_3_addr_5" [src/conv1.cpp:65]   --->   Operation 583 'load' 'output_fm_buffer_3_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_41 : Operation 584 [1/2] (1.23ns)   --->   "%output_fm_buffer_4_load_3 = load i16 %output_fm_buffer_4_addr_5" [src/conv1.cpp:65]   --->   Operation 584 'load' 'output_fm_buffer_4_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_41 : Operation 585 [1/2] (1.23ns)   --->   "%output_fm_buffer_5_load_3 = load i16 %output_fm_buffer_5_addr_5" [src/conv1.cpp:65]   --->   Operation 585 'load' 'output_fm_buffer_5_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_41 : Operation 586 [1/2] (1.23ns)   --->   "%output_fm_buffer_6_load_3 = load i16 %output_fm_buffer_6_addr_5" [src/conv1.cpp:65]   --->   Operation 586 'load' 'output_fm_buffer_6_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_41 : Operation 587 [1/2] (1.23ns)   --->   "%output_fm_buffer_7_load_3 = load i16 %output_fm_buffer_7_addr_5" [src/conv1.cpp:65]   --->   Operation 587 'load' 'output_fm_buffer_7_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_41 : Operation 588 [1/1] (0.72ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load_8, i32 %output_fm_buffer_1_load_3, i32 %output_fm_buffer_2_load_3, i32 %output_fm_buffer_3_load_3, i32 %output_fm_buffer_4_load_3, i32 %output_fm_buffer_5_load_3, i32 %output_fm_buffer_6_load_3, i32 %output_fm_buffer_7_load_3, i3 %trunc_ln7" [src/conv1.cpp:65]   --->   Operation 588 'mux' 'tmp_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 589 [1/1] (0.42ns)   --->   "%br_ln55 = br void %KX.2" [src/conv1.cpp:55]   --->   Operation 589 'br' 'br_ln55' <Predicate = true> <Delay = 0.42>

State 42 <SV = 12> <Delay = 2.42>
ST_42 : Operation 590 [1/1] (0.00ns)   --->   "%ky_2 = phi i4 %add_ln55_2, void %for.inc55.2, i4 0, void %KY.2.split" [src/conv1.cpp:55]   --->   Operation 590 'phi' 'ky_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 591 [1/1] (0.00ns)   --->   "%add51_2_lcssa34 = phi i32 %add51_232, void %for.inc55.2, i32 %tmp_4, void %KY.2.split" [src/conv1.cpp:65]   --->   Operation 591 'phi' 'add51_2_lcssa34' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 592 [1/1] (0.00ns)   --->   "%zext_ln65_20 = zext i4 %ky_2" [src/conv1.cpp:65]   --->   Operation 592 'zext' 'zext_ln65_20' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 593 [1/1] (0.78ns)   --->   "%add_ln65_11 = add i10 %add_ln65_2, i10 %zext_ln65_20" [src/conv1.cpp:65]   --->   Operation 593 'add' 'add_ln65_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln65_21 = zext i10 %add_ln65_11" [src/conv1.cpp:65]   --->   Operation 594 'zext' 'zext_ln65_21' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 595 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln65_11, i3 0" [src/conv1.cpp:65]   --->   Operation 595 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 596 [1/1] (0.82ns)   --->   "%add_ln65_12 = add i13 %p_shl, i13 %zext_ln65_21" [src/conv1.cpp:65]   --->   Operation 596 'add' 'add_ln65_12' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i4 %ky_2" [src/conv1.cpp:55]   --->   Operation 597 'zext' 'zext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 598 [1/1] (0.79ns)   --->   "%icmp_ln55_2 = icmp_eq  i4 %ky_2, i4 9" [src/conv1.cpp:55]   --->   Operation 598 'icmp' 'icmp_ln55_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 599 [1/1] (0.79ns)   --->   "%add_ln55_2 = add i4 %ky_2, i4 1" [src/conv1.cpp:55]   --->   Operation 599 'add' 'add_ln55_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 600 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_2, void %KX.2.split, void %for.inc58.2" [src/conv1.cpp:55]   --->   Operation 600 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 601 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:55]   --->   Operation 601 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = (!icmp_ln55_2)> <Delay = 0.00>
ST_42 : Operation 602 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv1.cpp:55]   --->   Operation 602 'specloopname' 'specloopname_ln55' <Predicate = (!icmp_ln55_2)> <Delay = 0.00>
ST_42 : Operation 603 [1/1] (0.77ns)   --->   "%empty_117 = add i7 %zext_ln55_2, i7 %ty_9" [src/conv1.cpp:55]   --->   Operation 603 'add' 'empty_117' <Predicate = (!icmp_ln55_2)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln65_26 = zext i7 %empty_117" [src/conv1.cpp:65]   --->   Operation 604 'zext' 'zext_ln65_26' <Predicate = (!icmp_ln55_2)> <Delay = 0.00>
ST_42 : Operation 605 [1/1] (1.65ns)   --->   "%mul_ln65_2 = mul i14 %zext_ln65_26, i14 93" [src/conv1.cpp:65]   --->   Operation 605 'mul' 'mul_ln65_2' <Predicate = (!icmp_ln55_2)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 606 [1/1] (0.42ns)   --->   "%br_ln56 = br void %NIN.2" [src/conv1.cpp:56]   --->   Operation 606 'br' 'br_ln56' <Predicate = (!icmp_ln55_2)> <Delay = 0.42>
ST_42 : Operation 607 [1/1] (0.73ns)   --->   "%switch_ln65 = switch i3 %trunc_ln7, void %arrayidx5013.2.case.7, i3 0, void %arrayidx5013.2.case.0, i3 1, void %arrayidx5013.2.case.1, i3 2, void %arrayidx5013.2.case.2, i3 3, void %arrayidx5013.2.case.3, i3 4, void %arrayidx5013.2.case.4, i3 5, void %arrayidx5013.2.case.5, i3 6, void %arrayidx5013.2.case.6" [src/conv1.cpp:65]   --->   Operation 607 'switch' 'switch_ln65' <Predicate = (icmp_ln55_2)> <Delay = 0.73>
ST_42 : Operation 608 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_2_lcssa34, i16 %output_fm_buffer_6_addr_5" [src/conv1.cpp:65]   --->   Operation 608 'store' 'store_ln65' <Predicate = (trunc_ln7 == 6 & icmp_ln55_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_42 : Operation 609 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.2.exit" [src/conv1.cpp:65]   --->   Operation 609 'br' 'br_ln65' <Predicate = (trunc_ln7 == 6 & icmp_ln55_2)> <Delay = 0.00>
ST_42 : Operation 610 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_2_lcssa34, i16 %output_fm_buffer_5_addr_5" [src/conv1.cpp:65]   --->   Operation 610 'store' 'store_ln65' <Predicate = (trunc_ln7 == 5 & icmp_ln55_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_42 : Operation 611 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.2.exit" [src/conv1.cpp:65]   --->   Operation 611 'br' 'br_ln65' <Predicate = (trunc_ln7 == 5 & icmp_ln55_2)> <Delay = 0.00>
ST_42 : Operation 612 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_2_lcssa34, i16 %output_fm_buffer_4_addr_5" [src/conv1.cpp:65]   --->   Operation 612 'store' 'store_ln65' <Predicate = (trunc_ln7 == 4 & icmp_ln55_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_42 : Operation 613 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.2.exit" [src/conv1.cpp:65]   --->   Operation 613 'br' 'br_ln65' <Predicate = (trunc_ln7 == 4 & icmp_ln55_2)> <Delay = 0.00>
ST_42 : Operation 614 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_2_lcssa34, i16 %output_fm_buffer_3_addr_5" [src/conv1.cpp:65]   --->   Operation 614 'store' 'store_ln65' <Predicate = (trunc_ln7 == 3 & icmp_ln55_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_42 : Operation 615 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.2.exit" [src/conv1.cpp:65]   --->   Operation 615 'br' 'br_ln65' <Predicate = (trunc_ln7 == 3 & icmp_ln55_2)> <Delay = 0.00>
ST_42 : Operation 616 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_2_lcssa34, i16 %output_fm_buffer_2_addr_5" [src/conv1.cpp:65]   --->   Operation 616 'store' 'store_ln65' <Predicate = (trunc_ln7 == 2 & icmp_ln55_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_42 : Operation 617 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.2.exit" [src/conv1.cpp:65]   --->   Operation 617 'br' 'br_ln65' <Predicate = (trunc_ln7 == 2 & icmp_ln55_2)> <Delay = 0.00>
ST_42 : Operation 618 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_2_lcssa34, i16 %output_fm_buffer_1_addr_5" [src/conv1.cpp:65]   --->   Operation 618 'store' 'store_ln65' <Predicate = (trunc_ln7 == 1 & icmp_ln55_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_42 : Operation 619 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.2.exit" [src/conv1.cpp:65]   --->   Operation 619 'br' 'br_ln65' <Predicate = (trunc_ln7 == 1 & icmp_ln55_2)> <Delay = 0.00>
ST_42 : Operation 620 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_2_lcssa34, i16 %output_fm_buffer_addr_16" [src/conv1.cpp:65]   --->   Operation 620 'store' 'store_ln65' <Predicate = (trunc_ln7 == 0 & icmp_ln55_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_42 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.2.exit" [src/conv1.cpp:65]   --->   Operation 621 'br' 'br_ln65' <Predicate = (trunc_ln7 == 0 & icmp_ln55_2)> <Delay = 0.00>
ST_42 : Operation 622 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_2_lcssa34, i16 %output_fm_buffer_7_addr_5" [src/conv1.cpp:65]   --->   Operation 622 'store' 'store_ln65' <Predicate = (trunc_ln7 == 7 & icmp_ln55_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_42 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.2.exit" [src/conv1.cpp:65]   --->   Operation 623 'br' 'br_ln65' <Predicate = (trunc_ln7 == 7 & icmp_ln55_2)> <Delay = 0.00>

State 43 <SV = 13> <Delay = 2.84>
ST_43 : Operation 624 [1/1] (0.00ns)   --->   "%kx_2 = phi i4 %add_ln56_2, void %NIN.2.split, i4 0, void %KX.2.split" [src/conv1.cpp:56]   --->   Operation 624 'phi' 'kx_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 625 [1/1] (0.00ns)   --->   "%add51_232 = phi i32 %add51_2, void %NIN.2.split, i32 %add51_2_lcssa34, void %KX.2.split" [src/conv1.cpp:65]   --->   Operation 625 'phi' 'add51_232' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln65_31 = zext i4 %kx_2" [src/conv1.cpp:65]   --->   Operation 626 'zext' 'zext_ln65_31' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 627 [1/1] (0.82ns)   --->   "%add_ln65_18 = add i13 %add_ln65_12, i13 %zext_ln65_31" [src/conv1.cpp:65]   --->   Operation 627 'add' 'add_ln65_18' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln65_32 = zext i13 %add_ln65_18" [src/conv1.cpp:65]   --->   Operation 628 'zext' 'zext_ln65_32' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 629 [1/1] (0.00ns)   --->   "%conv1_weights_addr_2 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln65_32" [src/conv1.cpp:65]   --->   Operation 629 'getelementptr' 'conv1_weights_addr_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i4 %kx_2" [src/conv1.cpp:56]   --->   Operation 630 'zext' 'zext_ln56_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 631 [1/1] (0.79ns)   --->   "%icmp_ln56_2 = icmp_eq  i4 %kx_2, i4 9" [src/conv1.cpp:56]   --->   Operation 631 'icmp' 'icmp_ln56_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 632 [1/1] (0.79ns)   --->   "%add_ln56_2 = add i4 %kx_2, i4 1" [src/conv1.cpp:56]   --->   Operation 632 'add' 'add_ln56_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 633 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_2, void %NIN.2.split, void %for.inc55.2" [src/conv1.cpp:56]   --->   Operation 633 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 634 [1/1] (0.77ns)   --->   "%add_ln60_2 = add i7 %zext_ln56_2, i7 %tx_11" [src/conv1.cpp:60]   --->   Operation 634 'add' 'add_ln60_2' <Predicate = (!icmp_ln56_2)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln65_36 = zext i7 %add_ln60_2" [src/conv1.cpp:65]   --->   Operation 635 'zext' 'zext_ln65_36' <Predicate = (!icmp_ln56_2)> <Delay = 0.00>
ST_43 : Operation 636 [1/1] (0.83ns)   --->   "%add_ln65_20 = add i14 %mul_ln65_2, i14 %zext_ln65_36" [src/conv1.cpp:65]   --->   Operation 636 'add' 'add_ln65_20' <Predicate = (!icmp_ln56_2)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln65_37 = zext i14 %add_ln65_20" [src/conv1.cpp:65]   --->   Operation 637 'zext' 'zext_ln65_37' <Predicate = (!icmp_ln56_2)> <Delay = 0.00>
ST_43 : Operation 638 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_16 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_37" [src/conv1.cpp:65]   --->   Operation 638 'getelementptr' 'input_fm_buffer_addr_16' <Predicate = (!icmp_ln56_2)> <Delay = 0.00>
ST_43 : Operation 639 [2/2] (1.23ns)   --->   "%conv1_weights_load_2 = load i13 %conv1_weights_addr_2" [src/conv1.cpp:65]   --->   Operation 639 'load' 'conv1_weights_load_2' <Predicate = (!icmp_ln56_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_43 : Operation 640 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_11 = load i14 %input_fm_buffer_addr_16" [src/conv1.cpp:65]   --->   Operation 640 'load' 'input_fm_buffer_load_11' <Predicate = (!icmp_ln56_2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>
ST_43 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln55 = br void %KX.2" [src/conv1.cpp:55]   --->   Operation 641 'br' 'br_ln55' <Predicate = (icmp_ln56_2)> <Delay = 0.00>

State 44 <SV = 14> <Delay = 1.23>
ST_44 : Operation 642 [1/2] (1.23ns)   --->   "%conv1_weights_load_2 = load i13 %conv1_weights_addr_2" [src/conv1.cpp:65]   --->   Operation 642 'load' 'conv1_weights_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_44 : Operation 643 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_11 = load i14 %input_fm_buffer_addr_16" [src/conv1.cpp:65]   --->   Operation 643 'load' 'input_fm_buffer_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>

State 45 <SV = 15> <Delay = 7.01>
ST_45 : Operation 644 [1/1] (0.00ns)   --->   "%bitcast_ln65_2 = bitcast i32 %conv1_weights_load_2" [src/conv1.cpp:65]   --->   Operation 644 'bitcast' 'bitcast_ln65_2' <Predicate = true> <Delay = 0.00>
ST_45 : [1/1] (0.71ns)   --->   Input mux for Operation 645 '%mul44_2 = fmul i32 %bitcast_ln65_2, i32 %input_fm_buffer_load_11'
ST_45 : Operation 645 [3/3] (6.30ns)   --->   "%mul44_2 = fmul i32 %bitcast_ln65_2, i32 %input_fm_buffer_load_11" [src/conv1.cpp:65]   --->   Operation 645 'fmul' 'mul44_2' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 16> <Delay = 7.01>
ST_46 : Operation 646 [2/3] (7.01ns)   --->   "%mul44_2 = fmul i32 %bitcast_ln65_2, i32 %input_fm_buffer_load_11" [src/conv1.cpp:65]   --->   Operation 646 'fmul' 'mul44_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 17> <Delay = 7.01>
ST_47 : Operation 647 [1/3] (7.01ns)   --->   "%mul44_2 = fmul i32 %bitcast_ln65_2, i32 %input_fm_buffer_load_11" [src/conv1.cpp:65]   --->   Operation 647 'fmul' 'mul44_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 18> <Delay = 6.43>
ST_48 : [1/1] (0.79ns)   --->   Input mux for Operation 648 '%add51_2 = fadd i32 %add51_232, i32 %mul44_2'
ST_48 : Operation 648 [4/4] (5.64ns)   --->   "%add51_2 = fadd i32 %add51_232, i32 %mul44_2" [src/conv1.cpp:65]   --->   Operation 648 'fadd' 'add51_2' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 19> <Delay = 6.43>
ST_49 : Operation 649 [3/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_232, i32 %mul44_2" [src/conv1.cpp:65]   --->   Operation 649 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 20> <Delay = 6.43>
ST_50 : Operation 650 [2/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_232, i32 %mul44_2" [src/conv1.cpp:65]   --->   Operation 650 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 21> <Delay = 6.43>
ST_51 : Operation 651 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:56]   --->   Operation 651 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 652 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:56]   --->   Operation 652 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 653 [1/4] (6.43ns)   --->   "%add51_2 = fadd i32 %add51_232, i32 %mul44_2" [src/conv1.cpp:65]   --->   Operation 653 'fadd' 'add51_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 654 [1/1] (0.00ns)   --->   "%br_ln56 = br void %NIN.2" [src/conv1.cpp:56]   --->   Operation 654 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 52 <SV = 13> <Delay = 0.00>
ST_52 : Operation 655 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KY.2" [src/conv1.cpp:52]   --->   Operation 655 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 53 <SV = 10> <Delay = 0.84>
ST_53 : Operation 656 [1/1] (0.00ns)   --->   "%ty_10 = phi i7 %add_ln51_5, void %for.inc61.3, i7 0, void %for.inc64.2" [src/conv1.cpp:51]   --->   Operation 656 'phi' 'ty_10' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 657 [1/1] (0.00ns)   --->   "%phi_mul32 = phi i13 %add_ln51_13, void %for.inc61.3, i13 0, void %for.inc64.2" [src/conv1.cpp:51]   --->   Operation 657 'phi' 'phi_mul32' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i13 %phi_mul32" [src/conv1.cpp:51]   --->   Operation 658 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 659 [1/1] (0.82ns)   --->   "%add_ln51_13 = add i13 %phi_mul32, i13 85" [src/conv1.cpp:51]   --->   Operation 659 'add' 'add_ln51_13' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 660 [1/1] (0.84ns)   --->   "%empty_118 = add i15 %zext_ln51_2, i15 21675" [src/conv1.cpp:51]   --->   Operation 660 'add' 'empty_118' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 661 [1/1] (0.77ns)   --->   "%icmp_ln51_5 = icmp_eq  i7 %ty_10, i7 85" [src/conv1.cpp:51]   --->   Operation 661 'icmp' 'icmp_ln51_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 662 [1/1] (0.77ns)   --->   "%add_ln51_5 = add i7 %ty_10, i7 1" [src/conv1.cpp:51]   --->   Operation 662 'add' 'add_ln51_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 663 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51_5, void %TX.3.split, void %for.inc64.3" [src/conv1.cpp:51]   --->   Operation 663 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 664 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:51]   --->   Operation 664 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = (!icmp_ln51_5)> <Delay = 0.00>
ST_53 : Operation 665 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/conv1.cpp:51]   --->   Operation 665 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln51_5)> <Delay = 0.00>
ST_53 : Operation 666 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KY.3" [src/conv1.cpp:52]   --->   Operation 666 'br' 'br_ln52' <Predicate = (!icmp_ln51_5)> <Delay = 0.42>
ST_53 : Operation 667 [1/1] (0.00ns)   --->   "%or_ln47_3 = or i6 %trunc_ln47, i6 4" [src/conv1.cpp:47]   --->   Operation 667 'or' 'or_ln47_3' <Predicate = (icmp_ln51_5)> <Delay = 0.00>
ST_53 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln65_15 = zext i6 %or_ln47_3" [src/conv1.cpp:65]   --->   Operation 668 'zext' 'zext_ln65_15' <Predicate = (icmp_ln51_5)> <Delay = 0.00>
ST_53 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %or_ln47_3, i3 0" [src/conv1.cpp:65]   --->   Operation 669 'bitconcatenate' 'tmp_33' <Predicate = (icmp_ln51_5)> <Delay = 0.00>
ST_53 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln65_16 = zext i9 %tmp_33" [src/conv1.cpp:65]   --->   Operation 670 'zext' 'zext_ln65_16' <Predicate = (icmp_ln51_5)> <Delay = 0.00>
ST_53 : Operation 671 [1/1] (0.77ns)   --->   "%add_ln65_9 = add i10 %zext_ln65_16, i10 %zext_ln65_15" [src/conv1.cpp:65]   --->   Operation 671 'add' 'add_ln65_9' <Predicate = (icmp_ln51_5)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 672 [1/1] (0.42ns)   --->   "%br_ln51 = br void %TX.4" [src/conv1.cpp:51]   --->   Operation 672 'br' 'br_ln51' <Predicate = (icmp_ln51_5)> <Delay = 0.42>

State 54 <SV = 11> <Delay = 2.07>
ST_54 : Operation 673 [1/1] (0.00ns)   --->   "%tx_12 = phi i7 %add_ln52_3, void %arrayidx5013.3.exit, i7 0, void %TX.3.split" [src/conv1.cpp:52]   --->   Operation 673 'phi' 'tx_12' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 674 [1/1] (0.00ns)   --->   "%tx_12_cast = zext i7 %tx_12" [src/conv1.cpp:52]   --->   Operation 674 'zext' 'tx_12_cast' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 675 [1/1] (0.84ns)   --->   "%empty_119 = add i15 %empty_118, i15 %tx_12_cast" [src/conv1.cpp:51]   --->   Operation 675 'add' 'empty_119' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 676 [1/1] (0.00ns)   --->   "%p_cast75 = zext i15 %empty_119" [src/conv1.cpp:51]   --->   Operation 676 'zext' 'p_cast75' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 677 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_17 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast75" [src/conv1.cpp:51]   --->   Operation 677 'getelementptr' 'output_fm_buffer_addr_17' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 678 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_6 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast75" [src/conv1.cpp:51]   --->   Operation 678 'getelementptr' 'output_fm_buffer_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 679 [1/1] (0.00ns)   --->   "%output_fm_buffer_2_addr_6 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast75" [src/conv1.cpp:51]   --->   Operation 679 'getelementptr' 'output_fm_buffer_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 680 [1/1] (0.00ns)   --->   "%output_fm_buffer_3_addr_6 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast75" [src/conv1.cpp:51]   --->   Operation 680 'getelementptr' 'output_fm_buffer_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 681 [1/1] (0.00ns)   --->   "%output_fm_buffer_4_addr_6 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast75" [src/conv1.cpp:51]   --->   Operation 681 'getelementptr' 'output_fm_buffer_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 682 [1/1] (0.00ns)   --->   "%output_fm_buffer_5_addr_6 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast75" [src/conv1.cpp:51]   --->   Operation 682 'getelementptr' 'output_fm_buffer_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 683 [1/1] (0.00ns)   --->   "%output_fm_buffer_6_addr_6 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast75" [src/conv1.cpp:51]   --->   Operation 683 'getelementptr' 'output_fm_buffer_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 684 [1/1] (0.00ns)   --->   "%output_fm_buffer_7_addr_6 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast75" [src/conv1.cpp:51]   --->   Operation 684 'getelementptr' 'output_fm_buffer_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 685 [1/1] (0.77ns)   --->   "%icmp_ln52_3 = icmp_eq  i7 %tx_12, i7 85" [src/conv1.cpp:52]   --->   Operation 685 'icmp' 'icmp_ln52_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 686 [1/1] (0.77ns)   --->   "%add_ln52_3 = add i7 %tx_12, i7 1" [src/conv1.cpp:52]   --->   Operation 686 'add' 'add_ln52_3' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 687 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_3, void %KY.3.split, void %for.inc61.3" [src/conv1.cpp:52]   --->   Operation 687 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 688 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_9 = load i16 %output_fm_buffer_addr_17" [src/conv1.cpp:65]   --->   Operation 688 'load' 'output_fm_buffer_load_9' <Predicate = (!icmp_ln52_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_54 : Operation 689 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load_4 = load i16 %output_fm_buffer_1_addr_6" [src/conv1.cpp:65]   --->   Operation 689 'load' 'output_fm_buffer_1_load_4' <Predicate = (!icmp_ln52_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_54 : Operation 690 [2/2] (1.23ns)   --->   "%output_fm_buffer_2_load_4 = load i16 %output_fm_buffer_2_addr_6" [src/conv1.cpp:65]   --->   Operation 690 'load' 'output_fm_buffer_2_load_4' <Predicate = (!icmp_ln52_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_54 : Operation 691 [2/2] (1.23ns)   --->   "%output_fm_buffer_3_load_4 = load i16 %output_fm_buffer_3_addr_6" [src/conv1.cpp:65]   --->   Operation 691 'load' 'output_fm_buffer_3_load_4' <Predicate = (!icmp_ln52_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_54 : Operation 692 [2/2] (1.23ns)   --->   "%output_fm_buffer_4_load_4 = load i16 %output_fm_buffer_4_addr_6" [src/conv1.cpp:65]   --->   Operation 692 'load' 'output_fm_buffer_4_load_4' <Predicate = (!icmp_ln52_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_54 : Operation 693 [2/2] (1.23ns)   --->   "%output_fm_buffer_5_load_4 = load i16 %output_fm_buffer_5_addr_6" [src/conv1.cpp:65]   --->   Operation 693 'load' 'output_fm_buffer_5_load_4' <Predicate = (!icmp_ln52_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_54 : Operation 694 [2/2] (1.23ns)   --->   "%output_fm_buffer_6_load_4 = load i16 %output_fm_buffer_6_addr_6" [src/conv1.cpp:65]   --->   Operation 694 'load' 'output_fm_buffer_6_load_4' <Predicate = (!icmp_ln52_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_54 : Operation 695 [2/2] (1.23ns)   --->   "%output_fm_buffer_7_load_4 = load i16 %output_fm_buffer_7_addr_6" [src/conv1.cpp:65]   --->   Operation 695 'load' 'output_fm_buffer_7_load_4' <Predicate = (!icmp_ln52_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_54 : Operation 696 [1/1] (0.00ns)   --->   "%br_ln51 = br void %TX.3" [src/conv1.cpp:51]   --->   Operation 696 'br' 'br_ln51' <Predicate = (icmp_ln52_3)> <Delay = 0.00>

State 55 <SV = 12> <Delay = 1.95>
ST_55 : Operation 697 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:52]   --->   Operation 697 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 698 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv1.cpp:52]   --->   Operation 698 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 699 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_9 = load i16 %output_fm_buffer_addr_17" [src/conv1.cpp:65]   --->   Operation 699 'load' 'output_fm_buffer_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_55 : Operation 700 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load_4 = load i16 %output_fm_buffer_1_addr_6" [src/conv1.cpp:65]   --->   Operation 700 'load' 'output_fm_buffer_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_55 : Operation 701 [1/2] (1.23ns)   --->   "%output_fm_buffer_2_load_4 = load i16 %output_fm_buffer_2_addr_6" [src/conv1.cpp:65]   --->   Operation 701 'load' 'output_fm_buffer_2_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_55 : Operation 702 [1/2] (1.23ns)   --->   "%output_fm_buffer_3_load_4 = load i16 %output_fm_buffer_3_addr_6" [src/conv1.cpp:65]   --->   Operation 702 'load' 'output_fm_buffer_3_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_55 : Operation 703 [1/2] (1.23ns)   --->   "%output_fm_buffer_4_load_4 = load i16 %output_fm_buffer_4_addr_6" [src/conv1.cpp:65]   --->   Operation 703 'load' 'output_fm_buffer_4_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_55 : Operation 704 [1/2] (1.23ns)   --->   "%output_fm_buffer_5_load_4 = load i16 %output_fm_buffer_5_addr_6" [src/conv1.cpp:65]   --->   Operation 704 'load' 'output_fm_buffer_5_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_55 : Operation 705 [1/2] (1.23ns)   --->   "%output_fm_buffer_6_load_4 = load i16 %output_fm_buffer_6_addr_6" [src/conv1.cpp:65]   --->   Operation 705 'load' 'output_fm_buffer_6_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_55 : Operation 706 [1/2] (1.23ns)   --->   "%output_fm_buffer_7_load_4 = load i16 %output_fm_buffer_7_addr_6" [src/conv1.cpp:65]   --->   Operation 706 'load' 'output_fm_buffer_7_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_55 : Operation 707 [1/1] (0.72ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load_9, i32 %output_fm_buffer_1_load_4, i32 %output_fm_buffer_2_load_4, i32 %output_fm_buffer_3_load_4, i32 %output_fm_buffer_4_load_4, i32 %output_fm_buffer_5_load_4, i32 %output_fm_buffer_6_load_4, i32 %output_fm_buffer_7_load_4, i3 %trunc_ln7" [src/conv1.cpp:65]   --->   Operation 707 'mux' 'tmp_5' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 708 [1/1] (0.42ns)   --->   "%br_ln55 = br void %KX.3" [src/conv1.cpp:55]   --->   Operation 708 'br' 'br_ln55' <Predicate = true> <Delay = 0.42>

State 56 <SV = 13> <Delay = 2.42>
ST_56 : Operation 709 [1/1] (0.00ns)   --->   "%ky_3 = phi i4 %add_ln55_3, void %for.inc55.3, i4 0, void %KY.3.split" [src/conv1.cpp:55]   --->   Operation 709 'phi' 'ky_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 710 [1/1] (0.00ns)   --->   "%add51_3_lcssa37 = phi i32 %add51_335, void %for.inc55.3, i32 %tmp_5, void %KY.3.split" [src/conv1.cpp:65]   --->   Operation 710 'phi' 'add51_3_lcssa37' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln65_29 = zext i4 %ky_3" [src/conv1.cpp:65]   --->   Operation 711 'zext' 'zext_ln65_29' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 712 [1/1] (0.78ns)   --->   "%add_ln65_16 = add i10 %add_ln65_5, i10 %zext_ln65_29" [src/conv1.cpp:65]   --->   Operation 712 'add' 'add_ln65_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln65_30 = zext i10 %add_ln65_16" [src/conv1.cpp:65]   --->   Operation 713 'zext' 'zext_ln65_30' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 714 [1/1] (0.00ns)   --->   "%p_shl10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln65_16, i3 0" [src/conv1.cpp:65]   --->   Operation 714 'bitconcatenate' 'p_shl10' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 715 [1/1] (0.82ns)   --->   "%add_ln65_17 = add i13 %p_shl10, i13 %zext_ln65_30" [src/conv1.cpp:65]   --->   Operation 715 'add' 'add_ln65_17' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i4 %ky_3" [src/conv1.cpp:55]   --->   Operation 716 'zext' 'zext_ln55_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 717 [1/1] (0.79ns)   --->   "%icmp_ln55_3 = icmp_eq  i4 %ky_3, i4 9" [src/conv1.cpp:55]   --->   Operation 717 'icmp' 'icmp_ln55_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 718 [1/1] (0.79ns)   --->   "%add_ln55_3 = add i4 %ky_3, i4 1" [src/conv1.cpp:55]   --->   Operation 718 'add' 'add_ln55_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 719 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_3, void %KX.3.split, void %for.inc58.3" [src/conv1.cpp:55]   --->   Operation 719 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 720 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:55]   --->   Operation 720 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = (!icmp_ln55_3)> <Delay = 0.00>
ST_56 : Operation 721 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv1.cpp:55]   --->   Operation 721 'specloopname' 'specloopname_ln55' <Predicate = (!icmp_ln55_3)> <Delay = 0.00>
ST_56 : Operation 722 [1/1] (0.77ns)   --->   "%empty_120 = add i7 %zext_ln55_3, i7 %ty_10" [src/conv1.cpp:55]   --->   Operation 722 'add' 'empty_120' <Predicate = (!icmp_ln55_3)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln65_35 = zext i7 %empty_120" [src/conv1.cpp:65]   --->   Operation 723 'zext' 'zext_ln65_35' <Predicate = (!icmp_ln55_3)> <Delay = 0.00>
ST_56 : Operation 724 [1/1] (1.65ns)   --->   "%mul_ln65_3 = mul i14 %zext_ln65_35, i14 93" [src/conv1.cpp:65]   --->   Operation 724 'mul' 'mul_ln65_3' <Predicate = (!icmp_ln55_3)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 725 [1/1] (0.42ns)   --->   "%br_ln56 = br void %NIN.3" [src/conv1.cpp:56]   --->   Operation 725 'br' 'br_ln56' <Predicate = (!icmp_ln55_3)> <Delay = 0.42>
ST_56 : Operation 726 [1/1] (0.73ns)   --->   "%switch_ln65 = switch i3 %trunc_ln7, void %arrayidx5013.3.case.7, i3 0, void %arrayidx5013.3.case.0, i3 1, void %arrayidx5013.3.case.1, i3 2, void %arrayidx5013.3.case.2, i3 3, void %arrayidx5013.3.case.3, i3 4, void %arrayidx5013.3.case.4, i3 5, void %arrayidx5013.3.case.5, i3 6, void %arrayidx5013.3.case.6" [src/conv1.cpp:65]   --->   Operation 726 'switch' 'switch_ln65' <Predicate = (icmp_ln55_3)> <Delay = 0.73>
ST_56 : Operation 727 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_3_lcssa37, i16 %output_fm_buffer_6_addr_6" [src/conv1.cpp:65]   --->   Operation 727 'store' 'store_ln65' <Predicate = (trunc_ln7 == 6 & icmp_ln55_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_56 : Operation 728 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.3.exit" [src/conv1.cpp:65]   --->   Operation 728 'br' 'br_ln65' <Predicate = (trunc_ln7 == 6 & icmp_ln55_3)> <Delay = 0.00>
ST_56 : Operation 729 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_3_lcssa37, i16 %output_fm_buffer_5_addr_6" [src/conv1.cpp:65]   --->   Operation 729 'store' 'store_ln65' <Predicate = (trunc_ln7 == 5 & icmp_ln55_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_56 : Operation 730 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.3.exit" [src/conv1.cpp:65]   --->   Operation 730 'br' 'br_ln65' <Predicate = (trunc_ln7 == 5 & icmp_ln55_3)> <Delay = 0.00>
ST_56 : Operation 731 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_3_lcssa37, i16 %output_fm_buffer_4_addr_6" [src/conv1.cpp:65]   --->   Operation 731 'store' 'store_ln65' <Predicate = (trunc_ln7 == 4 & icmp_ln55_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_56 : Operation 732 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.3.exit" [src/conv1.cpp:65]   --->   Operation 732 'br' 'br_ln65' <Predicate = (trunc_ln7 == 4 & icmp_ln55_3)> <Delay = 0.00>
ST_56 : Operation 733 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_3_lcssa37, i16 %output_fm_buffer_3_addr_6" [src/conv1.cpp:65]   --->   Operation 733 'store' 'store_ln65' <Predicate = (trunc_ln7 == 3 & icmp_ln55_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_56 : Operation 734 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.3.exit" [src/conv1.cpp:65]   --->   Operation 734 'br' 'br_ln65' <Predicate = (trunc_ln7 == 3 & icmp_ln55_3)> <Delay = 0.00>
ST_56 : Operation 735 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_3_lcssa37, i16 %output_fm_buffer_2_addr_6" [src/conv1.cpp:65]   --->   Operation 735 'store' 'store_ln65' <Predicate = (trunc_ln7 == 2 & icmp_ln55_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_56 : Operation 736 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.3.exit" [src/conv1.cpp:65]   --->   Operation 736 'br' 'br_ln65' <Predicate = (trunc_ln7 == 2 & icmp_ln55_3)> <Delay = 0.00>
ST_56 : Operation 737 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_3_lcssa37, i16 %output_fm_buffer_1_addr_6" [src/conv1.cpp:65]   --->   Operation 737 'store' 'store_ln65' <Predicate = (trunc_ln7 == 1 & icmp_ln55_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_56 : Operation 738 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.3.exit" [src/conv1.cpp:65]   --->   Operation 738 'br' 'br_ln65' <Predicate = (trunc_ln7 == 1 & icmp_ln55_3)> <Delay = 0.00>
ST_56 : Operation 739 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_3_lcssa37, i16 %output_fm_buffer_addr_17" [src/conv1.cpp:65]   --->   Operation 739 'store' 'store_ln65' <Predicate = (trunc_ln7 == 0 & icmp_ln55_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_56 : Operation 740 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.3.exit" [src/conv1.cpp:65]   --->   Operation 740 'br' 'br_ln65' <Predicate = (trunc_ln7 == 0 & icmp_ln55_3)> <Delay = 0.00>
ST_56 : Operation 741 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_3_lcssa37, i16 %output_fm_buffer_7_addr_6" [src/conv1.cpp:65]   --->   Operation 741 'store' 'store_ln65' <Predicate = (trunc_ln7 == 7 & icmp_ln55_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_56 : Operation 742 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.3.exit" [src/conv1.cpp:65]   --->   Operation 742 'br' 'br_ln65' <Predicate = (trunc_ln7 == 7 & icmp_ln55_3)> <Delay = 0.00>

State 57 <SV = 14> <Delay = 2.84>
ST_57 : Operation 743 [1/1] (0.00ns)   --->   "%kx_3 = phi i4 %add_ln56_3, void %NIN.3.split, i4 0, void %KX.3.split" [src/conv1.cpp:56]   --->   Operation 743 'phi' 'kx_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 744 [1/1] (0.00ns)   --->   "%add51_335 = phi i32 %add51_3, void %NIN.3.split, i32 %add51_3_lcssa37, void %KX.3.split" [src/conv1.cpp:65]   --->   Operation 744 'phi' 'add51_335' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln65_40 = zext i4 %kx_3" [src/conv1.cpp:65]   --->   Operation 745 'zext' 'zext_ln65_40' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 746 [1/1] (0.82ns)   --->   "%add_ln65_23 = add i13 %add_ln65_17, i13 %zext_ln65_40" [src/conv1.cpp:65]   --->   Operation 746 'add' 'add_ln65_23' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln65_41 = zext i13 %add_ln65_23" [src/conv1.cpp:65]   --->   Operation 747 'zext' 'zext_ln65_41' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 748 [1/1] (0.00ns)   --->   "%conv1_weights_addr_3 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln65_41" [src/conv1.cpp:65]   --->   Operation 748 'getelementptr' 'conv1_weights_addr_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i4 %kx_3" [src/conv1.cpp:56]   --->   Operation 749 'zext' 'zext_ln56_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 750 [1/1] (0.79ns)   --->   "%icmp_ln56_3 = icmp_eq  i4 %kx_3, i4 9" [src/conv1.cpp:56]   --->   Operation 750 'icmp' 'icmp_ln56_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 751 [1/1] (0.79ns)   --->   "%add_ln56_3 = add i4 %kx_3, i4 1" [src/conv1.cpp:56]   --->   Operation 751 'add' 'add_ln56_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_3, void %NIN.3.split, void %for.inc55.3" [src/conv1.cpp:56]   --->   Operation 752 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 753 [1/1] (0.77ns)   --->   "%add_ln60_3 = add i7 %zext_ln56_3, i7 %tx_12" [src/conv1.cpp:60]   --->   Operation 753 'add' 'add_ln60_3' <Predicate = (!icmp_ln56_3)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln65_45 = zext i7 %add_ln60_3" [src/conv1.cpp:65]   --->   Operation 754 'zext' 'zext_ln65_45' <Predicate = (!icmp_ln56_3)> <Delay = 0.00>
ST_57 : Operation 755 [1/1] (0.83ns)   --->   "%add_ln65_25 = add i14 %mul_ln65_3, i14 %zext_ln65_45" [src/conv1.cpp:65]   --->   Operation 755 'add' 'add_ln65_25' <Predicate = (!icmp_ln56_3)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln65_46 = zext i14 %add_ln65_25" [src/conv1.cpp:65]   --->   Operation 756 'zext' 'zext_ln65_46' <Predicate = (!icmp_ln56_3)> <Delay = 0.00>
ST_57 : Operation 757 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_17 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_46" [src/conv1.cpp:65]   --->   Operation 757 'getelementptr' 'input_fm_buffer_addr_17' <Predicate = (!icmp_ln56_3)> <Delay = 0.00>
ST_57 : Operation 758 [2/2] (1.23ns)   --->   "%conv1_weights_load_3 = load i13 %conv1_weights_addr_3" [src/conv1.cpp:65]   --->   Operation 758 'load' 'conv1_weights_load_3' <Predicate = (!icmp_ln56_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_57 : Operation 759 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_12 = load i14 %input_fm_buffer_addr_17" [src/conv1.cpp:65]   --->   Operation 759 'load' 'input_fm_buffer_load_12' <Predicate = (!icmp_ln56_3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>
ST_57 : Operation 760 [1/1] (0.00ns)   --->   "%br_ln55 = br void %KX.3" [src/conv1.cpp:55]   --->   Operation 760 'br' 'br_ln55' <Predicate = (icmp_ln56_3)> <Delay = 0.00>

State 58 <SV = 15> <Delay = 1.23>
ST_58 : Operation 761 [1/2] (1.23ns)   --->   "%conv1_weights_load_3 = load i13 %conv1_weights_addr_3" [src/conv1.cpp:65]   --->   Operation 761 'load' 'conv1_weights_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_58 : Operation 762 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_12 = load i14 %input_fm_buffer_addr_17" [src/conv1.cpp:65]   --->   Operation 762 'load' 'input_fm_buffer_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>

State 59 <SV = 16> <Delay = 7.01>
ST_59 : Operation 763 [1/1] (0.00ns)   --->   "%bitcast_ln65_3 = bitcast i32 %conv1_weights_load_3" [src/conv1.cpp:65]   --->   Operation 763 'bitcast' 'bitcast_ln65_3' <Predicate = true> <Delay = 0.00>
ST_59 : [1/1] (0.71ns)   --->   Input mux for Operation 764 '%mul44_3 = fmul i32 %bitcast_ln65_3, i32 %input_fm_buffer_load_12'
ST_59 : Operation 764 [3/3] (6.30ns)   --->   "%mul44_3 = fmul i32 %bitcast_ln65_3, i32 %input_fm_buffer_load_12" [src/conv1.cpp:65]   --->   Operation 764 'fmul' 'mul44_3' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 17> <Delay = 7.01>
ST_60 : Operation 765 [2/3] (7.01ns)   --->   "%mul44_3 = fmul i32 %bitcast_ln65_3, i32 %input_fm_buffer_load_12" [src/conv1.cpp:65]   --->   Operation 765 'fmul' 'mul44_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 18> <Delay = 7.01>
ST_61 : Operation 766 [1/3] (7.01ns)   --->   "%mul44_3 = fmul i32 %bitcast_ln65_3, i32 %input_fm_buffer_load_12" [src/conv1.cpp:65]   --->   Operation 766 'fmul' 'mul44_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 19> <Delay = 6.43>
ST_62 : [1/1] (0.79ns)   --->   Input mux for Operation 767 '%add51_3 = fadd i32 %add51_335, i32 %mul44_3'
ST_62 : Operation 767 [4/4] (5.64ns)   --->   "%add51_3 = fadd i32 %add51_335, i32 %mul44_3" [src/conv1.cpp:65]   --->   Operation 767 'fadd' 'add51_3' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 20> <Delay = 6.43>
ST_63 : Operation 768 [3/4] (6.43ns)   --->   "%add51_3 = fadd i32 %add51_335, i32 %mul44_3" [src/conv1.cpp:65]   --->   Operation 768 'fadd' 'add51_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 21> <Delay = 6.43>
ST_64 : Operation 769 [2/4] (6.43ns)   --->   "%add51_3 = fadd i32 %add51_335, i32 %mul44_3" [src/conv1.cpp:65]   --->   Operation 769 'fadd' 'add51_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 22> <Delay = 6.43>
ST_65 : Operation 770 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:56]   --->   Operation 770 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 771 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:56]   --->   Operation 771 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 772 [1/4] (6.43ns)   --->   "%add51_3 = fadd i32 %add51_335, i32 %mul44_3" [src/conv1.cpp:65]   --->   Operation 772 'fadd' 'add51_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 773 [1/1] (0.00ns)   --->   "%br_ln56 = br void %NIN.3" [src/conv1.cpp:56]   --->   Operation 773 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 66 <SV = 14> <Delay = 0.00>
ST_66 : Operation 774 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KY.3" [src/conv1.cpp:52]   --->   Operation 774 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 67 <SV = 11> <Delay = 0.85>
ST_67 : Operation 775 [1/1] (0.00ns)   --->   "%ty_11 = phi i7 %add_ln51_6, void %for.inc61.4, i7 0, void %for.inc64.3" [src/conv1.cpp:51]   --->   Operation 775 'phi' 'ty_11' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 776 [1/1] (0.00ns)   --->   "%phi_mul34 = phi i13 %add_ln51_14, void %for.inc61.4, i13 0, void %for.inc64.3" [src/conv1.cpp:51]   --->   Operation 776 'phi' 'phi_mul34' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i13 %phi_mul34" [src/conv1.cpp:51]   --->   Operation 777 'zext' 'zext_ln51_3' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 778 [1/1] (0.82ns)   --->   "%add_ln51_14 = add i13 %phi_mul34, i13 85" [src/conv1.cpp:51]   --->   Operation 778 'add' 'add_ln51_14' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 779 [1/1] (0.85ns)   --->   "%empty_121 = add i16 %zext_ln51_3, i16 28900" [src/conv1.cpp:51]   --->   Operation 779 'add' 'empty_121' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 780 [1/1] (0.77ns)   --->   "%icmp_ln51_6 = icmp_eq  i7 %ty_11, i7 85" [src/conv1.cpp:51]   --->   Operation 780 'icmp' 'icmp_ln51_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 781 [1/1] (0.77ns)   --->   "%add_ln51_6 = add i7 %ty_11, i7 1" [src/conv1.cpp:51]   --->   Operation 781 'add' 'add_ln51_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 782 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51_6, void %TX.4.split, void %for.inc64.4" [src/conv1.cpp:51]   --->   Operation 782 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 783 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:51]   --->   Operation 783 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = (!icmp_ln51_6)> <Delay = 0.00>
ST_67 : Operation 784 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/conv1.cpp:51]   --->   Operation 784 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln51_6)> <Delay = 0.00>
ST_67 : Operation 785 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KY.4" [src/conv1.cpp:52]   --->   Operation 785 'br' 'br_ln52' <Predicate = (!icmp_ln51_6)> <Delay = 0.42>
ST_67 : Operation 786 [1/1] (0.00ns)   --->   "%or_ln47_4 = or i6 %trunc_ln47, i6 5" [src/conv1.cpp:47]   --->   Operation 786 'or' 'or_ln47_4' <Predicate = (icmp_ln51_6)> <Delay = 0.00>
ST_67 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln65_24 = zext i6 %or_ln47_4" [src/conv1.cpp:65]   --->   Operation 787 'zext' 'zext_ln65_24' <Predicate = (icmp_ln51_6)> <Delay = 0.00>
ST_67 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %or_ln47_4, i3 0" [src/conv1.cpp:65]   --->   Operation 788 'bitconcatenate' 'tmp_34' <Predicate = (icmp_ln51_6)> <Delay = 0.00>
ST_67 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln65_25 = zext i9 %tmp_34" [src/conv1.cpp:65]   --->   Operation 789 'zext' 'zext_ln65_25' <Predicate = (icmp_ln51_6)> <Delay = 0.00>
ST_67 : Operation 790 [1/1] (0.77ns)   --->   "%add_ln65_14 = add i10 %zext_ln65_25, i10 %zext_ln65_24" [src/conv1.cpp:65]   --->   Operation 790 'add' 'add_ln65_14' <Predicate = (icmp_ln51_6)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 791 [1/1] (0.42ns)   --->   "%br_ln51 = br void %TX.5" [src/conv1.cpp:51]   --->   Operation 791 'br' 'br_ln51' <Predicate = (icmp_ln51_6)> <Delay = 0.42>

State 68 <SV = 12> <Delay = 2.09>
ST_68 : Operation 792 [1/1] (0.00ns)   --->   "%tx_13 = phi i7 %add_ln52_4, void %arrayidx5013.4.exit, i7 0, void %TX.4.split" [src/conv1.cpp:52]   --->   Operation 792 'phi' 'tx_13' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 793 [1/1] (0.00ns)   --->   "%tx_13_cast = zext i7 %tx_13" [src/conv1.cpp:52]   --->   Operation 793 'zext' 'tx_13_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 794 [1/1] (0.85ns)   --->   "%empty_122 = add i16 %empty_121, i16 %tx_13_cast" [src/conv1.cpp:51]   --->   Operation 794 'add' 'empty_122' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 795 [1/1] (0.00ns)   --->   "%p_cast79 = zext i16 %empty_122" [src/conv1.cpp:51]   --->   Operation 795 'zext' 'p_cast79' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 796 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_18 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast79" [src/conv1.cpp:51]   --->   Operation 796 'getelementptr' 'output_fm_buffer_addr_18' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 797 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_7 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast79" [src/conv1.cpp:51]   --->   Operation 797 'getelementptr' 'output_fm_buffer_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 798 [1/1] (0.00ns)   --->   "%output_fm_buffer_2_addr_7 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast79" [src/conv1.cpp:51]   --->   Operation 798 'getelementptr' 'output_fm_buffer_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 799 [1/1] (0.00ns)   --->   "%output_fm_buffer_3_addr_7 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast79" [src/conv1.cpp:51]   --->   Operation 799 'getelementptr' 'output_fm_buffer_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 800 [1/1] (0.00ns)   --->   "%output_fm_buffer_4_addr_7 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast79" [src/conv1.cpp:51]   --->   Operation 800 'getelementptr' 'output_fm_buffer_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 801 [1/1] (0.00ns)   --->   "%output_fm_buffer_5_addr_7 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast79" [src/conv1.cpp:51]   --->   Operation 801 'getelementptr' 'output_fm_buffer_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 802 [1/1] (0.00ns)   --->   "%output_fm_buffer_6_addr_7 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast79" [src/conv1.cpp:51]   --->   Operation 802 'getelementptr' 'output_fm_buffer_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 803 [1/1] (0.00ns)   --->   "%output_fm_buffer_7_addr_7 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast79" [src/conv1.cpp:51]   --->   Operation 803 'getelementptr' 'output_fm_buffer_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 804 [1/1] (0.77ns)   --->   "%icmp_ln52_4 = icmp_eq  i7 %tx_13, i7 85" [src/conv1.cpp:52]   --->   Operation 804 'icmp' 'icmp_ln52_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 805 [1/1] (0.77ns)   --->   "%add_ln52_4 = add i7 %tx_13, i7 1" [src/conv1.cpp:52]   --->   Operation 805 'add' 'add_ln52_4' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 806 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_4, void %KY.4.split, void %for.inc61.4" [src/conv1.cpp:52]   --->   Operation 806 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 807 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_10 = load i16 %output_fm_buffer_addr_18" [src/conv1.cpp:65]   --->   Operation 807 'load' 'output_fm_buffer_load_10' <Predicate = (!icmp_ln52_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_68 : Operation 808 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load_5 = load i16 %output_fm_buffer_1_addr_7" [src/conv1.cpp:65]   --->   Operation 808 'load' 'output_fm_buffer_1_load_5' <Predicate = (!icmp_ln52_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_68 : Operation 809 [2/2] (1.23ns)   --->   "%output_fm_buffer_2_load_5 = load i16 %output_fm_buffer_2_addr_7" [src/conv1.cpp:65]   --->   Operation 809 'load' 'output_fm_buffer_2_load_5' <Predicate = (!icmp_ln52_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_68 : Operation 810 [2/2] (1.23ns)   --->   "%output_fm_buffer_3_load_5 = load i16 %output_fm_buffer_3_addr_7" [src/conv1.cpp:65]   --->   Operation 810 'load' 'output_fm_buffer_3_load_5' <Predicate = (!icmp_ln52_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_68 : Operation 811 [2/2] (1.23ns)   --->   "%output_fm_buffer_4_load_5 = load i16 %output_fm_buffer_4_addr_7" [src/conv1.cpp:65]   --->   Operation 811 'load' 'output_fm_buffer_4_load_5' <Predicate = (!icmp_ln52_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_68 : Operation 812 [2/2] (1.23ns)   --->   "%output_fm_buffer_5_load_5 = load i16 %output_fm_buffer_5_addr_7" [src/conv1.cpp:65]   --->   Operation 812 'load' 'output_fm_buffer_5_load_5' <Predicate = (!icmp_ln52_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_68 : Operation 813 [2/2] (1.23ns)   --->   "%output_fm_buffer_6_load_5 = load i16 %output_fm_buffer_6_addr_7" [src/conv1.cpp:65]   --->   Operation 813 'load' 'output_fm_buffer_6_load_5' <Predicate = (!icmp_ln52_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_68 : Operation 814 [2/2] (1.23ns)   --->   "%output_fm_buffer_7_load_5 = load i16 %output_fm_buffer_7_addr_7" [src/conv1.cpp:65]   --->   Operation 814 'load' 'output_fm_buffer_7_load_5' <Predicate = (!icmp_ln52_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_68 : Operation 815 [1/1] (0.00ns)   --->   "%br_ln51 = br void %TX.4" [src/conv1.cpp:51]   --->   Operation 815 'br' 'br_ln51' <Predicate = (icmp_ln52_4)> <Delay = 0.00>

State 69 <SV = 13> <Delay = 1.95>
ST_69 : Operation 816 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:52]   --->   Operation 816 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 817 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv1.cpp:52]   --->   Operation 817 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 818 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_10 = load i16 %output_fm_buffer_addr_18" [src/conv1.cpp:65]   --->   Operation 818 'load' 'output_fm_buffer_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_69 : Operation 819 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load_5 = load i16 %output_fm_buffer_1_addr_7" [src/conv1.cpp:65]   --->   Operation 819 'load' 'output_fm_buffer_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_69 : Operation 820 [1/2] (1.23ns)   --->   "%output_fm_buffer_2_load_5 = load i16 %output_fm_buffer_2_addr_7" [src/conv1.cpp:65]   --->   Operation 820 'load' 'output_fm_buffer_2_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_69 : Operation 821 [1/2] (1.23ns)   --->   "%output_fm_buffer_3_load_5 = load i16 %output_fm_buffer_3_addr_7" [src/conv1.cpp:65]   --->   Operation 821 'load' 'output_fm_buffer_3_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_69 : Operation 822 [1/2] (1.23ns)   --->   "%output_fm_buffer_4_load_5 = load i16 %output_fm_buffer_4_addr_7" [src/conv1.cpp:65]   --->   Operation 822 'load' 'output_fm_buffer_4_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_69 : Operation 823 [1/2] (1.23ns)   --->   "%output_fm_buffer_5_load_5 = load i16 %output_fm_buffer_5_addr_7" [src/conv1.cpp:65]   --->   Operation 823 'load' 'output_fm_buffer_5_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_69 : Operation 824 [1/2] (1.23ns)   --->   "%output_fm_buffer_6_load_5 = load i16 %output_fm_buffer_6_addr_7" [src/conv1.cpp:65]   --->   Operation 824 'load' 'output_fm_buffer_6_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_69 : Operation 825 [1/2] (1.23ns)   --->   "%output_fm_buffer_7_load_5 = load i16 %output_fm_buffer_7_addr_7" [src/conv1.cpp:65]   --->   Operation 825 'load' 'output_fm_buffer_7_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_69 : Operation 826 [1/1] (0.72ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load_10, i32 %output_fm_buffer_1_load_5, i32 %output_fm_buffer_2_load_5, i32 %output_fm_buffer_3_load_5, i32 %output_fm_buffer_4_load_5, i32 %output_fm_buffer_5_load_5, i32 %output_fm_buffer_6_load_5, i32 %output_fm_buffer_7_load_5, i3 %trunc_ln7" [src/conv1.cpp:65]   --->   Operation 826 'mux' 'tmp_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 827 [1/1] (0.42ns)   --->   "%br_ln55 = br void %KX.4" [src/conv1.cpp:55]   --->   Operation 827 'br' 'br_ln55' <Predicate = true> <Delay = 0.42>

State 70 <SV = 14> <Delay = 2.42>
ST_70 : Operation 828 [1/1] (0.00ns)   --->   "%ky_4 = phi i4 %add_ln55_4, void %for.inc55.4, i4 0, void %KY.4.split" [src/conv1.cpp:55]   --->   Operation 828 'phi' 'ky_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 829 [1/1] (0.00ns)   --->   "%add51_4_lcssa40 = phi i32 %add51_438, void %for.inc55.4, i32 %tmp_6, void %KY.4.split" [src/conv1.cpp:65]   --->   Operation 829 'phi' 'add51_4_lcssa40' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln65_38 = zext i4 %ky_4" [src/conv1.cpp:65]   --->   Operation 830 'zext' 'zext_ln65_38' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 831 [1/1] (0.78ns)   --->   "%add_ln65_21 = add i10 %add_ln65_9, i10 %zext_ln65_38" [src/conv1.cpp:65]   --->   Operation 831 'add' 'add_ln65_21' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln65_39 = zext i10 %add_ln65_21" [src/conv1.cpp:65]   --->   Operation 832 'zext' 'zext_ln65_39' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 833 [1/1] (0.00ns)   --->   "%p_shl11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln65_21, i3 0" [src/conv1.cpp:65]   --->   Operation 833 'bitconcatenate' 'p_shl11' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 834 [1/1] (0.82ns)   --->   "%add_ln65_22 = add i13 %p_shl11, i13 %zext_ln65_39" [src/conv1.cpp:65]   --->   Operation 834 'add' 'add_ln65_22' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln55_4 = zext i4 %ky_4" [src/conv1.cpp:55]   --->   Operation 835 'zext' 'zext_ln55_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 836 [1/1] (0.79ns)   --->   "%icmp_ln55_4 = icmp_eq  i4 %ky_4, i4 9" [src/conv1.cpp:55]   --->   Operation 836 'icmp' 'icmp_ln55_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 837 [1/1] (0.79ns)   --->   "%add_ln55_4 = add i4 %ky_4, i4 1" [src/conv1.cpp:55]   --->   Operation 837 'add' 'add_ln55_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 838 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_4, void %KX.4.split, void %for.inc58.4" [src/conv1.cpp:55]   --->   Operation 838 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 839 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:55]   --->   Operation 839 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = (!icmp_ln55_4)> <Delay = 0.00>
ST_70 : Operation 840 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv1.cpp:55]   --->   Operation 840 'specloopname' 'specloopname_ln55' <Predicate = (!icmp_ln55_4)> <Delay = 0.00>
ST_70 : Operation 841 [1/1] (0.77ns)   --->   "%empty_123 = add i7 %zext_ln55_4, i7 %ty_11" [src/conv1.cpp:55]   --->   Operation 841 'add' 'empty_123' <Predicate = (!icmp_ln55_4)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 842 [1/1] (0.00ns)   --->   "%zext_ln65_44 = zext i7 %empty_123" [src/conv1.cpp:65]   --->   Operation 842 'zext' 'zext_ln65_44' <Predicate = (!icmp_ln55_4)> <Delay = 0.00>
ST_70 : Operation 843 [1/1] (1.65ns)   --->   "%mul_ln65_4 = mul i14 %zext_ln65_44, i14 93" [src/conv1.cpp:65]   --->   Operation 843 'mul' 'mul_ln65_4' <Predicate = (!icmp_ln55_4)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 844 [1/1] (0.42ns)   --->   "%br_ln56 = br void %NIN.4" [src/conv1.cpp:56]   --->   Operation 844 'br' 'br_ln56' <Predicate = (!icmp_ln55_4)> <Delay = 0.42>
ST_70 : Operation 845 [1/1] (0.73ns)   --->   "%switch_ln65 = switch i3 %trunc_ln7, void %arrayidx5013.4.case.7, i3 0, void %arrayidx5013.4.case.0, i3 1, void %arrayidx5013.4.case.1, i3 2, void %arrayidx5013.4.case.2, i3 3, void %arrayidx5013.4.case.3, i3 4, void %arrayidx5013.4.case.4, i3 5, void %arrayidx5013.4.case.5, i3 6, void %arrayidx5013.4.case.6" [src/conv1.cpp:65]   --->   Operation 845 'switch' 'switch_ln65' <Predicate = (icmp_ln55_4)> <Delay = 0.73>
ST_70 : Operation 846 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_4_lcssa40, i16 %output_fm_buffer_6_addr_7" [src/conv1.cpp:65]   --->   Operation 846 'store' 'store_ln65' <Predicate = (trunc_ln7 == 6 & icmp_ln55_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_70 : Operation 847 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.4.exit" [src/conv1.cpp:65]   --->   Operation 847 'br' 'br_ln65' <Predicate = (trunc_ln7 == 6 & icmp_ln55_4)> <Delay = 0.00>
ST_70 : Operation 848 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_4_lcssa40, i16 %output_fm_buffer_5_addr_7" [src/conv1.cpp:65]   --->   Operation 848 'store' 'store_ln65' <Predicate = (trunc_ln7 == 5 & icmp_ln55_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_70 : Operation 849 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.4.exit" [src/conv1.cpp:65]   --->   Operation 849 'br' 'br_ln65' <Predicate = (trunc_ln7 == 5 & icmp_ln55_4)> <Delay = 0.00>
ST_70 : Operation 850 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_4_lcssa40, i16 %output_fm_buffer_4_addr_7" [src/conv1.cpp:65]   --->   Operation 850 'store' 'store_ln65' <Predicate = (trunc_ln7 == 4 & icmp_ln55_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_70 : Operation 851 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.4.exit" [src/conv1.cpp:65]   --->   Operation 851 'br' 'br_ln65' <Predicate = (trunc_ln7 == 4 & icmp_ln55_4)> <Delay = 0.00>
ST_70 : Operation 852 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_4_lcssa40, i16 %output_fm_buffer_3_addr_7" [src/conv1.cpp:65]   --->   Operation 852 'store' 'store_ln65' <Predicate = (trunc_ln7 == 3 & icmp_ln55_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_70 : Operation 853 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.4.exit" [src/conv1.cpp:65]   --->   Operation 853 'br' 'br_ln65' <Predicate = (trunc_ln7 == 3 & icmp_ln55_4)> <Delay = 0.00>
ST_70 : Operation 854 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_4_lcssa40, i16 %output_fm_buffer_2_addr_7" [src/conv1.cpp:65]   --->   Operation 854 'store' 'store_ln65' <Predicate = (trunc_ln7 == 2 & icmp_ln55_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_70 : Operation 855 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.4.exit" [src/conv1.cpp:65]   --->   Operation 855 'br' 'br_ln65' <Predicate = (trunc_ln7 == 2 & icmp_ln55_4)> <Delay = 0.00>
ST_70 : Operation 856 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_4_lcssa40, i16 %output_fm_buffer_1_addr_7" [src/conv1.cpp:65]   --->   Operation 856 'store' 'store_ln65' <Predicate = (trunc_ln7 == 1 & icmp_ln55_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_70 : Operation 857 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.4.exit" [src/conv1.cpp:65]   --->   Operation 857 'br' 'br_ln65' <Predicate = (trunc_ln7 == 1 & icmp_ln55_4)> <Delay = 0.00>
ST_70 : Operation 858 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_4_lcssa40, i16 %output_fm_buffer_addr_18" [src/conv1.cpp:65]   --->   Operation 858 'store' 'store_ln65' <Predicate = (trunc_ln7 == 0 & icmp_ln55_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_70 : Operation 859 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.4.exit" [src/conv1.cpp:65]   --->   Operation 859 'br' 'br_ln65' <Predicate = (trunc_ln7 == 0 & icmp_ln55_4)> <Delay = 0.00>
ST_70 : Operation 860 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_4_lcssa40, i16 %output_fm_buffer_7_addr_7" [src/conv1.cpp:65]   --->   Operation 860 'store' 'store_ln65' <Predicate = (trunc_ln7 == 7 & icmp_ln55_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_70 : Operation 861 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.4.exit" [src/conv1.cpp:65]   --->   Operation 861 'br' 'br_ln65' <Predicate = (trunc_ln7 == 7 & icmp_ln55_4)> <Delay = 0.00>

State 71 <SV = 15> <Delay = 2.84>
ST_71 : Operation 862 [1/1] (0.00ns)   --->   "%kx_4 = phi i4 %add_ln56_4, void %NIN.4.split, i4 0, void %KX.4.split" [src/conv1.cpp:56]   --->   Operation 862 'phi' 'kx_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 863 [1/1] (0.00ns)   --->   "%add51_438 = phi i32 %add51_4, void %NIN.4.split, i32 %add51_4_lcssa40, void %KX.4.split" [src/conv1.cpp:65]   --->   Operation 863 'phi' 'add51_438' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln65_49 = zext i4 %kx_4" [src/conv1.cpp:65]   --->   Operation 864 'zext' 'zext_ln65_49' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 865 [1/1] (0.82ns)   --->   "%add_ln65_28 = add i13 %add_ln65_22, i13 %zext_ln65_49" [src/conv1.cpp:65]   --->   Operation 865 'add' 'add_ln65_28' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln65_50 = zext i13 %add_ln65_28" [src/conv1.cpp:65]   --->   Operation 866 'zext' 'zext_ln65_50' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 867 [1/1] (0.00ns)   --->   "%conv1_weights_addr_4 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln65_50" [src/conv1.cpp:65]   --->   Operation 867 'getelementptr' 'conv1_weights_addr_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln56_4 = zext i4 %kx_4" [src/conv1.cpp:56]   --->   Operation 868 'zext' 'zext_ln56_4' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 869 [1/1] (0.79ns)   --->   "%icmp_ln56_4 = icmp_eq  i4 %kx_4, i4 9" [src/conv1.cpp:56]   --->   Operation 869 'icmp' 'icmp_ln56_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 870 [1/1] (0.79ns)   --->   "%add_ln56_4 = add i4 %kx_4, i4 1" [src/conv1.cpp:56]   --->   Operation 870 'add' 'add_ln56_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 871 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_4, void %NIN.4.split, void %for.inc55.4" [src/conv1.cpp:56]   --->   Operation 871 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 872 [1/1] (0.77ns)   --->   "%add_ln60_4 = add i7 %zext_ln56_4, i7 %tx_13" [src/conv1.cpp:60]   --->   Operation 872 'add' 'add_ln60_4' <Predicate = (!icmp_ln56_4)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 873 [1/1] (0.00ns)   --->   "%zext_ln65_52 = zext i7 %add_ln60_4" [src/conv1.cpp:65]   --->   Operation 873 'zext' 'zext_ln65_52' <Predicate = (!icmp_ln56_4)> <Delay = 0.00>
ST_71 : Operation 874 [1/1] (0.83ns)   --->   "%add_ln65_29 = add i14 %mul_ln65_4, i14 %zext_ln65_52" [src/conv1.cpp:65]   --->   Operation 874 'add' 'add_ln65_29' <Predicate = (!icmp_ln56_4)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln65_53 = zext i14 %add_ln65_29" [src/conv1.cpp:65]   --->   Operation 875 'zext' 'zext_ln65_53' <Predicate = (!icmp_ln56_4)> <Delay = 0.00>
ST_71 : Operation 876 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_18 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_53" [src/conv1.cpp:65]   --->   Operation 876 'getelementptr' 'input_fm_buffer_addr_18' <Predicate = (!icmp_ln56_4)> <Delay = 0.00>
ST_71 : Operation 877 [2/2] (1.23ns)   --->   "%conv1_weights_load_4 = load i13 %conv1_weights_addr_4" [src/conv1.cpp:65]   --->   Operation 877 'load' 'conv1_weights_load_4' <Predicate = (!icmp_ln56_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_71 : Operation 878 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_13 = load i14 %input_fm_buffer_addr_18" [src/conv1.cpp:65]   --->   Operation 878 'load' 'input_fm_buffer_load_13' <Predicate = (!icmp_ln56_4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>
ST_71 : Operation 879 [1/1] (0.00ns)   --->   "%br_ln55 = br void %KX.4" [src/conv1.cpp:55]   --->   Operation 879 'br' 'br_ln55' <Predicate = (icmp_ln56_4)> <Delay = 0.00>

State 72 <SV = 16> <Delay = 1.23>
ST_72 : Operation 880 [1/2] (1.23ns)   --->   "%conv1_weights_load_4 = load i13 %conv1_weights_addr_4" [src/conv1.cpp:65]   --->   Operation 880 'load' 'conv1_weights_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_72 : Operation 881 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_13 = load i14 %input_fm_buffer_addr_18" [src/conv1.cpp:65]   --->   Operation 881 'load' 'input_fm_buffer_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>

State 73 <SV = 17> <Delay = 7.01>
ST_73 : Operation 882 [1/1] (0.00ns)   --->   "%bitcast_ln65_4 = bitcast i32 %conv1_weights_load_4" [src/conv1.cpp:65]   --->   Operation 882 'bitcast' 'bitcast_ln65_4' <Predicate = true> <Delay = 0.00>
ST_73 : [1/1] (0.71ns)   --->   Input mux for Operation 883 '%mul44_4 = fmul i32 %bitcast_ln65_4, i32 %input_fm_buffer_load_13'
ST_73 : Operation 883 [3/3] (6.30ns)   --->   "%mul44_4 = fmul i32 %bitcast_ln65_4, i32 %input_fm_buffer_load_13" [src/conv1.cpp:65]   --->   Operation 883 'fmul' 'mul44_4' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 18> <Delay = 7.01>
ST_74 : Operation 884 [2/3] (7.01ns)   --->   "%mul44_4 = fmul i32 %bitcast_ln65_4, i32 %input_fm_buffer_load_13" [src/conv1.cpp:65]   --->   Operation 884 'fmul' 'mul44_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 19> <Delay = 7.01>
ST_75 : Operation 885 [1/3] (7.01ns)   --->   "%mul44_4 = fmul i32 %bitcast_ln65_4, i32 %input_fm_buffer_load_13" [src/conv1.cpp:65]   --->   Operation 885 'fmul' 'mul44_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 20> <Delay = 6.43>
ST_76 : [1/1] (0.79ns)   --->   Input mux for Operation 886 '%add51_4 = fadd i32 %add51_438, i32 %mul44_4'
ST_76 : Operation 886 [4/4] (5.64ns)   --->   "%add51_4 = fadd i32 %add51_438, i32 %mul44_4" [src/conv1.cpp:65]   --->   Operation 886 'fadd' 'add51_4' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 21> <Delay = 6.43>
ST_77 : Operation 887 [3/4] (6.43ns)   --->   "%add51_4 = fadd i32 %add51_438, i32 %mul44_4" [src/conv1.cpp:65]   --->   Operation 887 'fadd' 'add51_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 22> <Delay = 6.43>
ST_78 : Operation 888 [2/4] (6.43ns)   --->   "%add51_4 = fadd i32 %add51_438, i32 %mul44_4" [src/conv1.cpp:65]   --->   Operation 888 'fadd' 'add51_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 23> <Delay = 6.43>
ST_79 : Operation 889 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:56]   --->   Operation 889 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 890 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:56]   --->   Operation 890 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 891 [1/4] (6.43ns)   --->   "%add51_4 = fadd i32 %add51_438, i32 %mul44_4" [src/conv1.cpp:65]   --->   Operation 891 'fadd' 'add51_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 892 [1/1] (0.00ns)   --->   "%br_ln56 = br void %NIN.4" [src/conv1.cpp:56]   --->   Operation 892 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 80 <SV = 15> <Delay = 0.00>
ST_80 : Operation 893 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KY.4" [src/conv1.cpp:52]   --->   Operation 893 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 81 <SV = 12> <Delay = 0.85>
ST_81 : Operation 894 [1/1] (0.00ns)   --->   "%ty_12 = phi i7 %add_ln51_7, void %for.inc61.5, i7 0, void %for.inc64.4" [src/conv1.cpp:51]   --->   Operation 894 'phi' 'ty_12' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 895 [1/1] (0.00ns)   --->   "%phi_mul36 = phi i13 %add_ln51_15, void %for.inc61.5, i13 0, void %for.inc64.4" [src/conv1.cpp:51]   --->   Operation 895 'phi' 'phi_mul36' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln51_4 = zext i13 %phi_mul36" [src/conv1.cpp:51]   --->   Operation 896 'zext' 'zext_ln51_4' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 897 [1/1] (0.82ns)   --->   "%add_ln51_15 = add i13 %phi_mul36, i13 85" [src/conv1.cpp:51]   --->   Operation 897 'add' 'add_ln51_15' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 898 [1/1] (0.85ns)   --->   "%empty_124 = add i16 %zext_ln51_4, i16 36125" [src/conv1.cpp:51]   --->   Operation 898 'add' 'empty_124' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 899 [1/1] (0.77ns)   --->   "%icmp_ln51_7 = icmp_eq  i7 %ty_12, i7 85" [src/conv1.cpp:51]   --->   Operation 899 'icmp' 'icmp_ln51_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 900 [1/1] (0.77ns)   --->   "%add_ln51_7 = add i7 %ty_12, i7 1" [src/conv1.cpp:51]   --->   Operation 900 'add' 'add_ln51_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 901 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51_7, void %TX.5.split, void %for.inc64.5" [src/conv1.cpp:51]   --->   Operation 901 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 902 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:51]   --->   Operation 902 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = (!icmp_ln51_7)> <Delay = 0.00>
ST_81 : Operation 903 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/conv1.cpp:51]   --->   Operation 903 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln51_7)> <Delay = 0.00>
ST_81 : Operation 904 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KY.5" [src/conv1.cpp:52]   --->   Operation 904 'br' 'br_ln52' <Predicate = (!icmp_ln51_7)> <Delay = 0.42>
ST_81 : Operation 905 [1/1] (0.00ns)   --->   "%or_ln47_5 = or i6 %trunc_ln47, i6 6" [src/conv1.cpp:47]   --->   Operation 905 'or' 'or_ln47_5' <Predicate = (icmp_ln51_7)> <Delay = 0.00>
ST_81 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln65_33 = zext i6 %or_ln47_5" [src/conv1.cpp:65]   --->   Operation 906 'zext' 'zext_ln65_33' <Predicate = (icmp_ln51_7)> <Delay = 0.00>
ST_81 : Operation 907 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %or_ln47_5, i3 0" [src/conv1.cpp:65]   --->   Operation 907 'bitconcatenate' 'tmp_35' <Predicate = (icmp_ln51_7)> <Delay = 0.00>
ST_81 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln65_34 = zext i9 %tmp_35" [src/conv1.cpp:65]   --->   Operation 908 'zext' 'zext_ln65_34' <Predicate = (icmp_ln51_7)> <Delay = 0.00>
ST_81 : Operation 909 [1/1] (0.77ns)   --->   "%add_ln65_19 = add i10 %zext_ln65_34, i10 %zext_ln65_33" [src/conv1.cpp:65]   --->   Operation 909 'add' 'add_ln65_19' <Predicate = (icmp_ln51_7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 910 [1/1] (0.42ns)   --->   "%br_ln51 = br void %TX.6" [src/conv1.cpp:51]   --->   Operation 910 'br' 'br_ln51' <Predicate = (icmp_ln51_7)> <Delay = 0.42>

State 82 <SV = 13> <Delay = 2.09>
ST_82 : Operation 911 [1/1] (0.00ns)   --->   "%tx_14 = phi i7 %add_ln52_5, void %arrayidx5013.5.exit, i7 0, void %TX.5.split" [src/conv1.cpp:52]   --->   Operation 911 'phi' 'tx_14' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 912 [1/1] (0.00ns)   --->   "%tx_14_cast = zext i7 %tx_14" [src/conv1.cpp:52]   --->   Operation 912 'zext' 'tx_14_cast' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 913 [1/1] (0.85ns)   --->   "%empty_125 = add i16 %empty_124, i16 %tx_14_cast" [src/conv1.cpp:51]   --->   Operation 913 'add' 'empty_125' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 914 [1/1] (0.00ns)   --->   "%p_cast83 = zext i16 %empty_125" [src/conv1.cpp:51]   --->   Operation 914 'zext' 'p_cast83' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 915 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_19 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast83" [src/conv1.cpp:51]   --->   Operation 915 'getelementptr' 'output_fm_buffer_addr_19' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 916 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_8 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast83" [src/conv1.cpp:51]   --->   Operation 916 'getelementptr' 'output_fm_buffer_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 917 [1/1] (0.00ns)   --->   "%output_fm_buffer_2_addr_8 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast83" [src/conv1.cpp:51]   --->   Operation 917 'getelementptr' 'output_fm_buffer_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 918 [1/1] (0.00ns)   --->   "%output_fm_buffer_3_addr_8 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast83" [src/conv1.cpp:51]   --->   Operation 918 'getelementptr' 'output_fm_buffer_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 919 [1/1] (0.00ns)   --->   "%output_fm_buffer_4_addr_8 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast83" [src/conv1.cpp:51]   --->   Operation 919 'getelementptr' 'output_fm_buffer_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 920 [1/1] (0.00ns)   --->   "%output_fm_buffer_5_addr_8 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast83" [src/conv1.cpp:51]   --->   Operation 920 'getelementptr' 'output_fm_buffer_5_addr_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 921 [1/1] (0.00ns)   --->   "%output_fm_buffer_6_addr_8 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast83" [src/conv1.cpp:51]   --->   Operation 921 'getelementptr' 'output_fm_buffer_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 922 [1/1] (0.00ns)   --->   "%output_fm_buffer_7_addr_8 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast83" [src/conv1.cpp:51]   --->   Operation 922 'getelementptr' 'output_fm_buffer_7_addr_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 923 [1/1] (0.77ns)   --->   "%icmp_ln52_5 = icmp_eq  i7 %tx_14, i7 85" [src/conv1.cpp:52]   --->   Operation 923 'icmp' 'icmp_ln52_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 924 [1/1] (0.77ns)   --->   "%add_ln52_5 = add i7 %tx_14, i7 1" [src/conv1.cpp:52]   --->   Operation 924 'add' 'add_ln52_5' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 925 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_5, void %KY.5.split, void %for.inc61.5" [src/conv1.cpp:52]   --->   Operation 925 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 926 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_11 = load i16 %output_fm_buffer_addr_19" [src/conv1.cpp:65]   --->   Operation 926 'load' 'output_fm_buffer_load_11' <Predicate = (!icmp_ln52_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_82 : Operation 927 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load_6 = load i16 %output_fm_buffer_1_addr_8" [src/conv1.cpp:65]   --->   Operation 927 'load' 'output_fm_buffer_1_load_6' <Predicate = (!icmp_ln52_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_82 : Operation 928 [2/2] (1.23ns)   --->   "%output_fm_buffer_2_load_6 = load i16 %output_fm_buffer_2_addr_8" [src/conv1.cpp:65]   --->   Operation 928 'load' 'output_fm_buffer_2_load_6' <Predicate = (!icmp_ln52_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_82 : Operation 929 [2/2] (1.23ns)   --->   "%output_fm_buffer_3_load_6 = load i16 %output_fm_buffer_3_addr_8" [src/conv1.cpp:65]   --->   Operation 929 'load' 'output_fm_buffer_3_load_6' <Predicate = (!icmp_ln52_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_82 : Operation 930 [2/2] (1.23ns)   --->   "%output_fm_buffer_4_load_6 = load i16 %output_fm_buffer_4_addr_8" [src/conv1.cpp:65]   --->   Operation 930 'load' 'output_fm_buffer_4_load_6' <Predicate = (!icmp_ln52_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_82 : Operation 931 [2/2] (1.23ns)   --->   "%output_fm_buffer_5_load_6 = load i16 %output_fm_buffer_5_addr_8" [src/conv1.cpp:65]   --->   Operation 931 'load' 'output_fm_buffer_5_load_6' <Predicate = (!icmp_ln52_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_82 : Operation 932 [2/2] (1.23ns)   --->   "%output_fm_buffer_6_load_6 = load i16 %output_fm_buffer_6_addr_8" [src/conv1.cpp:65]   --->   Operation 932 'load' 'output_fm_buffer_6_load_6' <Predicate = (!icmp_ln52_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_82 : Operation 933 [2/2] (1.23ns)   --->   "%output_fm_buffer_7_load_6 = load i16 %output_fm_buffer_7_addr_8" [src/conv1.cpp:65]   --->   Operation 933 'load' 'output_fm_buffer_7_load_6' <Predicate = (!icmp_ln52_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_82 : Operation 934 [1/1] (0.00ns)   --->   "%br_ln51 = br void %TX.5" [src/conv1.cpp:51]   --->   Operation 934 'br' 'br_ln51' <Predicate = (icmp_ln52_5)> <Delay = 0.00>

State 83 <SV = 14> <Delay = 1.95>
ST_83 : Operation 935 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:52]   --->   Operation 935 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 936 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv1.cpp:52]   --->   Operation 936 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 937 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_11 = load i16 %output_fm_buffer_addr_19" [src/conv1.cpp:65]   --->   Operation 937 'load' 'output_fm_buffer_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_83 : Operation 938 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load_6 = load i16 %output_fm_buffer_1_addr_8" [src/conv1.cpp:65]   --->   Operation 938 'load' 'output_fm_buffer_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_83 : Operation 939 [1/2] (1.23ns)   --->   "%output_fm_buffer_2_load_6 = load i16 %output_fm_buffer_2_addr_8" [src/conv1.cpp:65]   --->   Operation 939 'load' 'output_fm_buffer_2_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_83 : Operation 940 [1/2] (1.23ns)   --->   "%output_fm_buffer_3_load_6 = load i16 %output_fm_buffer_3_addr_8" [src/conv1.cpp:65]   --->   Operation 940 'load' 'output_fm_buffer_3_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_83 : Operation 941 [1/2] (1.23ns)   --->   "%output_fm_buffer_4_load_6 = load i16 %output_fm_buffer_4_addr_8" [src/conv1.cpp:65]   --->   Operation 941 'load' 'output_fm_buffer_4_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_83 : Operation 942 [1/2] (1.23ns)   --->   "%output_fm_buffer_5_load_6 = load i16 %output_fm_buffer_5_addr_8" [src/conv1.cpp:65]   --->   Operation 942 'load' 'output_fm_buffer_5_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_83 : Operation 943 [1/2] (1.23ns)   --->   "%output_fm_buffer_6_load_6 = load i16 %output_fm_buffer_6_addr_8" [src/conv1.cpp:65]   --->   Operation 943 'load' 'output_fm_buffer_6_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_83 : Operation 944 [1/2] (1.23ns)   --->   "%output_fm_buffer_7_load_6 = load i16 %output_fm_buffer_7_addr_8" [src/conv1.cpp:65]   --->   Operation 944 'load' 'output_fm_buffer_7_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_83 : Operation 945 [1/1] (0.72ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load_11, i32 %output_fm_buffer_1_load_6, i32 %output_fm_buffer_2_load_6, i32 %output_fm_buffer_3_load_6, i32 %output_fm_buffer_4_load_6, i32 %output_fm_buffer_5_load_6, i32 %output_fm_buffer_6_load_6, i32 %output_fm_buffer_7_load_6, i3 %trunc_ln7" [src/conv1.cpp:65]   --->   Operation 945 'mux' 'tmp_7' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 946 [1/1] (0.42ns)   --->   "%br_ln55 = br void %KX.5" [src/conv1.cpp:55]   --->   Operation 946 'br' 'br_ln55' <Predicate = true> <Delay = 0.42>

State 84 <SV = 15> <Delay = 2.42>
ST_84 : Operation 947 [1/1] (0.00ns)   --->   "%ky_5 = phi i4 %add_ln55_5, void %for.inc55.5, i4 0, void %KY.5.split" [src/conv1.cpp:55]   --->   Operation 947 'phi' 'ky_5' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 948 [1/1] (0.00ns)   --->   "%add51_5_lcssa43 = phi i32 %add51_541, void %for.inc55.5, i32 %tmp_7, void %KY.5.split" [src/conv1.cpp:65]   --->   Operation 948 'phi' 'add51_5_lcssa43' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln65_47 = zext i4 %ky_5" [src/conv1.cpp:65]   --->   Operation 949 'zext' 'zext_ln65_47' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 950 [1/1] (0.78ns)   --->   "%add_ln65_26 = add i10 %add_ln65_14, i10 %zext_ln65_47" [src/conv1.cpp:65]   --->   Operation 950 'add' 'add_ln65_26' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln65_48 = zext i10 %add_ln65_26" [src/conv1.cpp:65]   --->   Operation 951 'zext' 'zext_ln65_48' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 952 [1/1] (0.00ns)   --->   "%p_shl12 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln65_26, i3 0" [src/conv1.cpp:65]   --->   Operation 952 'bitconcatenate' 'p_shl12' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 953 [1/1] (0.82ns)   --->   "%add_ln65_27 = add i13 %p_shl12, i13 %zext_ln65_48" [src/conv1.cpp:65]   --->   Operation 953 'add' 'add_ln65_27' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln55_5 = zext i4 %ky_5" [src/conv1.cpp:55]   --->   Operation 954 'zext' 'zext_ln55_5' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 955 [1/1] (0.79ns)   --->   "%icmp_ln55_5 = icmp_eq  i4 %ky_5, i4 9" [src/conv1.cpp:55]   --->   Operation 955 'icmp' 'icmp_ln55_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 956 [1/1] (0.79ns)   --->   "%add_ln55_5 = add i4 %ky_5, i4 1" [src/conv1.cpp:55]   --->   Operation 956 'add' 'add_ln55_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 957 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_5, void %KX.5.split, void %for.inc58.5" [src/conv1.cpp:55]   --->   Operation 957 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 958 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:55]   --->   Operation 958 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = (!icmp_ln55_5)> <Delay = 0.00>
ST_84 : Operation 959 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv1.cpp:55]   --->   Operation 959 'specloopname' 'specloopname_ln55' <Predicate = (!icmp_ln55_5)> <Delay = 0.00>
ST_84 : Operation 960 [1/1] (0.77ns)   --->   "%empty_126 = add i7 %zext_ln55_5, i7 %ty_12" [src/conv1.cpp:55]   --->   Operation 960 'add' 'empty_126' <Predicate = (!icmp_ln55_5)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 961 [1/1] (0.00ns)   --->   "%zext_ln65_51 = zext i7 %empty_126" [src/conv1.cpp:65]   --->   Operation 961 'zext' 'zext_ln65_51' <Predicate = (!icmp_ln55_5)> <Delay = 0.00>
ST_84 : Operation 962 [1/1] (1.65ns)   --->   "%mul_ln65_5 = mul i14 %zext_ln65_51, i14 93" [src/conv1.cpp:65]   --->   Operation 962 'mul' 'mul_ln65_5' <Predicate = (!icmp_ln55_5)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 963 [1/1] (0.42ns)   --->   "%br_ln56 = br void %NIN.5" [src/conv1.cpp:56]   --->   Operation 963 'br' 'br_ln56' <Predicate = (!icmp_ln55_5)> <Delay = 0.42>
ST_84 : Operation 964 [1/1] (0.73ns)   --->   "%switch_ln65 = switch i3 %trunc_ln7, void %arrayidx5013.5.case.7, i3 0, void %arrayidx5013.5.case.0, i3 1, void %arrayidx5013.5.case.1, i3 2, void %arrayidx5013.5.case.2, i3 3, void %arrayidx5013.5.case.3, i3 4, void %arrayidx5013.5.case.4, i3 5, void %arrayidx5013.5.case.5, i3 6, void %arrayidx5013.5.case.6" [src/conv1.cpp:65]   --->   Operation 964 'switch' 'switch_ln65' <Predicate = (icmp_ln55_5)> <Delay = 0.73>
ST_84 : Operation 965 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_5_lcssa43, i16 %output_fm_buffer_6_addr_8" [src/conv1.cpp:65]   --->   Operation 965 'store' 'store_ln65' <Predicate = (trunc_ln7 == 6 & icmp_ln55_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_84 : Operation 966 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.5.exit" [src/conv1.cpp:65]   --->   Operation 966 'br' 'br_ln65' <Predicate = (trunc_ln7 == 6 & icmp_ln55_5)> <Delay = 0.00>
ST_84 : Operation 967 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_5_lcssa43, i16 %output_fm_buffer_5_addr_8" [src/conv1.cpp:65]   --->   Operation 967 'store' 'store_ln65' <Predicate = (trunc_ln7 == 5 & icmp_ln55_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_84 : Operation 968 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.5.exit" [src/conv1.cpp:65]   --->   Operation 968 'br' 'br_ln65' <Predicate = (trunc_ln7 == 5 & icmp_ln55_5)> <Delay = 0.00>
ST_84 : Operation 969 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_5_lcssa43, i16 %output_fm_buffer_4_addr_8" [src/conv1.cpp:65]   --->   Operation 969 'store' 'store_ln65' <Predicate = (trunc_ln7 == 4 & icmp_ln55_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_84 : Operation 970 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.5.exit" [src/conv1.cpp:65]   --->   Operation 970 'br' 'br_ln65' <Predicate = (trunc_ln7 == 4 & icmp_ln55_5)> <Delay = 0.00>
ST_84 : Operation 971 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_5_lcssa43, i16 %output_fm_buffer_3_addr_8" [src/conv1.cpp:65]   --->   Operation 971 'store' 'store_ln65' <Predicate = (trunc_ln7 == 3 & icmp_ln55_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_84 : Operation 972 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.5.exit" [src/conv1.cpp:65]   --->   Operation 972 'br' 'br_ln65' <Predicate = (trunc_ln7 == 3 & icmp_ln55_5)> <Delay = 0.00>
ST_84 : Operation 973 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_5_lcssa43, i16 %output_fm_buffer_2_addr_8" [src/conv1.cpp:65]   --->   Operation 973 'store' 'store_ln65' <Predicate = (trunc_ln7 == 2 & icmp_ln55_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_84 : Operation 974 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.5.exit" [src/conv1.cpp:65]   --->   Operation 974 'br' 'br_ln65' <Predicate = (trunc_ln7 == 2 & icmp_ln55_5)> <Delay = 0.00>
ST_84 : Operation 975 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_5_lcssa43, i16 %output_fm_buffer_1_addr_8" [src/conv1.cpp:65]   --->   Operation 975 'store' 'store_ln65' <Predicate = (trunc_ln7 == 1 & icmp_ln55_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_84 : Operation 976 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.5.exit" [src/conv1.cpp:65]   --->   Operation 976 'br' 'br_ln65' <Predicate = (trunc_ln7 == 1 & icmp_ln55_5)> <Delay = 0.00>
ST_84 : Operation 977 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_5_lcssa43, i16 %output_fm_buffer_addr_19" [src/conv1.cpp:65]   --->   Operation 977 'store' 'store_ln65' <Predicate = (trunc_ln7 == 0 & icmp_ln55_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_84 : Operation 978 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.5.exit" [src/conv1.cpp:65]   --->   Operation 978 'br' 'br_ln65' <Predicate = (trunc_ln7 == 0 & icmp_ln55_5)> <Delay = 0.00>
ST_84 : Operation 979 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_5_lcssa43, i16 %output_fm_buffer_7_addr_8" [src/conv1.cpp:65]   --->   Operation 979 'store' 'store_ln65' <Predicate = (trunc_ln7 == 7 & icmp_ln55_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_84 : Operation 980 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.5.exit" [src/conv1.cpp:65]   --->   Operation 980 'br' 'br_ln65' <Predicate = (trunc_ln7 == 7 & icmp_ln55_5)> <Delay = 0.00>

State 85 <SV = 16> <Delay = 2.84>
ST_85 : Operation 981 [1/1] (0.00ns)   --->   "%kx_5 = phi i4 %add_ln56_5, void %NIN.5.split, i4 0, void %KX.5.split" [src/conv1.cpp:56]   --->   Operation 981 'phi' 'kx_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 982 [1/1] (0.00ns)   --->   "%add51_541 = phi i32 %add51_5, void %NIN.5.split, i32 %add51_5_lcssa43, void %KX.5.split" [src/conv1.cpp:65]   --->   Operation 982 'phi' 'add51_541' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 983 [1/1] (0.00ns)   --->   "%zext_ln65_56 = zext i4 %kx_5" [src/conv1.cpp:65]   --->   Operation 983 'zext' 'zext_ln65_56' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 984 [1/1] (0.82ns)   --->   "%add_ln65_32 = add i13 %add_ln65_27, i13 %zext_ln65_56" [src/conv1.cpp:65]   --->   Operation 984 'add' 'add_ln65_32' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln65_57 = zext i13 %add_ln65_32" [src/conv1.cpp:65]   --->   Operation 985 'zext' 'zext_ln65_57' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 986 [1/1] (0.00ns)   --->   "%conv1_weights_addr_5 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln65_57" [src/conv1.cpp:65]   --->   Operation 986 'getelementptr' 'conv1_weights_addr_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 987 [1/1] (0.00ns)   --->   "%zext_ln56_5 = zext i4 %kx_5" [src/conv1.cpp:56]   --->   Operation 987 'zext' 'zext_ln56_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 988 [1/1] (0.79ns)   --->   "%icmp_ln56_5 = icmp_eq  i4 %kx_5, i4 9" [src/conv1.cpp:56]   --->   Operation 988 'icmp' 'icmp_ln56_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 989 [1/1] (0.79ns)   --->   "%add_ln56_5 = add i4 %kx_5, i4 1" [src/conv1.cpp:56]   --->   Operation 989 'add' 'add_ln56_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 990 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_5, void %NIN.5.split, void %for.inc55.5" [src/conv1.cpp:56]   --->   Operation 990 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 991 [1/1] (0.77ns)   --->   "%add_ln60_5 = add i7 %zext_ln56_5, i7 %tx_14" [src/conv1.cpp:60]   --->   Operation 991 'add' 'add_ln60_5' <Predicate = (!icmp_ln56_5)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln65_59 = zext i7 %add_ln60_5" [src/conv1.cpp:65]   --->   Operation 992 'zext' 'zext_ln65_59' <Predicate = (!icmp_ln56_5)> <Delay = 0.00>
ST_85 : Operation 993 [1/1] (0.83ns)   --->   "%add_ln65_33 = add i14 %mul_ln65_5, i14 %zext_ln65_59" [src/conv1.cpp:65]   --->   Operation 993 'add' 'add_ln65_33' <Predicate = (!icmp_ln56_5)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln65_60 = zext i14 %add_ln65_33" [src/conv1.cpp:65]   --->   Operation 994 'zext' 'zext_ln65_60' <Predicate = (!icmp_ln56_5)> <Delay = 0.00>
ST_85 : Operation 995 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_19 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_60" [src/conv1.cpp:65]   --->   Operation 995 'getelementptr' 'input_fm_buffer_addr_19' <Predicate = (!icmp_ln56_5)> <Delay = 0.00>
ST_85 : Operation 996 [2/2] (1.23ns)   --->   "%conv1_weights_load_5 = load i13 %conv1_weights_addr_5" [src/conv1.cpp:65]   --->   Operation 996 'load' 'conv1_weights_load_5' <Predicate = (!icmp_ln56_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_85 : Operation 997 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_14 = load i14 %input_fm_buffer_addr_19" [src/conv1.cpp:65]   --->   Operation 997 'load' 'input_fm_buffer_load_14' <Predicate = (!icmp_ln56_5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>
ST_85 : Operation 998 [1/1] (0.00ns)   --->   "%br_ln55 = br void %KX.5" [src/conv1.cpp:55]   --->   Operation 998 'br' 'br_ln55' <Predicate = (icmp_ln56_5)> <Delay = 0.00>

State 86 <SV = 17> <Delay = 1.23>
ST_86 : Operation 999 [1/2] (1.23ns)   --->   "%conv1_weights_load_5 = load i13 %conv1_weights_addr_5" [src/conv1.cpp:65]   --->   Operation 999 'load' 'conv1_weights_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_86 : Operation 1000 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_14 = load i14 %input_fm_buffer_addr_19" [src/conv1.cpp:65]   --->   Operation 1000 'load' 'input_fm_buffer_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>

State 87 <SV = 18> <Delay = 7.01>
ST_87 : Operation 1001 [1/1] (0.00ns)   --->   "%bitcast_ln65_5 = bitcast i32 %conv1_weights_load_5" [src/conv1.cpp:65]   --->   Operation 1001 'bitcast' 'bitcast_ln65_5' <Predicate = true> <Delay = 0.00>
ST_87 : [1/1] (0.71ns)   --->   Input mux for Operation 1002 '%mul44_5 = fmul i32 %bitcast_ln65_5, i32 %input_fm_buffer_load_14'
ST_87 : Operation 1002 [3/3] (6.30ns)   --->   "%mul44_5 = fmul i32 %bitcast_ln65_5, i32 %input_fm_buffer_load_14" [src/conv1.cpp:65]   --->   Operation 1002 'fmul' 'mul44_5' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 19> <Delay = 7.01>
ST_88 : Operation 1003 [2/3] (7.01ns)   --->   "%mul44_5 = fmul i32 %bitcast_ln65_5, i32 %input_fm_buffer_load_14" [src/conv1.cpp:65]   --->   Operation 1003 'fmul' 'mul44_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 20> <Delay = 7.01>
ST_89 : Operation 1004 [1/3] (7.01ns)   --->   "%mul44_5 = fmul i32 %bitcast_ln65_5, i32 %input_fm_buffer_load_14" [src/conv1.cpp:65]   --->   Operation 1004 'fmul' 'mul44_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 21> <Delay = 6.43>
ST_90 : [1/1] (0.79ns)   --->   Input mux for Operation 1005 '%add51_5 = fadd i32 %add51_541, i32 %mul44_5'
ST_90 : Operation 1005 [4/4] (5.64ns)   --->   "%add51_5 = fadd i32 %add51_541, i32 %mul44_5" [src/conv1.cpp:65]   --->   Operation 1005 'fadd' 'add51_5' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 22> <Delay = 6.43>
ST_91 : Operation 1006 [3/4] (6.43ns)   --->   "%add51_5 = fadd i32 %add51_541, i32 %mul44_5" [src/conv1.cpp:65]   --->   Operation 1006 'fadd' 'add51_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 23> <Delay = 6.43>
ST_92 : Operation 1007 [2/4] (6.43ns)   --->   "%add51_5 = fadd i32 %add51_541, i32 %mul44_5" [src/conv1.cpp:65]   --->   Operation 1007 'fadd' 'add51_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 24> <Delay = 6.43>
ST_93 : Operation 1008 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:56]   --->   Operation 1008 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1009 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:56]   --->   Operation 1009 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1010 [1/4] (6.43ns)   --->   "%add51_5 = fadd i32 %add51_541, i32 %mul44_5" [src/conv1.cpp:65]   --->   Operation 1010 'fadd' 'add51_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1011 [1/1] (0.00ns)   --->   "%br_ln56 = br void %NIN.5" [src/conv1.cpp:56]   --->   Operation 1011 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 94 <SV = 16> <Delay = 0.00>
ST_94 : Operation 1012 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KY.5" [src/conv1.cpp:52]   --->   Operation 1012 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 95 <SV = 13> <Delay = 0.85>
ST_95 : Operation 1013 [1/1] (0.00ns)   --->   "%ty_13 = phi i7 %add_ln51_8, void %for.inc61.6, i7 0, void %for.inc64.5" [src/conv1.cpp:51]   --->   Operation 1013 'phi' 'ty_13' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1014 [1/1] (0.00ns)   --->   "%phi_mul38 = phi i13 %add_ln51_16, void %for.inc61.6, i13 0, void %for.inc64.5" [src/conv1.cpp:51]   --->   Operation 1014 'phi' 'phi_mul38' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln51_5 = zext i13 %phi_mul38" [src/conv1.cpp:51]   --->   Operation 1015 'zext' 'zext_ln51_5' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1016 [1/1] (0.82ns)   --->   "%add_ln51_16 = add i13 %phi_mul38, i13 85" [src/conv1.cpp:51]   --->   Operation 1016 'add' 'add_ln51_16' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1017 [1/1] (0.85ns)   --->   "%empty_127 = add i16 %zext_ln51_5, i16 43350" [src/conv1.cpp:51]   --->   Operation 1017 'add' 'empty_127' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1018 [1/1] (0.77ns)   --->   "%icmp_ln51_8 = icmp_eq  i7 %ty_13, i7 85" [src/conv1.cpp:51]   --->   Operation 1018 'icmp' 'icmp_ln51_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1019 [1/1] (0.77ns)   --->   "%add_ln51_8 = add i7 %ty_13, i7 1" [src/conv1.cpp:51]   --->   Operation 1019 'add' 'add_ln51_8' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1020 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51_8, void %TX.6.split, void %for.inc64.6" [src/conv1.cpp:51]   --->   Operation 1020 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1021 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:51]   --->   Operation 1021 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = (!icmp_ln51_8)> <Delay = 0.00>
ST_95 : Operation 1022 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/conv1.cpp:51]   --->   Operation 1022 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln51_8)> <Delay = 0.00>
ST_95 : Operation 1023 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KY.6" [src/conv1.cpp:52]   --->   Operation 1023 'br' 'br_ln52' <Predicate = (!icmp_ln51_8)> <Delay = 0.42>
ST_95 : Operation 1024 [1/1] (0.00ns)   --->   "%or_ln47_6 = or i6 %trunc_ln47, i6 7" [src/conv1.cpp:47]   --->   Operation 1024 'or' 'or_ln47_6' <Predicate = (icmp_ln51_8)> <Delay = 0.00>
ST_95 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln65_42 = zext i6 %or_ln47_6" [src/conv1.cpp:65]   --->   Operation 1025 'zext' 'zext_ln65_42' <Predicate = (icmp_ln51_8)> <Delay = 0.00>
ST_95 : Operation 1026 [1/1] (0.00ns)   --->   "%tmp_36 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %or_ln47_6, i3 0" [src/conv1.cpp:65]   --->   Operation 1026 'bitconcatenate' 'tmp_36' <Predicate = (icmp_ln51_8)> <Delay = 0.00>
ST_95 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln65_43 = zext i9 %tmp_36" [src/conv1.cpp:65]   --->   Operation 1027 'zext' 'zext_ln65_43' <Predicate = (icmp_ln51_8)> <Delay = 0.00>
ST_95 : Operation 1028 [1/1] (0.77ns)   --->   "%add_ln65_24 = add i10 %zext_ln65_43, i10 %zext_ln65_42" [src/conv1.cpp:65]   --->   Operation 1028 'add' 'add_ln65_24' <Predicate = (icmp_ln51_8)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1029 [1/1] (0.42ns)   --->   "%br_ln51 = br void %TX.7" [src/conv1.cpp:51]   --->   Operation 1029 'br' 'br_ln51' <Predicate = (icmp_ln51_8)> <Delay = 0.42>

State 96 <SV = 14> <Delay = 2.09>
ST_96 : Operation 1030 [1/1] (0.00ns)   --->   "%tx_15 = phi i7 %add_ln52_6, void %arrayidx5013.6.exit, i7 0, void %TX.6.split" [src/conv1.cpp:52]   --->   Operation 1030 'phi' 'tx_15' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1031 [1/1] (0.00ns)   --->   "%tx_15_cast = zext i7 %tx_15" [src/conv1.cpp:52]   --->   Operation 1031 'zext' 'tx_15_cast' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1032 [1/1] (0.85ns)   --->   "%empty_128 = add i16 %empty_127, i16 %tx_15_cast" [src/conv1.cpp:51]   --->   Operation 1032 'add' 'empty_128' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1033 [1/1] (0.00ns)   --->   "%p_cast87 = zext i16 %empty_128" [src/conv1.cpp:51]   --->   Operation 1033 'zext' 'p_cast87' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1034 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_20 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast87" [src/conv1.cpp:51]   --->   Operation 1034 'getelementptr' 'output_fm_buffer_addr_20' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1035 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_9 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast87" [src/conv1.cpp:51]   --->   Operation 1035 'getelementptr' 'output_fm_buffer_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1036 [1/1] (0.00ns)   --->   "%output_fm_buffer_2_addr_9 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast87" [src/conv1.cpp:51]   --->   Operation 1036 'getelementptr' 'output_fm_buffer_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1037 [1/1] (0.00ns)   --->   "%output_fm_buffer_3_addr_9 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast87" [src/conv1.cpp:51]   --->   Operation 1037 'getelementptr' 'output_fm_buffer_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1038 [1/1] (0.00ns)   --->   "%output_fm_buffer_4_addr_9 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast87" [src/conv1.cpp:51]   --->   Operation 1038 'getelementptr' 'output_fm_buffer_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1039 [1/1] (0.00ns)   --->   "%output_fm_buffer_5_addr_9 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast87" [src/conv1.cpp:51]   --->   Operation 1039 'getelementptr' 'output_fm_buffer_5_addr_9' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1040 [1/1] (0.00ns)   --->   "%output_fm_buffer_6_addr_9 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast87" [src/conv1.cpp:51]   --->   Operation 1040 'getelementptr' 'output_fm_buffer_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1041 [1/1] (0.00ns)   --->   "%output_fm_buffer_7_addr_9 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast87" [src/conv1.cpp:51]   --->   Operation 1041 'getelementptr' 'output_fm_buffer_7_addr_9' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1042 [1/1] (0.77ns)   --->   "%icmp_ln52_6 = icmp_eq  i7 %tx_15, i7 85" [src/conv1.cpp:52]   --->   Operation 1042 'icmp' 'icmp_ln52_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1043 [1/1] (0.77ns)   --->   "%add_ln52_6 = add i7 %tx_15, i7 1" [src/conv1.cpp:52]   --->   Operation 1043 'add' 'add_ln52_6' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1044 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_6, void %KY.6.split, void %for.inc61.6" [src/conv1.cpp:52]   --->   Operation 1044 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1045 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_12 = load i16 %output_fm_buffer_addr_20" [src/conv1.cpp:65]   --->   Operation 1045 'load' 'output_fm_buffer_load_12' <Predicate = (!icmp_ln52_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_96 : Operation 1046 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load_7 = load i16 %output_fm_buffer_1_addr_9" [src/conv1.cpp:65]   --->   Operation 1046 'load' 'output_fm_buffer_1_load_7' <Predicate = (!icmp_ln52_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_96 : Operation 1047 [2/2] (1.23ns)   --->   "%output_fm_buffer_2_load_7 = load i16 %output_fm_buffer_2_addr_9" [src/conv1.cpp:65]   --->   Operation 1047 'load' 'output_fm_buffer_2_load_7' <Predicate = (!icmp_ln52_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_96 : Operation 1048 [2/2] (1.23ns)   --->   "%output_fm_buffer_3_load_7 = load i16 %output_fm_buffer_3_addr_9" [src/conv1.cpp:65]   --->   Operation 1048 'load' 'output_fm_buffer_3_load_7' <Predicate = (!icmp_ln52_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_96 : Operation 1049 [2/2] (1.23ns)   --->   "%output_fm_buffer_4_load_7 = load i16 %output_fm_buffer_4_addr_9" [src/conv1.cpp:65]   --->   Operation 1049 'load' 'output_fm_buffer_4_load_7' <Predicate = (!icmp_ln52_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_96 : Operation 1050 [2/2] (1.23ns)   --->   "%output_fm_buffer_5_load_7 = load i16 %output_fm_buffer_5_addr_9" [src/conv1.cpp:65]   --->   Operation 1050 'load' 'output_fm_buffer_5_load_7' <Predicate = (!icmp_ln52_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_96 : Operation 1051 [2/2] (1.23ns)   --->   "%output_fm_buffer_6_load_7 = load i16 %output_fm_buffer_6_addr_9" [src/conv1.cpp:65]   --->   Operation 1051 'load' 'output_fm_buffer_6_load_7' <Predicate = (!icmp_ln52_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_96 : Operation 1052 [2/2] (1.23ns)   --->   "%output_fm_buffer_7_load_7 = load i16 %output_fm_buffer_7_addr_9" [src/conv1.cpp:65]   --->   Operation 1052 'load' 'output_fm_buffer_7_load_7' <Predicate = (!icmp_ln52_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_96 : Operation 1053 [1/1] (0.00ns)   --->   "%br_ln51 = br void %TX.6" [src/conv1.cpp:51]   --->   Operation 1053 'br' 'br_ln51' <Predicate = (icmp_ln52_6)> <Delay = 0.00>

State 97 <SV = 15> <Delay = 1.95>
ST_97 : Operation 1054 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:52]   --->   Operation 1054 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1055 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv1.cpp:52]   --->   Operation 1055 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1056 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_12 = load i16 %output_fm_buffer_addr_20" [src/conv1.cpp:65]   --->   Operation 1056 'load' 'output_fm_buffer_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_97 : Operation 1057 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load_7 = load i16 %output_fm_buffer_1_addr_9" [src/conv1.cpp:65]   --->   Operation 1057 'load' 'output_fm_buffer_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_97 : Operation 1058 [1/2] (1.23ns)   --->   "%output_fm_buffer_2_load_7 = load i16 %output_fm_buffer_2_addr_9" [src/conv1.cpp:65]   --->   Operation 1058 'load' 'output_fm_buffer_2_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_97 : Operation 1059 [1/2] (1.23ns)   --->   "%output_fm_buffer_3_load_7 = load i16 %output_fm_buffer_3_addr_9" [src/conv1.cpp:65]   --->   Operation 1059 'load' 'output_fm_buffer_3_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_97 : Operation 1060 [1/2] (1.23ns)   --->   "%output_fm_buffer_4_load_7 = load i16 %output_fm_buffer_4_addr_9" [src/conv1.cpp:65]   --->   Operation 1060 'load' 'output_fm_buffer_4_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_97 : Operation 1061 [1/2] (1.23ns)   --->   "%output_fm_buffer_5_load_7 = load i16 %output_fm_buffer_5_addr_9" [src/conv1.cpp:65]   --->   Operation 1061 'load' 'output_fm_buffer_5_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_97 : Operation 1062 [1/2] (1.23ns)   --->   "%output_fm_buffer_6_load_7 = load i16 %output_fm_buffer_6_addr_9" [src/conv1.cpp:65]   --->   Operation 1062 'load' 'output_fm_buffer_6_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_97 : Operation 1063 [1/2] (1.23ns)   --->   "%output_fm_buffer_7_load_7 = load i16 %output_fm_buffer_7_addr_9" [src/conv1.cpp:65]   --->   Operation 1063 'load' 'output_fm_buffer_7_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_97 : Operation 1064 [1/1] (0.72ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load_12, i32 %output_fm_buffer_1_load_7, i32 %output_fm_buffer_2_load_7, i32 %output_fm_buffer_3_load_7, i32 %output_fm_buffer_4_load_7, i32 %output_fm_buffer_5_load_7, i32 %output_fm_buffer_6_load_7, i32 %output_fm_buffer_7_load_7, i3 %trunc_ln7" [src/conv1.cpp:65]   --->   Operation 1064 'mux' 'tmp_8' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1065 [1/1] (0.42ns)   --->   "%br_ln55 = br void %KX.6" [src/conv1.cpp:55]   --->   Operation 1065 'br' 'br_ln55' <Predicate = true> <Delay = 0.42>

State 98 <SV = 16> <Delay = 2.42>
ST_98 : Operation 1066 [1/1] (0.00ns)   --->   "%ky_6 = phi i4 %add_ln55_6, void %for.inc55.6, i4 0, void %KY.6.split" [src/conv1.cpp:55]   --->   Operation 1066 'phi' 'ky_6' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1067 [1/1] (0.00ns)   --->   "%add51_6_lcssa46 = phi i32 %add51_644, void %for.inc55.6, i32 %tmp_8, void %KY.6.split" [src/conv1.cpp:65]   --->   Operation 1067 'phi' 'add51_6_lcssa46' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln65_54 = zext i4 %ky_6" [src/conv1.cpp:65]   --->   Operation 1068 'zext' 'zext_ln65_54' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1069 [1/1] (0.78ns)   --->   "%add_ln65_30 = add i10 %add_ln65_19, i10 %zext_ln65_54" [src/conv1.cpp:65]   --->   Operation 1069 'add' 'add_ln65_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln65_55 = zext i10 %add_ln65_30" [src/conv1.cpp:65]   --->   Operation 1070 'zext' 'zext_ln65_55' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1071 [1/1] (0.00ns)   --->   "%p_shl13 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln65_30, i3 0" [src/conv1.cpp:65]   --->   Operation 1071 'bitconcatenate' 'p_shl13' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1072 [1/1] (0.82ns)   --->   "%add_ln65_31 = add i13 %p_shl13, i13 %zext_ln65_55" [src/conv1.cpp:65]   --->   Operation 1072 'add' 'add_ln65_31' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1073 [1/1] (0.00ns)   --->   "%zext_ln55_6 = zext i4 %ky_6" [src/conv1.cpp:55]   --->   Operation 1073 'zext' 'zext_ln55_6' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1074 [1/1] (0.79ns)   --->   "%icmp_ln55_6 = icmp_eq  i4 %ky_6, i4 9" [src/conv1.cpp:55]   --->   Operation 1074 'icmp' 'icmp_ln55_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1075 [1/1] (0.79ns)   --->   "%add_ln55_6 = add i4 %ky_6, i4 1" [src/conv1.cpp:55]   --->   Operation 1075 'add' 'add_ln55_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1076 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_6, void %KX.6.split, void %for.inc58.6" [src/conv1.cpp:55]   --->   Operation 1076 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1077 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:55]   --->   Operation 1077 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = (!icmp_ln55_6)> <Delay = 0.00>
ST_98 : Operation 1078 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv1.cpp:55]   --->   Operation 1078 'specloopname' 'specloopname_ln55' <Predicate = (!icmp_ln55_6)> <Delay = 0.00>
ST_98 : Operation 1079 [1/1] (0.77ns)   --->   "%empty_129 = add i7 %zext_ln55_6, i7 %ty_13" [src/conv1.cpp:55]   --->   Operation 1079 'add' 'empty_129' <Predicate = (!icmp_ln55_6)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln65_58 = zext i7 %empty_129" [src/conv1.cpp:65]   --->   Operation 1080 'zext' 'zext_ln65_58' <Predicate = (!icmp_ln55_6)> <Delay = 0.00>
ST_98 : Operation 1081 [1/1] (1.65ns)   --->   "%mul_ln65_6 = mul i14 %zext_ln65_58, i14 93" [src/conv1.cpp:65]   --->   Operation 1081 'mul' 'mul_ln65_6' <Predicate = (!icmp_ln55_6)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 1082 [1/1] (0.42ns)   --->   "%br_ln56 = br void %NIN.6" [src/conv1.cpp:56]   --->   Operation 1082 'br' 'br_ln56' <Predicate = (!icmp_ln55_6)> <Delay = 0.42>
ST_98 : Operation 1083 [1/1] (0.73ns)   --->   "%switch_ln65 = switch i3 %trunc_ln7, void %arrayidx5013.6.case.7, i3 0, void %arrayidx5013.6.case.0, i3 1, void %arrayidx5013.6.case.1, i3 2, void %arrayidx5013.6.case.2, i3 3, void %arrayidx5013.6.case.3, i3 4, void %arrayidx5013.6.case.4, i3 5, void %arrayidx5013.6.case.5, i3 6, void %arrayidx5013.6.case.6" [src/conv1.cpp:65]   --->   Operation 1083 'switch' 'switch_ln65' <Predicate = (icmp_ln55_6)> <Delay = 0.73>
ST_98 : Operation 1084 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_6_lcssa46, i16 %output_fm_buffer_6_addr_9" [src/conv1.cpp:65]   --->   Operation 1084 'store' 'store_ln65' <Predicate = (trunc_ln7 == 6 & icmp_ln55_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_98 : Operation 1085 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.6.exit" [src/conv1.cpp:65]   --->   Operation 1085 'br' 'br_ln65' <Predicate = (trunc_ln7 == 6 & icmp_ln55_6)> <Delay = 0.00>
ST_98 : Operation 1086 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_6_lcssa46, i16 %output_fm_buffer_5_addr_9" [src/conv1.cpp:65]   --->   Operation 1086 'store' 'store_ln65' <Predicate = (trunc_ln7 == 5 & icmp_ln55_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_98 : Operation 1087 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.6.exit" [src/conv1.cpp:65]   --->   Operation 1087 'br' 'br_ln65' <Predicate = (trunc_ln7 == 5 & icmp_ln55_6)> <Delay = 0.00>
ST_98 : Operation 1088 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_6_lcssa46, i16 %output_fm_buffer_4_addr_9" [src/conv1.cpp:65]   --->   Operation 1088 'store' 'store_ln65' <Predicate = (trunc_ln7 == 4 & icmp_ln55_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_98 : Operation 1089 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.6.exit" [src/conv1.cpp:65]   --->   Operation 1089 'br' 'br_ln65' <Predicate = (trunc_ln7 == 4 & icmp_ln55_6)> <Delay = 0.00>
ST_98 : Operation 1090 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_6_lcssa46, i16 %output_fm_buffer_3_addr_9" [src/conv1.cpp:65]   --->   Operation 1090 'store' 'store_ln65' <Predicate = (trunc_ln7 == 3 & icmp_ln55_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_98 : Operation 1091 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.6.exit" [src/conv1.cpp:65]   --->   Operation 1091 'br' 'br_ln65' <Predicate = (trunc_ln7 == 3 & icmp_ln55_6)> <Delay = 0.00>
ST_98 : Operation 1092 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_6_lcssa46, i16 %output_fm_buffer_2_addr_9" [src/conv1.cpp:65]   --->   Operation 1092 'store' 'store_ln65' <Predicate = (trunc_ln7 == 2 & icmp_ln55_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_98 : Operation 1093 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.6.exit" [src/conv1.cpp:65]   --->   Operation 1093 'br' 'br_ln65' <Predicate = (trunc_ln7 == 2 & icmp_ln55_6)> <Delay = 0.00>
ST_98 : Operation 1094 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_6_lcssa46, i16 %output_fm_buffer_1_addr_9" [src/conv1.cpp:65]   --->   Operation 1094 'store' 'store_ln65' <Predicate = (trunc_ln7 == 1 & icmp_ln55_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_98 : Operation 1095 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.6.exit" [src/conv1.cpp:65]   --->   Operation 1095 'br' 'br_ln65' <Predicate = (trunc_ln7 == 1 & icmp_ln55_6)> <Delay = 0.00>
ST_98 : Operation 1096 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_6_lcssa46, i16 %output_fm_buffer_addr_20" [src/conv1.cpp:65]   --->   Operation 1096 'store' 'store_ln65' <Predicate = (trunc_ln7 == 0 & icmp_ln55_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_98 : Operation 1097 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.6.exit" [src/conv1.cpp:65]   --->   Operation 1097 'br' 'br_ln65' <Predicate = (trunc_ln7 == 0 & icmp_ln55_6)> <Delay = 0.00>
ST_98 : Operation 1098 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_6_lcssa46, i16 %output_fm_buffer_7_addr_9" [src/conv1.cpp:65]   --->   Operation 1098 'store' 'store_ln65' <Predicate = (trunc_ln7 == 7 & icmp_ln55_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_98 : Operation 1099 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.6.exit" [src/conv1.cpp:65]   --->   Operation 1099 'br' 'br_ln65' <Predicate = (trunc_ln7 == 7 & icmp_ln55_6)> <Delay = 0.00>

State 99 <SV = 17> <Delay = 2.84>
ST_99 : Operation 1100 [1/1] (0.00ns)   --->   "%kx_6 = phi i4 %add_ln56_6, void %NIN.6.split, i4 0, void %KX.6.split" [src/conv1.cpp:56]   --->   Operation 1100 'phi' 'kx_6' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1101 [1/1] (0.00ns)   --->   "%add51_644 = phi i32 %add51_6, void %NIN.6.split, i32 %add51_6_lcssa46, void %KX.6.split" [src/conv1.cpp:65]   --->   Operation 1101 'phi' 'add51_644' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln65_63 = zext i4 %kx_6" [src/conv1.cpp:65]   --->   Operation 1102 'zext' 'zext_ln65_63' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1103 [1/1] (0.82ns)   --->   "%add_ln65_36 = add i13 %add_ln65_31, i13 %zext_ln65_63" [src/conv1.cpp:65]   --->   Operation 1103 'add' 'add_ln65_36' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1104 [1/1] (0.00ns)   --->   "%zext_ln65_64 = zext i13 %add_ln65_36" [src/conv1.cpp:65]   --->   Operation 1104 'zext' 'zext_ln65_64' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1105 [1/1] (0.00ns)   --->   "%conv1_weights_addr_6 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln65_64" [src/conv1.cpp:65]   --->   Operation 1105 'getelementptr' 'conv1_weights_addr_6' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1106 [1/1] (0.00ns)   --->   "%zext_ln56_6 = zext i4 %kx_6" [src/conv1.cpp:56]   --->   Operation 1106 'zext' 'zext_ln56_6' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1107 [1/1] (0.79ns)   --->   "%icmp_ln56_6 = icmp_eq  i4 %kx_6, i4 9" [src/conv1.cpp:56]   --->   Operation 1107 'icmp' 'icmp_ln56_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1108 [1/1] (0.79ns)   --->   "%add_ln56_6 = add i4 %kx_6, i4 1" [src/conv1.cpp:56]   --->   Operation 1108 'add' 'add_ln56_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1109 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_6, void %NIN.6.split, void %for.inc55.6" [src/conv1.cpp:56]   --->   Operation 1109 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1110 [1/1] (0.77ns)   --->   "%add_ln60_6 = add i7 %zext_ln56_6, i7 %tx_15" [src/conv1.cpp:60]   --->   Operation 1110 'add' 'add_ln60_6' <Predicate = (!icmp_ln56_6)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln65_66 = zext i7 %add_ln60_6" [src/conv1.cpp:65]   --->   Operation 1111 'zext' 'zext_ln65_66' <Predicate = (!icmp_ln56_6)> <Delay = 0.00>
ST_99 : Operation 1112 [1/1] (0.83ns)   --->   "%add_ln65_37 = add i14 %mul_ln65_6, i14 %zext_ln65_66" [src/conv1.cpp:65]   --->   Operation 1112 'add' 'add_ln65_37' <Predicate = (!icmp_ln56_6)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln65_67 = zext i14 %add_ln65_37" [src/conv1.cpp:65]   --->   Operation 1113 'zext' 'zext_ln65_67' <Predicate = (!icmp_ln56_6)> <Delay = 0.00>
ST_99 : Operation 1114 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_20 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_67" [src/conv1.cpp:65]   --->   Operation 1114 'getelementptr' 'input_fm_buffer_addr_20' <Predicate = (!icmp_ln56_6)> <Delay = 0.00>
ST_99 : Operation 1115 [2/2] (1.23ns)   --->   "%conv1_weights_load_6 = load i13 %conv1_weights_addr_6" [src/conv1.cpp:65]   --->   Operation 1115 'load' 'conv1_weights_load_6' <Predicate = (!icmp_ln56_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_99 : Operation 1116 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_15 = load i14 %input_fm_buffer_addr_20" [src/conv1.cpp:65]   --->   Operation 1116 'load' 'input_fm_buffer_load_15' <Predicate = (!icmp_ln56_6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>
ST_99 : Operation 1117 [1/1] (0.00ns)   --->   "%br_ln55 = br void %KX.6" [src/conv1.cpp:55]   --->   Operation 1117 'br' 'br_ln55' <Predicate = (icmp_ln56_6)> <Delay = 0.00>

State 100 <SV = 18> <Delay = 1.23>
ST_100 : Operation 1118 [1/2] (1.23ns)   --->   "%conv1_weights_load_6 = load i13 %conv1_weights_addr_6" [src/conv1.cpp:65]   --->   Operation 1118 'load' 'conv1_weights_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_100 : Operation 1119 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_15 = load i14 %input_fm_buffer_addr_20" [src/conv1.cpp:65]   --->   Operation 1119 'load' 'input_fm_buffer_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>

State 101 <SV = 19> <Delay = 7.01>
ST_101 : Operation 1120 [1/1] (0.00ns)   --->   "%bitcast_ln65_6 = bitcast i32 %conv1_weights_load_6" [src/conv1.cpp:65]   --->   Operation 1120 'bitcast' 'bitcast_ln65_6' <Predicate = true> <Delay = 0.00>
ST_101 : [1/1] (0.71ns)   --->   Input mux for Operation 1121 '%mul44_6 = fmul i32 %bitcast_ln65_6, i32 %input_fm_buffer_load_15'
ST_101 : Operation 1121 [3/3] (6.30ns)   --->   "%mul44_6 = fmul i32 %bitcast_ln65_6, i32 %input_fm_buffer_load_15" [src/conv1.cpp:65]   --->   Operation 1121 'fmul' 'mul44_6' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 20> <Delay = 7.01>
ST_102 : Operation 1122 [2/3] (7.01ns)   --->   "%mul44_6 = fmul i32 %bitcast_ln65_6, i32 %input_fm_buffer_load_15" [src/conv1.cpp:65]   --->   Operation 1122 'fmul' 'mul44_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 21> <Delay = 7.01>
ST_103 : Operation 1123 [1/3] (7.01ns)   --->   "%mul44_6 = fmul i32 %bitcast_ln65_6, i32 %input_fm_buffer_load_15" [src/conv1.cpp:65]   --->   Operation 1123 'fmul' 'mul44_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 22> <Delay = 6.43>
ST_104 : [1/1] (0.79ns)   --->   Input mux for Operation 1124 '%add51_6 = fadd i32 %add51_644, i32 %mul44_6'
ST_104 : Operation 1124 [4/4] (5.64ns)   --->   "%add51_6 = fadd i32 %add51_644, i32 %mul44_6" [src/conv1.cpp:65]   --->   Operation 1124 'fadd' 'add51_6' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 23> <Delay = 6.43>
ST_105 : Operation 1125 [3/4] (6.43ns)   --->   "%add51_6 = fadd i32 %add51_644, i32 %mul44_6" [src/conv1.cpp:65]   --->   Operation 1125 'fadd' 'add51_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 24> <Delay = 6.43>
ST_106 : Operation 1126 [2/4] (6.43ns)   --->   "%add51_6 = fadd i32 %add51_644, i32 %mul44_6" [src/conv1.cpp:65]   --->   Operation 1126 'fadd' 'add51_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 25> <Delay = 6.43>
ST_107 : Operation 1127 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:56]   --->   Operation 1127 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1128 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:56]   --->   Operation 1128 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1129 [1/4] (6.43ns)   --->   "%add51_6 = fadd i32 %add51_644, i32 %mul44_6" [src/conv1.cpp:65]   --->   Operation 1129 'fadd' 'add51_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1130 [1/1] (0.00ns)   --->   "%br_ln56 = br void %NIN.6" [src/conv1.cpp:56]   --->   Operation 1130 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 108 <SV = 17> <Delay = 0.00>
ST_108 : Operation 1131 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KY.6" [src/conv1.cpp:52]   --->   Operation 1131 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 109 <SV = 14> <Delay = 0.84>
ST_109 : Operation 1132 [1/1] (0.00ns)   --->   "%ty_14 = phi i7 %add_ln51_9, void %for.inc61.7, i7 0, void %for.inc64.6" [src/conv1.cpp:51]   --->   Operation 1132 'phi' 'ty_14' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1133 [1/1] (0.00ns)   --->   "%phi_mul40 = phi i13 %add_ln51_17, void %for.inc61.7, i13 0, void %for.inc64.6" [src/conv1.cpp:51]   --->   Operation 1133 'phi' 'phi_mul40' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln51_6 = zext i13 %phi_mul40" [src/conv1.cpp:51]   --->   Operation 1134 'zext' 'zext_ln51_6' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1135 [1/1] (0.82ns)   --->   "%add_ln51_17 = add i13 %phi_mul40, i13 85" [src/conv1.cpp:51]   --->   Operation 1135 'add' 'add_ln51_17' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1136 [1/1] (0.84ns)   --->   "%empty_130 = add i15 %zext_ln51_6, i15 17807" [src/conv1.cpp:51]   --->   Operation 1136 'add' 'empty_130' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1137 [1/1] (0.77ns)   --->   "%icmp_ln51_9 = icmp_eq  i7 %ty_14, i7 85" [src/conv1.cpp:51]   --->   Operation 1137 'icmp' 'icmp_ln51_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1138 [1/1] (0.77ns)   --->   "%add_ln51_9 = add i7 %ty_14, i7 1" [src/conv1.cpp:51]   --->   Operation 1138 'add' 'add_ln51_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1139 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51_9, void %TX.7.split, void %for.inc64.7" [src/conv1.cpp:51]   --->   Operation 1139 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1140 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:51]   --->   Operation 1140 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = (!icmp_ln51_9)> <Delay = 0.00>
ST_109 : Operation 1141 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/conv1.cpp:51]   --->   Operation 1141 'specloopname' 'specloopname_ln51' <Predicate = (!icmp_ln51_9)> <Delay = 0.00>
ST_109 : Operation 1142 [1/1] (0.42ns)   --->   "%br_ln52 = br void %KY.7" [src/conv1.cpp:52]   --->   Operation 1142 'br' 'br_ln52' <Predicate = (!icmp_ln51_9)> <Delay = 0.42>
ST_109 : Operation 1143 [1/1] (0.77ns)   --->   "%add_ln47 = add i7 %nout, i7 8" [src/conv1.cpp:47]   --->   Operation 1143 'add' 'add_ln47' <Predicate = (icmp_ln51_9)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1144 [1/1] (0.00ns)   --->   "%br_ln47 = br void %TY" [src/conv1.cpp:47]   --->   Operation 1144 'br' 'br_ln47' <Predicate = (icmp_ln51_9)> <Delay = 0.00>

State 110 <SV = 15> <Delay = 2.07>
ST_110 : Operation 1145 [1/1] (0.00ns)   --->   "%tx_16 = phi i7 %add_ln52_7, void %arrayidx5013.7.exit, i7 0, void %TX.7.split" [src/conv1.cpp:52]   --->   Operation 1145 'phi' 'tx_16' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1146 [1/1] (0.00ns)   --->   "%tx_16_cast110 = zext i7 %tx_16" [src/conv1.cpp:52]   --->   Operation 1146 'zext' 'tx_16_cast110' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1147 [1/1] (0.84ns)   --->   "%empty_131 = add i15 %empty_130, i15 %tx_16_cast110" [src/conv1.cpp:51]   --->   Operation 1147 'add' 'empty_131' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1148 [1/1] (0.00ns)   --->   "%p_cast91 = sext i15 %empty_131" [src/conv1.cpp:51]   --->   Operation 1148 'sext' 'p_cast91' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1149 [1/1] (0.00ns)   --->   "%p_cast91_cast = zext i16 %p_cast91" [src/conv1.cpp:51]   --->   Operation 1149 'zext' 'p_cast91_cast' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1150 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_21 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast91_cast" [src/conv1.cpp:51]   --->   Operation 1150 'getelementptr' 'output_fm_buffer_addr_21' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1151 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_10 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast91_cast" [src/conv1.cpp:51]   --->   Operation 1151 'getelementptr' 'output_fm_buffer_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1152 [1/1] (0.00ns)   --->   "%output_fm_buffer_2_addr_10 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast91_cast" [src/conv1.cpp:51]   --->   Operation 1152 'getelementptr' 'output_fm_buffer_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1153 [1/1] (0.00ns)   --->   "%output_fm_buffer_3_addr_10 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast91_cast" [src/conv1.cpp:51]   --->   Operation 1153 'getelementptr' 'output_fm_buffer_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1154 [1/1] (0.00ns)   --->   "%output_fm_buffer_4_addr_10 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast91_cast" [src/conv1.cpp:51]   --->   Operation 1154 'getelementptr' 'output_fm_buffer_4_addr_10' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1155 [1/1] (0.00ns)   --->   "%output_fm_buffer_5_addr_10 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast91_cast" [src/conv1.cpp:51]   --->   Operation 1155 'getelementptr' 'output_fm_buffer_5_addr_10' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1156 [1/1] (0.00ns)   --->   "%output_fm_buffer_6_addr_10 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast91_cast" [src/conv1.cpp:51]   --->   Operation 1156 'getelementptr' 'output_fm_buffer_6_addr_10' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1157 [1/1] (0.00ns)   --->   "%output_fm_buffer_7_addr_10 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast91_cast" [src/conv1.cpp:51]   --->   Operation 1157 'getelementptr' 'output_fm_buffer_7_addr_10' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1158 [1/1] (0.77ns)   --->   "%icmp_ln52_7 = icmp_eq  i7 %tx_16, i7 85" [src/conv1.cpp:52]   --->   Operation 1158 'icmp' 'icmp_ln52_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1159 [1/1] (0.77ns)   --->   "%add_ln52_7 = add i7 %tx_16, i7 1" [src/conv1.cpp:52]   --->   Operation 1159 'add' 'add_ln52_7' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1160 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52_7, void %KY.7.split, void %for.inc61.7" [src/conv1.cpp:52]   --->   Operation 1160 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1161 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_13 = load i16 %output_fm_buffer_addr_21" [src/conv1.cpp:65]   --->   Operation 1161 'load' 'output_fm_buffer_load_13' <Predicate = (!icmp_ln52_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_110 : Operation 1162 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load_8 = load i16 %output_fm_buffer_1_addr_10" [src/conv1.cpp:65]   --->   Operation 1162 'load' 'output_fm_buffer_1_load_8' <Predicate = (!icmp_ln52_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_110 : Operation 1163 [2/2] (1.23ns)   --->   "%output_fm_buffer_2_load_8 = load i16 %output_fm_buffer_2_addr_10" [src/conv1.cpp:65]   --->   Operation 1163 'load' 'output_fm_buffer_2_load_8' <Predicate = (!icmp_ln52_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_110 : Operation 1164 [2/2] (1.23ns)   --->   "%output_fm_buffer_3_load_8 = load i16 %output_fm_buffer_3_addr_10" [src/conv1.cpp:65]   --->   Operation 1164 'load' 'output_fm_buffer_3_load_8' <Predicate = (!icmp_ln52_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_110 : Operation 1165 [2/2] (1.23ns)   --->   "%output_fm_buffer_4_load_8 = load i16 %output_fm_buffer_4_addr_10" [src/conv1.cpp:65]   --->   Operation 1165 'load' 'output_fm_buffer_4_load_8' <Predicate = (!icmp_ln52_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_110 : Operation 1166 [2/2] (1.23ns)   --->   "%output_fm_buffer_5_load_8 = load i16 %output_fm_buffer_5_addr_10" [src/conv1.cpp:65]   --->   Operation 1166 'load' 'output_fm_buffer_5_load_8' <Predicate = (!icmp_ln52_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_110 : Operation 1167 [2/2] (1.23ns)   --->   "%output_fm_buffer_6_load_8 = load i16 %output_fm_buffer_6_addr_10" [src/conv1.cpp:65]   --->   Operation 1167 'load' 'output_fm_buffer_6_load_8' <Predicate = (!icmp_ln52_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_110 : Operation 1168 [2/2] (1.23ns)   --->   "%output_fm_buffer_7_load_8 = load i16 %output_fm_buffer_7_addr_10" [src/conv1.cpp:65]   --->   Operation 1168 'load' 'output_fm_buffer_7_load_8' <Predicate = (!icmp_ln52_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_110 : Operation 1169 [1/1] (0.00ns)   --->   "%br_ln51 = br void %TX.7" [src/conv1.cpp:51]   --->   Operation 1169 'br' 'br_ln51' <Predicate = (icmp_ln52_7)> <Delay = 0.00>

State 111 <SV = 16> <Delay = 1.95>
ST_111 : Operation 1170 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:52]   --->   Operation 1170 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1171 [1/1] (0.00ns)   --->   "%specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv1.cpp:52]   --->   Operation 1171 'specloopname' 'specloopname_ln52' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1172 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_13 = load i16 %output_fm_buffer_addr_21" [src/conv1.cpp:65]   --->   Operation 1172 'load' 'output_fm_buffer_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_111 : Operation 1173 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load_8 = load i16 %output_fm_buffer_1_addr_10" [src/conv1.cpp:65]   --->   Operation 1173 'load' 'output_fm_buffer_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_111 : Operation 1174 [1/2] (1.23ns)   --->   "%output_fm_buffer_2_load_8 = load i16 %output_fm_buffer_2_addr_10" [src/conv1.cpp:65]   --->   Operation 1174 'load' 'output_fm_buffer_2_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_111 : Operation 1175 [1/2] (1.23ns)   --->   "%output_fm_buffer_3_load_8 = load i16 %output_fm_buffer_3_addr_10" [src/conv1.cpp:65]   --->   Operation 1175 'load' 'output_fm_buffer_3_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_111 : Operation 1176 [1/2] (1.23ns)   --->   "%output_fm_buffer_4_load_8 = load i16 %output_fm_buffer_4_addr_10" [src/conv1.cpp:65]   --->   Operation 1176 'load' 'output_fm_buffer_4_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_111 : Operation 1177 [1/2] (1.23ns)   --->   "%output_fm_buffer_5_load_8 = load i16 %output_fm_buffer_5_addr_10" [src/conv1.cpp:65]   --->   Operation 1177 'load' 'output_fm_buffer_5_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_111 : Operation 1178 [1/2] (1.23ns)   --->   "%output_fm_buffer_6_load_8 = load i16 %output_fm_buffer_6_addr_10" [src/conv1.cpp:65]   --->   Operation 1178 'load' 'output_fm_buffer_6_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_111 : Operation 1179 [1/2] (1.23ns)   --->   "%output_fm_buffer_7_load_8 = load i16 %output_fm_buffer_7_addr_10" [src/conv1.cpp:65]   --->   Operation 1179 'load' 'output_fm_buffer_7_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_111 : Operation 1180 [1/1] (0.72ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load_13, i32 %output_fm_buffer_1_load_8, i32 %output_fm_buffer_2_load_8, i32 %output_fm_buffer_3_load_8, i32 %output_fm_buffer_4_load_8, i32 %output_fm_buffer_5_load_8, i32 %output_fm_buffer_6_load_8, i32 %output_fm_buffer_7_load_8, i3 %trunc_ln7" [src/conv1.cpp:65]   --->   Operation 1180 'mux' 'tmp_9' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1181 [1/1] (0.42ns)   --->   "%br_ln55 = br void %KX.7" [src/conv1.cpp:55]   --->   Operation 1181 'br' 'br_ln55' <Predicate = true> <Delay = 0.42>

State 112 <SV = 17> <Delay = 2.42>
ST_112 : Operation 1182 [1/1] (0.00ns)   --->   "%ky_7 = phi i4 %add_ln55_7, void %for.inc55.7, i4 0, void %KY.7.split" [src/conv1.cpp:55]   --->   Operation 1182 'phi' 'ky_7' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1183 [1/1] (0.00ns)   --->   "%add51_7_lcssa49 = phi i32 %add51_747, void %for.inc55.7, i32 %tmp_9, void %KY.7.split" [src/conv1.cpp:65]   --->   Operation 1183 'phi' 'add51_7_lcssa49' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1184 [1/1] (0.00ns)   --->   "%zext_ln65_61 = zext i4 %ky_7" [src/conv1.cpp:65]   --->   Operation 1184 'zext' 'zext_ln65_61' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1185 [1/1] (0.78ns)   --->   "%add_ln65_34 = add i10 %add_ln65_24, i10 %zext_ln65_61" [src/conv1.cpp:65]   --->   Operation 1185 'add' 'add_ln65_34' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1186 [1/1] (0.00ns)   --->   "%zext_ln65_62 = zext i10 %add_ln65_34" [src/conv1.cpp:65]   --->   Operation 1186 'zext' 'zext_ln65_62' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1187 [1/1] (0.00ns)   --->   "%p_shl14 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln65_34, i3 0" [src/conv1.cpp:65]   --->   Operation 1187 'bitconcatenate' 'p_shl14' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1188 [1/1] (0.82ns)   --->   "%add_ln65_35 = add i13 %p_shl14, i13 %zext_ln65_62" [src/conv1.cpp:65]   --->   Operation 1188 'add' 'add_ln65_35' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1189 [1/1] (0.00ns)   --->   "%zext_ln55_7 = zext i4 %ky_7" [src/conv1.cpp:55]   --->   Operation 1189 'zext' 'zext_ln55_7' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1190 [1/1] (0.79ns)   --->   "%icmp_ln55_7 = icmp_eq  i4 %ky_7, i4 9" [src/conv1.cpp:55]   --->   Operation 1190 'icmp' 'icmp_ln55_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1191 [1/1] (0.79ns)   --->   "%add_ln55_7 = add i4 %ky_7, i4 1" [src/conv1.cpp:55]   --->   Operation 1191 'add' 'add_ln55_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1192 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55_7, void %KX.7.split, void %for.inc58.7" [src/conv1.cpp:55]   --->   Operation 1192 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1193 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:55]   --->   Operation 1193 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = (!icmp_ln55_7)> <Delay = 0.00>
ST_112 : Operation 1194 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv1.cpp:55]   --->   Operation 1194 'specloopname' 'specloopname_ln55' <Predicate = (!icmp_ln55_7)> <Delay = 0.00>
ST_112 : Operation 1195 [1/1] (0.77ns)   --->   "%empty_132 = add i7 %zext_ln55_7, i7 %ty_14" [src/conv1.cpp:55]   --->   Operation 1195 'add' 'empty_132' <Predicate = (!icmp_ln55_7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1196 [1/1] (0.00ns)   --->   "%zext_ln65_65 = zext i7 %empty_132" [src/conv1.cpp:65]   --->   Operation 1196 'zext' 'zext_ln65_65' <Predicate = (!icmp_ln55_7)> <Delay = 0.00>
ST_112 : Operation 1197 [1/1] (1.65ns)   --->   "%mul_ln65_7 = mul i14 %zext_ln65_65, i14 93" [src/conv1.cpp:65]   --->   Operation 1197 'mul' 'mul_ln65_7' <Predicate = (!icmp_ln55_7)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1198 [1/1] (0.42ns)   --->   "%br_ln56 = br void %NIN.7" [src/conv1.cpp:56]   --->   Operation 1198 'br' 'br_ln56' <Predicate = (!icmp_ln55_7)> <Delay = 0.42>
ST_112 : Operation 1199 [1/1] (0.73ns)   --->   "%switch_ln65 = switch i3 %trunc_ln7, void %arrayidx5013.7.case.7, i3 0, void %arrayidx5013.7.case.0, i3 1, void %arrayidx5013.7.case.1, i3 2, void %arrayidx5013.7.case.2, i3 3, void %arrayidx5013.7.case.3, i3 4, void %arrayidx5013.7.case.4, i3 5, void %arrayidx5013.7.case.5, i3 6, void %arrayidx5013.7.case.6" [src/conv1.cpp:65]   --->   Operation 1199 'switch' 'switch_ln65' <Predicate = (icmp_ln55_7)> <Delay = 0.73>
ST_112 : Operation 1200 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_7_lcssa49, i16 %output_fm_buffer_6_addr_10" [src/conv1.cpp:65]   --->   Operation 1200 'store' 'store_ln65' <Predicate = (trunc_ln7 == 6 & icmp_ln55_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_112 : Operation 1201 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.7.exit" [src/conv1.cpp:65]   --->   Operation 1201 'br' 'br_ln65' <Predicate = (trunc_ln7 == 6 & icmp_ln55_7)> <Delay = 0.00>
ST_112 : Operation 1202 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_7_lcssa49, i16 %output_fm_buffer_5_addr_10" [src/conv1.cpp:65]   --->   Operation 1202 'store' 'store_ln65' <Predicate = (trunc_ln7 == 5 & icmp_ln55_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_112 : Operation 1203 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.7.exit" [src/conv1.cpp:65]   --->   Operation 1203 'br' 'br_ln65' <Predicate = (trunc_ln7 == 5 & icmp_ln55_7)> <Delay = 0.00>
ST_112 : Operation 1204 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_7_lcssa49, i16 %output_fm_buffer_4_addr_10" [src/conv1.cpp:65]   --->   Operation 1204 'store' 'store_ln65' <Predicate = (trunc_ln7 == 4 & icmp_ln55_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_112 : Operation 1205 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.7.exit" [src/conv1.cpp:65]   --->   Operation 1205 'br' 'br_ln65' <Predicate = (trunc_ln7 == 4 & icmp_ln55_7)> <Delay = 0.00>
ST_112 : Operation 1206 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_7_lcssa49, i16 %output_fm_buffer_3_addr_10" [src/conv1.cpp:65]   --->   Operation 1206 'store' 'store_ln65' <Predicate = (trunc_ln7 == 3 & icmp_ln55_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_112 : Operation 1207 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.7.exit" [src/conv1.cpp:65]   --->   Operation 1207 'br' 'br_ln65' <Predicate = (trunc_ln7 == 3 & icmp_ln55_7)> <Delay = 0.00>
ST_112 : Operation 1208 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_7_lcssa49, i16 %output_fm_buffer_2_addr_10" [src/conv1.cpp:65]   --->   Operation 1208 'store' 'store_ln65' <Predicate = (trunc_ln7 == 2 & icmp_ln55_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_112 : Operation 1209 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.7.exit" [src/conv1.cpp:65]   --->   Operation 1209 'br' 'br_ln65' <Predicate = (trunc_ln7 == 2 & icmp_ln55_7)> <Delay = 0.00>
ST_112 : Operation 1210 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_7_lcssa49, i16 %output_fm_buffer_1_addr_10" [src/conv1.cpp:65]   --->   Operation 1210 'store' 'store_ln65' <Predicate = (trunc_ln7 == 1 & icmp_ln55_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_112 : Operation 1211 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.7.exit" [src/conv1.cpp:65]   --->   Operation 1211 'br' 'br_ln65' <Predicate = (trunc_ln7 == 1 & icmp_ln55_7)> <Delay = 0.00>
ST_112 : Operation 1212 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_7_lcssa49, i16 %output_fm_buffer_addr_21" [src/conv1.cpp:65]   --->   Operation 1212 'store' 'store_ln65' <Predicate = (trunc_ln7 == 0 & icmp_ln55_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_112 : Operation 1213 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.7.exit" [src/conv1.cpp:65]   --->   Operation 1213 'br' 'br_ln65' <Predicate = (trunc_ln7 == 0 & icmp_ln55_7)> <Delay = 0.00>
ST_112 : Operation 1214 [1/1] (1.23ns)   --->   "%store_ln65 = store i32 %add51_7_lcssa49, i16 %output_fm_buffer_7_addr_10" [src/conv1.cpp:65]   --->   Operation 1214 'store' 'store_ln65' <Predicate = (trunc_ln7 == 7 & icmp_ln55_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_112 : Operation 1215 [1/1] (0.00ns)   --->   "%br_ln65 = br void %arrayidx5013.7.exit" [src/conv1.cpp:65]   --->   Operation 1215 'br' 'br_ln65' <Predicate = (trunc_ln7 == 7 & icmp_ln55_7)> <Delay = 0.00>

State 113 <SV = 18> <Delay = 2.84>
ST_113 : Operation 1216 [1/1] (0.00ns)   --->   "%kx_7 = phi i4 %add_ln56_7, void %NIN.7.split, i4 0, void %KX.7.split" [src/conv1.cpp:56]   --->   Operation 1216 'phi' 'kx_7' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1217 [1/1] (0.00ns)   --->   "%add51_747 = phi i32 %add51_7, void %NIN.7.split, i32 %add51_7_lcssa49, void %KX.7.split" [src/conv1.cpp:65]   --->   Operation 1217 'phi' 'add51_747' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln65_68 = zext i4 %kx_7" [src/conv1.cpp:65]   --->   Operation 1218 'zext' 'zext_ln65_68' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1219 [1/1] (0.82ns)   --->   "%add_ln65_38 = add i13 %add_ln65_35, i13 %zext_ln65_68" [src/conv1.cpp:65]   --->   Operation 1219 'add' 'add_ln65_38' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln65_69 = zext i13 %add_ln65_38" [src/conv1.cpp:65]   --->   Operation 1220 'zext' 'zext_ln65_69' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1221 [1/1] (0.00ns)   --->   "%conv1_weights_addr_7 = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln65_69" [src/conv1.cpp:65]   --->   Operation 1221 'getelementptr' 'conv1_weights_addr_7' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1222 [1/1] (0.00ns)   --->   "%zext_ln56_7 = zext i4 %kx_7" [src/conv1.cpp:56]   --->   Operation 1222 'zext' 'zext_ln56_7' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1223 [1/1] (0.79ns)   --->   "%icmp_ln56_7 = icmp_eq  i4 %kx_7, i4 9" [src/conv1.cpp:56]   --->   Operation 1223 'icmp' 'icmp_ln56_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1224 [1/1] (0.79ns)   --->   "%add_ln56_7 = add i4 %kx_7, i4 1" [src/conv1.cpp:56]   --->   Operation 1224 'add' 'add_ln56_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1225 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56_7, void %NIN.7.split, void %for.inc55.7" [src/conv1.cpp:56]   --->   Operation 1225 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1226 [1/1] (0.77ns)   --->   "%add_ln60_7 = add i7 %zext_ln56_7, i7 %tx_16" [src/conv1.cpp:60]   --->   Operation 1226 'add' 'add_ln60_7' <Predicate = (!icmp_ln56_7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln65_70 = zext i7 %add_ln60_7" [src/conv1.cpp:65]   --->   Operation 1227 'zext' 'zext_ln65_70' <Predicate = (!icmp_ln56_7)> <Delay = 0.00>
ST_113 : Operation 1228 [1/1] (0.83ns)   --->   "%add_ln65_39 = add i14 %mul_ln65_7, i14 %zext_ln65_70" [src/conv1.cpp:65]   --->   Operation 1228 'add' 'add_ln65_39' <Predicate = (!icmp_ln56_7)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1229 [1/1] (0.00ns)   --->   "%zext_ln65_71 = zext i14 %add_ln65_39" [src/conv1.cpp:65]   --->   Operation 1229 'zext' 'zext_ln65_71' <Predicate = (!icmp_ln56_7)> <Delay = 0.00>
ST_113 : Operation 1230 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_21 = getelementptr i32 %input_fm_buffer_1, i64 0, i64 %zext_ln65_71" [src/conv1.cpp:65]   --->   Operation 1230 'getelementptr' 'input_fm_buffer_addr_21' <Predicate = (!icmp_ln56_7)> <Delay = 0.00>
ST_113 : Operation 1231 [2/2] (1.23ns)   --->   "%conv1_weights_load_7 = load i13 %conv1_weights_addr_7" [src/conv1.cpp:65]   --->   Operation 1231 'load' 'conv1_weights_load_7' <Predicate = (!icmp_ln56_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_113 : Operation 1232 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_16 = load i14 %input_fm_buffer_addr_21" [src/conv1.cpp:65]   --->   Operation 1232 'load' 'input_fm_buffer_load_16' <Predicate = (!icmp_ln56_7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>
ST_113 : Operation 1233 [1/1] (0.00ns)   --->   "%br_ln55 = br void %KX.7" [src/conv1.cpp:55]   --->   Operation 1233 'br' 'br_ln55' <Predicate = (icmp_ln56_7)> <Delay = 0.00>

State 114 <SV = 19> <Delay = 1.23>
ST_114 : Operation 1234 [1/2] (1.23ns)   --->   "%conv1_weights_load_7 = load i13 %conv1_weights_addr_7" [src/conv1.cpp:65]   --->   Operation 1234 'load' 'conv1_weights_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_114 : Operation 1235 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_16 = load i14 %input_fm_buffer_addr_21" [src/conv1.cpp:65]   --->   Operation 1235 'load' 'input_fm_buffer_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8649> <RAM>

State 115 <SV = 20> <Delay = 7.01>
ST_115 : Operation 1236 [1/1] (0.00ns)   --->   "%bitcast_ln65_7 = bitcast i32 %conv1_weights_load_7" [src/conv1.cpp:65]   --->   Operation 1236 'bitcast' 'bitcast_ln65_7' <Predicate = true> <Delay = 0.00>
ST_115 : [1/1] (0.71ns)   --->   Input mux for Operation 1237 '%mul44_7 = fmul i32 %bitcast_ln65_7, i32 %input_fm_buffer_load_16'
ST_115 : Operation 1237 [3/3] (6.30ns)   --->   "%mul44_7 = fmul i32 %bitcast_ln65_7, i32 %input_fm_buffer_load_16" [src/conv1.cpp:65]   --->   Operation 1237 'fmul' 'mul44_7' <Predicate = true> <Delay = 6.30> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 21> <Delay = 7.01>
ST_116 : Operation 1238 [2/3] (7.01ns)   --->   "%mul44_7 = fmul i32 %bitcast_ln65_7, i32 %input_fm_buffer_load_16" [src/conv1.cpp:65]   --->   Operation 1238 'fmul' 'mul44_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 22> <Delay = 7.01>
ST_117 : Operation 1239 [1/3] (7.01ns)   --->   "%mul44_7 = fmul i32 %bitcast_ln65_7, i32 %input_fm_buffer_load_16" [src/conv1.cpp:65]   --->   Operation 1239 'fmul' 'mul44_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 23> <Delay = 6.43>
ST_118 : [1/1] (0.79ns)   --->   Input mux for Operation 1240 '%add51_7 = fadd i32 %add51_747, i32 %mul44_7'
ST_118 : Operation 1240 [4/4] (5.64ns)   --->   "%add51_7 = fadd i32 %add51_747, i32 %mul44_7" [src/conv1.cpp:65]   --->   Operation 1240 'fadd' 'add51_7' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 24> <Delay = 6.43>
ST_119 : Operation 1241 [3/4] (6.43ns)   --->   "%add51_7 = fadd i32 %add51_747, i32 %mul44_7" [src/conv1.cpp:65]   --->   Operation 1241 'fadd' 'add51_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 25> <Delay = 6.43>
ST_120 : Operation 1242 [2/4] (6.43ns)   --->   "%add51_7 = fadd i32 %add51_747, i32 %mul44_7" [src/conv1.cpp:65]   --->   Operation 1242 'fadd' 'add51_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 26> <Delay = 6.43>
ST_121 : Operation 1243 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:56]   --->   Operation 1243 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1244 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv1.cpp:56]   --->   Operation 1244 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1245 [1/4] (6.43ns)   --->   "%add51_7 = fadd i32 %add51_747, i32 %mul44_7" [src/conv1.cpp:65]   --->   Operation 1245 'fadd' 'add51_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1246 [1/1] (0.00ns)   --->   "%br_ln56 = br void %NIN.7" [src/conv1.cpp:56]   --->   Operation 1246 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>

State 122 <SV = 18> <Delay = 0.00>
ST_122 : Operation 1247 [1/1] (0.00ns)   --->   "%br_ln52 = br void %KY.7" [src/conv1.cpp:52]   --->   Operation 1247 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 123 <SV = 7> <Delay = 1.65>
ST_123 : Operation 1248 [1/1] (0.00ns)   --->   "%nout_6 = phi i7 %add_ln130, void %for.inc23.i, i7 0, void %OUT_BUFFER_TY.i.preheader" [src/conv1.cpp:130->src/conv1.cpp:74]   --->   Operation 1248 'phi' 'nout_6' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1249 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i7 %nout_6" [src/conv1.cpp:130->src/conv1.cpp:74]   --->   Operation 1249 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1250 [1/1] (0.77ns)   --->   "%icmp_ln130 = icmp_eq  i7 %nout_6, i7 64" [src/conv1.cpp:130->src/conv1.cpp:74]   --->   Operation 1250 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1251 [1/1] (0.77ns)   --->   "%add_ln130 = add i7 %nout_6, i7 1" [src/conv1.cpp:130->src/conv1.cpp:74]   --->   Operation 1251 'add' 'add_ln130' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1252 [1/1] (0.00ns)   --->   "%br_ln130 = br i1 %icmp_ln130, void %OUT_BUFFER_TY.i.split, void %memset.loop.i56.preheader" [src/conv1.cpp:130->src/conv1.cpp:74]   --->   Operation 1252 'br' 'br_ln130' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1253 [1/1] (0.00ns)   --->   "%speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:130->src/conv1.cpp:74]   --->   Operation 1253 'speclooptripcount' 'speclooptripcount_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_123 : Operation 1254 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [src/conv1.cpp:130->src/conv1.cpp:74]   --->   Operation 1254 'specloopname' 'specloopname_ln130' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_123 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i3 %trunc_ln130" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1255 'zext' 'zext_ln134' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_123 : Operation 1256 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i3 %trunc_ln130" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1256 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_123 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %trunc_ln130, i8 0" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1257 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_123 : Operation 1258 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i11 %tmp_29" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1258 'zext' 'zext_ln134_2' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_123 : Operation 1259 [1/1] (0.79ns)   --->   "%sub_ln134 = sub i12 %zext_ln134_2, i12 %zext_ln134_1" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1259 'sub' 'sub_ln134' <Predicate = (!icmp_ln130)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1260 [1/1] (0.00ns)   --->   "%sext_ln134 = sext i12 %sub_ln134" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1260 'sext' 'sext_ln134' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_123 : Operation 1261 [1/1] (1.65ns)   --->   "%mul_ln134 = mul i10 %zext_ln134, i10 85" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1261 'mul' 'mul_ln134' <Predicate = (!icmp_ln130)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1262 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %nout_6, i32 3, i32 5" [src/conv1.cpp:130->src/conv1.cpp:74]   --->   Operation 1262 'partselect' 'trunc_ln9' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_123 : Operation 1263 [1/1] (0.42ns)   --->   "%br_ln131 = br void %OUT_BUFFER_TX.i" [src/conv1.cpp:131->src/conv1.cpp:74]   --->   Operation 1263 'br' 'br_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.42>
ST_123 : Operation 1264 [1/1] (0.42ns)   --->   "%br_ln0 = br void %memset.loop.i56"   --->   Operation 1264 'br' 'br_ln0' <Predicate = (icmp_ln130)> <Delay = 0.42>

State 124 <SV = 8> <Delay = 2.89>
ST_124 : Operation 1265 [1/1] (0.00ns)   --->   "%ty_8 = phi i7 %add_ln131, void %for.inc20.i, i7 0, void %OUT_BUFFER_TY.i.split" [src/conv1.cpp:131->src/conv1.cpp:74]   --->   Operation 1265 'phi' 'ty_8' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1266 [1/1] (0.00ns)   --->   "%zext_ln134_3 = zext i7 %ty_8" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1266 'zext' 'zext_ln134_3' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1267 [1/1] (0.78ns)   --->   "%add_ln134_1 = add i10 %mul_ln134, i10 %zext_ln134_3" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1267 'add' 'add_ln134_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1268 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i10 %add_ln134_1" [src/conv1.cpp:131->src/conv1.cpp:74]   --->   Operation 1268 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1269 [1/1] (2.11ns)   --->   "%mul_ln131 = mul i16 %zext_ln131, i16 85" [src/conv1.cpp:131->src/conv1.cpp:74]   --->   Operation 1269 'mul' 'mul_ln131' <Predicate = true> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1270 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i7 %ty_8" [src/conv1.cpp:131->src/conv1.cpp:74]   --->   Operation 1270 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1271 [1/1] (0.77ns)   --->   "%icmp_ln131 = icmp_eq  i7 %ty_8, i7 85" [src/conv1.cpp:131->src/conv1.cpp:74]   --->   Operation 1271 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1272 [1/1] (0.77ns)   --->   "%add_ln131 = add i7 %ty_8, i7 1" [src/conv1.cpp:131->src/conv1.cpp:74]   --->   Operation 1272 'add' 'add_ln131' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1273 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %OUT_BUFFER_TX.i.split, void %for.inc23.i" [src/conv1.cpp:131->src/conv1.cpp:74]   --->   Operation 1273 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1274 [1/1] (0.00ns)   --->   "%speclooptripcount_ln131 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:131->src/conv1.cpp:74]   --->   Operation 1274 'speclooptripcount' 'speclooptripcount_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_124 : Operation 1275 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/conv1.cpp:131->src/conv1.cpp:74]   --->   Operation 1275 'specloopname' 'specloopname_ln131' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_124 : Operation 1276 [1/1] (0.76ns)   --->   "%empty_108 = add i8 %zext_ln131_1, i8 %phi_mul46_load" [src/conv1.cpp:131->src/conv1.cpp:74]   --->   Operation 1276 'add' 'empty_108' <Predicate = (!icmp_ln131)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln134_4 = zext i8 %empty_108" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1277 'zext' 'zext_ln134_4' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_124 : Operation 1278 [1/1] (0.80ns)   --->   "%add_ln134_2 = add i13 %sext_ln134, i13 %zext_ln134_4" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1278 'add' 'add_ln134_2' <Predicate = (!icmp_ln131)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1279 [1/1] (0.00ns)   --->   "%sext_ln134_1 = sext i13 %add_ln134_2" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1279 'sext' 'sext_ln134_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_124 : Operation 1280 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i13 %add_ln134_2" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1280 'trunc' 'trunc_ln134' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_124 : Operation 1281 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i11.i8, i11 %trunc_ln134, i8 0" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1281 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_124 : Operation 1282 [1/1] (0.88ns)   --->   "%sub_ln134_1 = sub i19 %p_shl6, i19 %sext_ln134_1" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1282 'sub' 'sub_ln134_1' <Predicate = (!icmp_ln131)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1283 [1/1] (0.42ns)   --->   "%br_ln132 = br void %for.inc.i54" [src/conv1.cpp:132->src/conv1.cpp:74]   --->   Operation 1283 'br' 'br_ln132' <Predicate = (!icmp_ln131)> <Delay = 0.42>
ST_124 : Operation 1284 [1/1] (0.00ns)   --->   "%br_ln130 = br void %OUT_BUFFER_TY.i" [src/conv1.cpp:130->src/conv1.cpp:74]   --->   Operation 1284 'br' 'br_ln130' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 125 <SV = 9> <Delay = 2.09>
ST_125 : Operation 1285 [1/1] (0.00ns)   --->   "%tx_10 = phi i7 %add_ln132, void %arrayidx1945.i.exit, i7 0, void %OUT_BUFFER_TX.i.split" [src/conv1.cpp:132->src/conv1.cpp:74]   --->   Operation 1285 'phi' 'tx_10' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1286 [1/1] (0.00ns)   --->   "%zext_ln134_5 = zext i7 %tx_10" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1286 'zext' 'zext_ln134_5' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1287 [1/1] (0.85ns)   --->   "%add_ln134_3 = add i16 %mul_ln131, i16 %zext_ln134_5" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1287 'add' 'add_ln134_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln134_6 = zext i16 %add_ln134_3" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1288 'zext' 'zext_ln134_6' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1289 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_14 = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln134_6" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1289 'getelementptr' 'output_fm_buffer_addr_14' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1290 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_4 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %zext_ln134_6" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1290 'getelementptr' 'output_fm_buffer_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1291 [1/1] (0.00ns)   --->   "%output_fm_buffer_2_addr_4 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %zext_ln134_6" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1291 'getelementptr' 'output_fm_buffer_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1292 [1/1] (0.00ns)   --->   "%output_fm_buffer_3_addr_4 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %zext_ln134_6" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1292 'getelementptr' 'output_fm_buffer_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1293 [1/1] (0.00ns)   --->   "%output_fm_buffer_4_addr_4 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %zext_ln134_6" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1293 'getelementptr' 'output_fm_buffer_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1294 [1/1] (0.00ns)   --->   "%output_fm_buffer_5_addr_4 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %zext_ln134_6" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1294 'getelementptr' 'output_fm_buffer_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1295 [1/1] (0.00ns)   --->   "%output_fm_buffer_6_addr_4 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %zext_ln134_6" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1295 'getelementptr' 'output_fm_buffer_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1296 [1/1] (0.00ns)   --->   "%output_fm_buffer_7_addr_4 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %zext_ln134_6" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1296 'getelementptr' 'output_fm_buffer_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln132_7 = zext i7 %tx_10" [src/conv1.cpp:132->src/conv1.cpp:74]   --->   Operation 1297 'zext' 'zext_ln132_7' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1298 [1/1] (0.77ns)   --->   "%icmp_ln132 = icmp_eq  i7 %tx_10, i7 85" [src/conv1.cpp:132->src/conv1.cpp:74]   --->   Operation 1298 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1299 [1/1] (0.77ns)   --->   "%add_ln132 = add i7 %tx_10, i7 1" [src/conv1.cpp:132->src/conv1.cpp:74]   --->   Operation 1299 'add' 'add_ln132' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1300 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %for.inc.i54.split, void %for.inc20.i" [src/conv1.cpp:132->src/conv1.cpp:74]   --->   Operation 1300 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1301 [2/2] (1.23ns)   --->   "%output_fm_buffer_load_6 = load i16 %output_fm_buffer_addr_14" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1301 'load' 'output_fm_buffer_load_6' <Predicate = (!icmp_ln132)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_125 : Operation 1302 [2/2] (1.23ns)   --->   "%output_fm_buffer_1_load_2 = load i16 %output_fm_buffer_1_addr_4" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1302 'load' 'output_fm_buffer_1_load_2' <Predicate = (!icmp_ln132)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_125 : Operation 1303 [2/2] (1.23ns)   --->   "%output_fm_buffer_2_load_2 = load i16 %output_fm_buffer_2_addr_4" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1303 'load' 'output_fm_buffer_2_load_2' <Predicate = (!icmp_ln132)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_125 : Operation 1304 [2/2] (1.23ns)   --->   "%output_fm_buffer_3_load_2 = load i16 %output_fm_buffer_3_addr_4" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1304 'load' 'output_fm_buffer_3_load_2' <Predicate = (!icmp_ln132)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_125 : Operation 1305 [2/2] (1.23ns)   --->   "%output_fm_buffer_4_load_2 = load i16 %output_fm_buffer_4_addr_4" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1305 'load' 'output_fm_buffer_4_load_2' <Predicate = (!icmp_ln132)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_125 : Operation 1306 [2/2] (1.23ns)   --->   "%output_fm_buffer_5_load_2 = load i16 %output_fm_buffer_5_addr_4" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1306 'load' 'output_fm_buffer_5_load_2' <Predicate = (!icmp_ln132)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_125 : Operation 1307 [2/2] (1.23ns)   --->   "%output_fm_buffer_6_load_2 = load i16 %output_fm_buffer_6_addr_4" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1307 'load' 'output_fm_buffer_6_load_2' <Predicate = (!icmp_ln132)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_125 : Operation 1308 [2/2] (1.23ns)   --->   "%output_fm_buffer_7_load_2 = load i16 %output_fm_buffer_7_addr_4" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1308 'load' 'output_fm_buffer_7_load_2' <Predicate = (!icmp_ln132)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_125 : Operation 1309 [1/1] (0.76ns)   --->   "%add_ln134 = add i8 %zext_ln132_7, i8 %phi_mul44" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1309 'add' 'add_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1310 [1/1] (0.00ns)   --->   "%zext_ln134_7 = zext i8 %add_ln134" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1310 'zext' 'zext_ln134_7' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_125 : Operation 1311 [1/1] (0.88ns)   --->   "%add_ln134_4 = add i19 %sub_ln134_1, i19 %zext_ln134_7" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1311 'add' 'add_ln134_4' <Predicate = (!icmp_ln132)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1312 [1/1] (0.00ns)   --->   "%br_ln131 = br void %OUT_BUFFER_TX.i" [src/conv1.cpp:131->src/conv1.cpp:74]   --->   Operation 1312 'br' 'br_ln131' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 126 <SV = 10> <Delay = 3.19>
ST_126 : Operation 1313 [1/1] (0.00ns)   --->   "%speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv1.cpp:132->src/conv1.cpp:74]   --->   Operation 1313 'speclooptripcount' 'speclooptripcount_ln132' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1314 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [src/conv1.cpp:132->src/conv1.cpp:74]   --->   Operation 1314 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1315 [1/2] (1.23ns)   --->   "%output_fm_buffer_load_6 = load i16 %output_fm_buffer_addr_14" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1315 'load' 'output_fm_buffer_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_126 : Operation 1316 [1/2] (1.23ns)   --->   "%output_fm_buffer_1_load_2 = load i16 %output_fm_buffer_1_addr_4" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1316 'load' 'output_fm_buffer_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_126 : Operation 1317 [1/2] (1.23ns)   --->   "%output_fm_buffer_2_load_2 = load i16 %output_fm_buffer_2_addr_4" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1317 'load' 'output_fm_buffer_2_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_126 : Operation 1318 [1/2] (1.23ns)   --->   "%output_fm_buffer_3_load_2 = load i16 %output_fm_buffer_3_addr_4" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1318 'load' 'output_fm_buffer_3_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_126 : Operation 1319 [1/2] (1.23ns)   --->   "%output_fm_buffer_4_load_2 = load i16 %output_fm_buffer_4_addr_4" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1319 'load' 'output_fm_buffer_4_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_126 : Operation 1320 [1/2] (1.23ns)   --->   "%output_fm_buffer_5_load_2 = load i16 %output_fm_buffer_5_addr_4" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1320 'load' 'output_fm_buffer_5_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_126 : Operation 1321 [1/2] (1.23ns)   --->   "%output_fm_buffer_6_load_2 = load i16 %output_fm_buffer_6_addr_4" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1321 'load' 'output_fm_buffer_6_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_126 : Operation 1322 [1/2] (1.23ns)   --->   "%output_fm_buffer_7_load_2 = load i16 %output_fm_buffer_7_addr_4" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1322 'load' 'output_fm_buffer_7_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_126 : Operation 1323 [1/1] (0.72ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %output_fm_buffer_load_6, i32 %output_fm_buffer_1_load_2, i32 %output_fm_buffer_2_load_2, i32 %output_fm_buffer_3_load_2, i32 %output_fm_buffer_4_load_2, i32 %output_fm_buffer_5_load_2, i32 %output_fm_buffer_6_load_2, i32 %output_fm_buffer_7_load_2, i3 %trunc_ln9" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1323 'mux' 'tmp_3' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1324 [1/1] (0.00ns)   --->   "%zext_ln134_8 = zext i19 %add_ln134_4" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1324 'zext' 'zext_ln134_8' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1325 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i64 0, i64 %zext_ln134_8" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1325 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1326 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i64 0, i64 %zext_ln134_8" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1326 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1327 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 0, i64 %zext_ln134_8" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1327 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1328 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 0, i64 %zext_ln134_8" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1328 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1329 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 0, i64 %zext_ln134_8" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1329 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1330 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln134_8" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1330 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1331 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln134_8" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1331 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1332 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln134_8" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1332 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1333 [1/1] (0.73ns)   --->   "%switch_ln134 = switch i3 %trunc_ln9, void %arrayidx1945.i.case.7, i3 0, void %arrayidx1945.i.case.0, i3 1, void %arrayidx1945.i.case.1, i3 2, void %arrayidx1945.i.case.2, i3 3, void %arrayidx1945.i.case.3, i3 4, void %arrayidx1945.i.case.4, i3 5, void %arrayidx1945.i.case.5, i3 6, void %arrayidx1945.i.case.6" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1333 'switch' 'switch_ln134' <Predicate = true> <Delay = 0.73>
ST_126 : Operation 1334 [1/1] (1.23ns)   --->   "%store_ln134 = store i32 %tmp_3, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_110" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1334 'store' 'store_ln134' <Predicate = (trunc_ln9 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_126 : Operation 1335 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx1945.i.exit" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1335 'br' 'br_ln134' <Predicate = (trunc_ln9 == 6)> <Delay = 0.00>
ST_126 : Operation 1336 [1/1] (1.23ns)   --->   "%store_ln134 = store i32 %tmp_3, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_109" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1336 'store' 'store_ln134' <Predicate = (trunc_ln9 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_126 : Operation 1337 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx1945.i.exit" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1337 'br' 'br_ln134' <Predicate = (trunc_ln9 == 5)> <Delay = 0.00>
ST_126 : Operation 1338 [1/1] (1.23ns)   --->   "%store_ln134 = store i32 %tmp_3, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_108" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1338 'store' 'store_ln134' <Predicate = (trunc_ln9 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_126 : Operation 1339 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx1945.i.exit" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1339 'br' 'br_ln134' <Predicate = (trunc_ln9 == 4)> <Delay = 0.00>
ST_126 : Operation 1340 [1/1] (1.23ns)   --->   "%store_ln134 = store i32 %tmp_3, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_107" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1340 'store' 'store_ln134' <Predicate = (trunc_ln9 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_126 : Operation 1341 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx1945.i.exit" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1341 'br' 'br_ln134' <Predicate = (trunc_ln9 == 3)> <Delay = 0.00>
ST_126 : Operation 1342 [1/1] (1.23ns)   --->   "%store_ln134 = store i32 %tmp_3, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_106" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1342 'store' 'store_ln134' <Predicate = (trunc_ln9 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_126 : Operation 1343 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx1945.i.exit" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1343 'br' 'br_ln134' <Predicate = (trunc_ln9 == 2)> <Delay = 0.00>
ST_126 : Operation 1344 [1/1] (1.23ns)   --->   "%store_ln134 = store i32 %tmp_3, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_105" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1344 'store' 'store_ln134' <Predicate = (trunc_ln9 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_126 : Operation 1345 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx1945.i.exit" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1345 'br' 'br_ln134' <Predicate = (trunc_ln9 == 1)> <Delay = 0.00>
ST_126 : Operation 1346 [1/1] (1.23ns)   --->   "%store_ln134 = store i32 %tmp_3, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_104" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1346 'store' 'store_ln134' <Predicate = (trunc_ln9 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_126 : Operation 1347 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx1945.i.exit" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1347 'br' 'br_ln134' <Predicate = (trunc_ln9 == 0)> <Delay = 0.00>
ST_126 : Operation 1348 [1/1] (1.23ns)   --->   "%store_ln134 = store i32 %tmp_3, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_111" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1348 'store' 'store_ln134' <Predicate = (trunc_ln9 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_126 : Operation 1349 [1/1] (0.00ns)   --->   "%br_ln134 = br void %arrayidx1945.i.exit" [src/conv1.cpp:134->src/conv1.cpp:74]   --->   Operation 1349 'br' 'br_ln134' <Predicate = (trunc_ln9 == 7)> <Delay = 0.00>

State 127 <SV = 11> <Delay = 0.00>
ST_127 : Operation 1350 [1/1] (0.00ns)   --->   "%br_ln132 = br void %for.inc.i54" [src/conv1.cpp:132->src/conv1.cpp:74]   --->   Operation 1350 'br' 'br_ln132' <Predicate = true> <Delay = 0.00>

State 128 <SV = 8> <Delay = 2.12>
ST_128 : Operation 1351 [1/1] (0.00ns)   --->   "%empty_109 = phi i19 %empty_110, void %.exit123, i19 0, void %memset.loop.i56.preheader"   --->   Operation 1351 'phi' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1352 [1/1] (0.00ns)   --->   "%phi_mul42 = phi i39 %next_mul43, void %.exit123, i39 0, void %memset.loop.i56.preheader"   --->   Operation 1352 'phi' 'phi_mul42' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1353 [1/1] (0.88ns)   --->   "%exitcond20744 = icmp_eq  i19 %empty_109, i19 462400"   --->   Operation 1353 'icmp' 'exitcond20744' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1354 [1/1] (0.88ns)   --->   "%empty_110 = add i19 %empty_109, i19 1"   --->   Operation 1354 'add' 'empty_110' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1355 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond20744, void %memset.loop.i56.split, void %_Z21export_buffer_tile_c1PA85_A85_fPA255_A255_fii.exit"   --->   Operation 1355 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1356 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 462400, i64 462400, i64 462400"   --->   Operation 1356 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!exitcond20744)> <Delay = 0.00>
ST_128 : Operation 1357 [1/1] (1.03ns)   --->   "%next_mul43 = add i39 %phi_mul42, i39 594460"   --->   Operation 1357 'add' 'next_mul43' <Predicate = (!exitcond20744)> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1358 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i3 @_ssdm_op_PartSelect.i3.i39.i32.i32, i39 %phi_mul42, i32 35, i32 37"   --->   Operation 1358 'partselect' 'p_cast2' <Predicate = (!exitcond20744)> <Delay = 0.00>
ST_128 : Operation 1359 [1/1] (0.00ns)   --->   "%p_cast65 = zext i19 %empty_109"   --->   Operation 1359 'zext' 'p_cast65' <Predicate = (!exitcond20744)> <Delay = 0.00>
ST_128 : Operation 1360 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr_12 = getelementptr i32 %output_fm_buffer, i64 0, i64 %p_cast65"   --->   Operation 1360 'getelementptr' 'output_fm_buffer_addr_12' <Predicate = (!exitcond20744)> <Delay = 0.00>
ST_128 : Operation 1361 [1/1] (0.00ns)   --->   "%output_fm_buffer_1_addr_2 = getelementptr i32 %output_fm_buffer_1, i64 0, i64 %p_cast65"   --->   Operation 1361 'getelementptr' 'output_fm_buffer_1_addr_2' <Predicate = (!exitcond20744)> <Delay = 0.00>
ST_128 : Operation 1362 [1/1] (0.00ns)   --->   "%output_fm_buffer_2_addr_2 = getelementptr i32 %output_fm_buffer_2, i64 0, i64 %p_cast65"   --->   Operation 1362 'getelementptr' 'output_fm_buffer_2_addr_2' <Predicate = (!exitcond20744)> <Delay = 0.00>
ST_128 : Operation 1363 [1/1] (0.00ns)   --->   "%output_fm_buffer_3_addr_2 = getelementptr i32 %output_fm_buffer_3, i64 0, i64 %p_cast65"   --->   Operation 1363 'getelementptr' 'output_fm_buffer_3_addr_2' <Predicate = (!exitcond20744)> <Delay = 0.00>
ST_128 : Operation 1364 [1/1] (0.00ns)   --->   "%output_fm_buffer_4_addr_2 = getelementptr i32 %output_fm_buffer_4, i64 0, i64 %p_cast65"   --->   Operation 1364 'getelementptr' 'output_fm_buffer_4_addr_2' <Predicate = (!exitcond20744)> <Delay = 0.00>
ST_128 : Operation 1365 [1/1] (0.00ns)   --->   "%output_fm_buffer_5_addr_2 = getelementptr i32 %output_fm_buffer_5, i64 0, i64 %p_cast65"   --->   Operation 1365 'getelementptr' 'output_fm_buffer_5_addr_2' <Predicate = (!exitcond20744)> <Delay = 0.00>
ST_128 : Operation 1366 [1/1] (0.00ns)   --->   "%output_fm_buffer_6_addr_2 = getelementptr i32 %output_fm_buffer_6, i64 0, i64 %p_cast65"   --->   Operation 1366 'getelementptr' 'output_fm_buffer_6_addr_2' <Predicate = (!exitcond20744)> <Delay = 0.00>
ST_128 : Operation 1367 [1/1] (0.00ns)   --->   "%output_fm_buffer_7_addr_2 = getelementptr i32 %output_fm_buffer_7, i64 0, i64 %p_cast65"   --->   Operation 1367 'getelementptr' 'output_fm_buffer_7_addr_2' <Predicate = (!exitcond20744)> <Delay = 0.00>
ST_128 : Operation 1368 [1/1] (0.73ns)   --->   "%switch_ln0 = switch i3 %p_cast2, void %.case.7131, i3 0, void %.case.0124, i3 1, void %.case.1125, i3 2, void %.case.2126, i3 3, void %.case.3127, i3 4, void %.case.4128, i3 5, void %.case.5129, i3 6, void %.case.6130"   --->   Operation 1368 'switch' 'switch_ln0' <Predicate = (!exitcond20744)> <Delay = 0.73>
ST_128 : Operation 1369 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_fm_buffer_6_addr_2"   --->   Operation 1369 'store' 'store_ln0' <Predicate = (!exitcond20744 & p_cast2 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_128 : Operation 1370 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit123"   --->   Operation 1370 'br' 'br_ln0' <Predicate = (!exitcond20744 & p_cast2 == 6)> <Delay = 0.00>
ST_128 : Operation 1371 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_fm_buffer_5_addr_2"   --->   Operation 1371 'store' 'store_ln0' <Predicate = (!exitcond20744 & p_cast2 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_128 : Operation 1372 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit123"   --->   Operation 1372 'br' 'br_ln0' <Predicate = (!exitcond20744 & p_cast2 == 5)> <Delay = 0.00>
ST_128 : Operation 1373 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_fm_buffer_4_addr_2"   --->   Operation 1373 'store' 'store_ln0' <Predicate = (!exitcond20744 & p_cast2 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_128 : Operation 1374 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit123"   --->   Operation 1374 'br' 'br_ln0' <Predicate = (!exitcond20744 & p_cast2 == 4)> <Delay = 0.00>
ST_128 : Operation 1375 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_fm_buffer_3_addr_2"   --->   Operation 1375 'store' 'store_ln0' <Predicate = (!exitcond20744 & p_cast2 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_128 : Operation 1376 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit123"   --->   Operation 1376 'br' 'br_ln0' <Predicate = (!exitcond20744 & p_cast2 == 3)> <Delay = 0.00>
ST_128 : Operation 1377 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_fm_buffer_2_addr_2"   --->   Operation 1377 'store' 'store_ln0' <Predicate = (!exitcond20744 & p_cast2 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_128 : Operation 1378 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit123"   --->   Operation 1378 'br' 'br_ln0' <Predicate = (!exitcond20744 & p_cast2 == 2)> <Delay = 0.00>
ST_128 : Operation 1379 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_fm_buffer_1_addr_2"   --->   Operation 1379 'store' 'store_ln0' <Predicate = (!exitcond20744 & p_cast2 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_128 : Operation 1380 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit123"   --->   Operation 1380 'br' 'br_ln0' <Predicate = (!exitcond20744 & p_cast2 == 1)> <Delay = 0.00>
ST_128 : Operation 1381 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_fm_buffer_addr_12"   --->   Operation 1381 'store' 'store_ln0' <Predicate = (!exitcond20744 & p_cast2 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_128 : Operation 1382 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit123"   --->   Operation 1382 'br' 'br_ln0' <Predicate = (!exitcond20744 & p_cast2 == 0)> <Delay = 0.00>
ST_128 : Operation 1383 [1/1] (1.23ns)   --->   "%store_ln0 = store i32 0, i16 %output_fm_buffer_7_addr_2"   --->   Operation 1383 'store' 'store_ln0' <Predicate = (!exitcond20744 & p_cast2 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 57800> <RAM>
ST_128 : Operation 1384 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit123"   --->   Operation 1384 'br' 'br_ln0' <Predicate = (!exitcond20744 & p_cast2 == 7)> <Delay = 0.00>
ST_128 : Operation 1385 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body4" [src/conv1.cpp:32]   --->   Operation 1385 'br' 'br_ln32' <Predicate = (exitcond20744)> <Delay = 0.00>

State 129 <SV = 9> <Delay = 0.00>
ST_129 : Operation 1386 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i56"   --->   Operation 1386 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 130 <SV = 2> <Delay = 1.23>
ST_130 : Operation 1387 [1/1] (0.00ns)   --->   "%nr_2 = load i7 %nr" [src/conv1.cpp:81]   --->   Operation 1387 'load' 'nr_2' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1388 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i7 %nr_2" [src/conv1.cpp:81]   --->   Operation 1388 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1389 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i7 %nr_2" [src/conv1.cpp:81]   --->   Operation 1389 'trunc' 'trunc_ln81' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1390 [1/1] (0.77ns)   --->   "%icmp_ln81 = icmp_eq  i7 %nr_2, i7 64" [src/conv1.cpp:81]   --->   Operation 1390 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1391 [1/1] (0.77ns)   --->   "%add_ln81 = add i7 %nr_2, i7 1" [src/conv1.cpp:81]   --->   Operation 1391 'add' 'add_ln81' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1392 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %RELU_Y.split, void %for.end116" [src/conv1.cpp:81]   --->   Operation 1392 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1393 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %nr_2, i32 3, i32 5" [src/conv1.cpp:81]   --->   Operation 1393 'partselect' 'trunc_ln' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_130 : Operation 1394 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln81" [src/conv1.cpp:81]   --->   Operation 1394 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln81)> <Delay = 0.00>
ST_130 : Operation 1395 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:81]   --->   Operation 1395 'load' 'conv1_biases_load' <Predicate = (!icmp_ln81)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_130 : Operation 1396 [1/1] (0.00ns)   --->   "%ret_ln91 = ret" [src/conv1.cpp:91]   --->   Operation 1396 'ret' 'ret_ln91' <Predicate = (icmp_ln81)> <Delay = 0.00>

State 131 <SV = 3> <Delay = 1.23>
ST_131 : Operation 1397 [1/1] (0.00ns)   --->   "%speclooptripcount_ln81 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:81]   --->   Operation 1397 'speclooptripcount' 'speclooptripcount_ln81' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1398 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/conv1.cpp:81]   --->   Operation 1398 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1399 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i3 %trunc_ln81" [src/conv1.cpp:85]   --->   Operation 1399 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %trunc_ln81, i8 0" [src/conv1.cpp:85]   --->   Operation 1400 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1401 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i11 %tmp_26" [src/conv1.cpp:85]   --->   Operation 1401 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1402 [1/1] (0.79ns)   --->   "%sub_ln85 = sub i12 %zext_ln85_1, i12 %zext_ln85" [src/conv1.cpp:85]   --->   Operation 1402 'sub' 'sub_ln85' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln81 = sext i12 %sub_ln85" [src/conv1.cpp:81]   --->   Operation 1403 'sext' 'sext_ln81' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1404 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:81]   --->   Operation 1404 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_131 : Operation 1405 [1/1] (0.00ns)   --->   "%empty_111 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:81]   --->   Operation 1405 'bitcast' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1406 [1/1] (0.42ns)   --->   "%br_ln82 = br void %RELU_X" [src/conv1.cpp:82]   --->   Operation 1406 'br' 'br_ln82' <Predicate = true> <Delay = 0.42>

State 132 <SV = 4> <Delay = 1.69>
ST_132 : Operation 1407 [1/1] (0.00ns)   --->   "%yr = phi i8 %add_ln82, void %for.inc111, i8 0, void %RELU_Y.split" [src/conv1.cpp:82]   --->   Operation 1407 'phi' 'yr' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1408 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i8 %yr" [src/conv1.cpp:85]   --->   Operation 1408 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1409 [1/1] (0.80ns)   --->   "%add_ln85 = add i13 %sext_ln81, i13 %zext_ln85_2" [src/conv1.cpp:85]   --->   Operation 1409 'add' 'add_ln85' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1410 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i13 %add_ln85" [src/conv1.cpp:85]   --->   Operation 1410 'sext' 'sext_ln85' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1411 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i13 %add_ln85" [src/conv1.cpp:85]   --->   Operation 1411 'trunc' 'trunc_ln85' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1412 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i11.i8, i11 %trunc_ln85, i8 0" [src/conv1.cpp:85]   --->   Operation 1412 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1413 [1/1] (0.88ns)   --->   "%sub_ln85_1 = sub i19 %p_shl8, i19 %sext_ln85" [src/conv1.cpp:85]   --->   Operation 1413 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1414 [1/1] (0.76ns)   --->   "%icmp_ln82 = icmp_eq  i8 %yr, i8 255" [src/conv1.cpp:82]   --->   Operation 1414 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1415 [1/1] (0.76ns)   --->   "%add_ln82 = add i8 %yr, i8 1" [src/conv1.cpp:82]   --->   Operation 1415 'add' 'add_ln82' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1416 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %RELU_X.split, void %for.inc114" [src/conv1.cpp:82]   --->   Operation 1416 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1417 [1/1] (0.00ns)   --->   "%speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:82]   --->   Operation 1417 'speclooptripcount' 'speclooptripcount_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_132 : Operation 1418 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/conv1.cpp:82]   --->   Operation 1418 'specloopname' 'specloopname_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_132 : Operation 1419 [1/1] (0.42ns)   --->   "%br_ln83 = br void %for.body85" [src/conv1.cpp:83]   --->   Operation 1419 'br' 'br_ln83' <Predicate = (!icmp_ln82)> <Delay = 0.42>
ST_132 : Operation 1420 [1/1] (0.42ns)   --->   "%store_ln81 = store i7 %add_ln81, i7 %nr" [src/conv1.cpp:81]   --->   Operation 1420 'store' 'store_ln81' <Predicate = (icmp_ln82)> <Delay = 0.42>
ST_132 : Operation 1421 [1/1] (0.00ns)   --->   "%br_ln81 = br void %RELU_Y" [src/conv1.cpp:81]   --->   Operation 1421 'br' 'br_ln81' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 133 <SV = 5> <Delay = 2.12>
ST_133 : Operation 1422 [1/1] (0.00ns)   --->   "%xr = phi i8 0, void %RELU_X.split, i8 %add_ln83, void %for.inc108" [src/conv1.cpp:83]   --->   Operation 1422 'phi' 'xr' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln85_3 = zext i8 %xr" [src/conv1.cpp:85]   --->   Operation 1423 'zext' 'zext_ln85_3' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1424 [1/1] (0.88ns)   --->   "%add_ln85_1 = add i19 %sub_ln85_1, i19 %zext_ln85_3" [src/conv1.cpp:85]   --->   Operation 1424 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1425 [1/1] (0.00ns)   --->   "%zext_ln85_4 = zext i19 %add_ln85_1" [src/conv1.cpp:85]   --->   Operation 1425 'zext' 'zext_ln85_4' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1426 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i64 0, i64 %zext_ln85_4" [src/conv1.cpp:85]   --->   Operation 1426 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1427 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i64 0, i64 %zext_ln85_4" [src/conv1.cpp:85]   --->   Operation 1427 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1428 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 0, i64 %zext_ln85_4" [src/conv1.cpp:85]   --->   Operation 1428 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1429 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 0, i64 %zext_ln85_4" [src/conv1.cpp:85]   --->   Operation 1429 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1430 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 0, i64 %zext_ln85_4" [src/conv1.cpp:85]   --->   Operation 1430 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1431 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln85_4" [src/conv1.cpp:85]   --->   Operation 1431 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1432 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln85_4" [src/conv1.cpp:85]   --->   Operation 1432 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1433 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln85_4" [src/conv1.cpp:85]   --->   Operation 1433 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1434 [1/1] (0.76ns)   --->   "%icmp_ln83 = icmp_eq  i8 %xr, i8 255" [src/conv1.cpp:83]   --->   Operation 1434 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1435 [1/1] (0.76ns)   --->   "%add_ln83 = add i8 %xr, i8 1" [src/conv1.cpp:83]   --->   Operation 1435 'add' 'add_ln83' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1436 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %for.body85.split, void %for.inc111" [src/conv1.cpp:83]   --->   Operation 1436 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1437 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112" [src/conv1.cpp:85]   --->   Operation 1437 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_133 : Operation 1438 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113" [src/conv1.cpp:85]   --->   Operation 1438 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_133 : Operation 1439 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114" [src/conv1.cpp:85]   --->   Operation 1439 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_133 : Operation 1440 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115" [src/conv1.cpp:85]   --->   Operation 1440 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_133 : Operation 1441 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116" [src/conv1.cpp:85]   --->   Operation 1441 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_133 : Operation 1442 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117" [src/conv1.cpp:85]   --->   Operation 1442 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_133 : Operation 1443 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118" [src/conv1.cpp:85]   --->   Operation 1443 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_133 : Operation 1444 [2/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119" [src/conv1.cpp:85]   --->   Operation 1444 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127' <Predicate = (!icmp_ln83)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_133 : Operation 1445 [1/1] (0.00ns)   --->   "%br_ln82 = br void %RELU_X" [src/conv1.cpp:82]   --->   Operation 1445 'br' 'br_ln82' <Predicate = (icmp_ln83)> <Delay = 0.00>

State 134 <SV = 6> <Delay = 1.95>
ST_134 : Operation 1446 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112" [src/conv1.cpp:85]   --->   Operation 1446 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_134 : Operation 1447 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113" [src/conv1.cpp:85]   --->   Operation 1447 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_134 : Operation 1448 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114" [src/conv1.cpp:85]   --->   Operation 1448 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_134 : Operation 1449 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115" [src/conv1.cpp:85]   --->   Operation 1449 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_134 : Operation 1450 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116" [src/conv1.cpp:85]   --->   Operation 1450 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_134 : Operation 1451 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117" [src/conv1.cpp:85]   --->   Operation 1451 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_134 : Operation 1452 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118" [src/conv1.cpp:85]   --->   Operation 1452 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_134 : Operation 1453 [1/2] (1.23ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127 = load i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119" [src/conv1.cpp:85]   --->   Operation 1453 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_134 : Operation 1454 [1/1] (0.72ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_122, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_123, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_124, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_126, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_127, i3 %trunc_ln" [src/conv1.cpp:85]   --->   Operation 1454 'mux' 'tmp' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 7> <Delay = 6.43>
ST_135 : [1/1] (0.79ns)   --->   Input mux for Operation 1455 '%add = fadd i32 %tmp, i32 %empty_111'
ST_135 : Operation 1455 [4/4] (5.64ns)   --->   "%add = fadd i32 %tmp, i32 %empty_111" [src/conv1.cpp:85]   --->   Operation 1455 'fadd' 'add' <Predicate = true> <Delay = 5.64> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 8> <Delay = 6.43>
ST_136 : Operation 1456 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %empty_111" [src/conv1.cpp:85]   --->   Operation 1456 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 9> <Delay = 6.43>
ST_137 : Operation 1457 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %empty_111" [src/conv1.cpp:85]   --->   Operation 1457 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 10> <Delay = 6.43>
ST_138 : Operation 1458 [1/1] (0.00ns)   --->   "%speclooptripcount_ln83 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:83]   --->   Operation 1458 'speclooptripcount' 'speclooptripcount_ln83' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1459 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [src/conv1.cpp:83]   --->   Operation 1459 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1460 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp, i32 %empty_111" [src/conv1.cpp:85]   --->   Operation 1460 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_138 : Operation 1461 [1/1] (0.73ns)   --->   "%switch_ln85 = switch i3 %trunc_ln, void %arrayidx93214.case.7, i3 0, void %arrayidx93214.case.0, i3 1, void %arrayidx93214.case.1, i3 2, void %arrayidx93214.case.2, i3 3, void %arrayidx93214.case.3, i3 4, void %arrayidx93214.case.4, i3 5, void %arrayidx93214.case.5, i3 6, void %arrayidx93214.case.6" [src/conv1.cpp:85]   --->   Operation 1461 'switch' 'switch_ln85' <Predicate = true> <Delay = 0.73>

State 139 <SV = 11> <Delay = 1.23>
ST_139 : Operation 1462 [1/1] (1.23ns)   --->   "%store_ln85 = store i32 %add, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118" [src/conv1.cpp:85]   --->   Operation 1462 'store' 'store_ln85' <Predicate = (trunc_ln == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_139 : Operation 1463 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx93214.exit" [src/conv1.cpp:85]   --->   Operation 1463 'br' 'br_ln85' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_139 : Operation 1464 [1/1] (1.23ns)   --->   "%store_ln85 = store i32 %add, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117" [src/conv1.cpp:85]   --->   Operation 1464 'store' 'store_ln85' <Predicate = (trunc_ln == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_139 : Operation 1465 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx93214.exit" [src/conv1.cpp:85]   --->   Operation 1465 'br' 'br_ln85' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_139 : Operation 1466 [1/1] (1.23ns)   --->   "%store_ln85 = store i32 %add, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116" [src/conv1.cpp:85]   --->   Operation 1466 'store' 'store_ln85' <Predicate = (trunc_ln == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_139 : Operation 1467 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx93214.exit" [src/conv1.cpp:85]   --->   Operation 1467 'br' 'br_ln85' <Predicate = (trunc_ln == 4)> <Delay = 0.00>
ST_139 : Operation 1468 [1/1] (1.23ns)   --->   "%store_ln85 = store i32 %add, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115" [src/conv1.cpp:85]   --->   Operation 1468 'store' 'store_ln85' <Predicate = (trunc_ln == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_139 : Operation 1469 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx93214.exit" [src/conv1.cpp:85]   --->   Operation 1469 'br' 'br_ln85' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_139 : Operation 1470 [1/1] (1.23ns)   --->   "%store_ln85 = store i32 %add, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114" [src/conv1.cpp:85]   --->   Operation 1470 'store' 'store_ln85' <Predicate = (trunc_ln == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_139 : Operation 1471 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx93214.exit" [src/conv1.cpp:85]   --->   Operation 1471 'br' 'br_ln85' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_139 : Operation 1472 [1/1] (1.23ns)   --->   "%store_ln85 = store i32 %add, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113" [src/conv1.cpp:85]   --->   Operation 1472 'store' 'store_ln85' <Predicate = (trunc_ln == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_139 : Operation 1473 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx93214.exit" [src/conv1.cpp:85]   --->   Operation 1473 'br' 'br_ln85' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_139 : Operation 1474 [1/1] (1.23ns)   --->   "%store_ln85 = store i32 %add, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112" [src/conv1.cpp:85]   --->   Operation 1474 'store' 'store_ln85' <Predicate = (trunc_ln == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_139 : Operation 1475 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx93214.exit" [src/conv1.cpp:85]   --->   Operation 1475 'br' 'br_ln85' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_139 : Operation 1476 [1/1] (1.23ns)   --->   "%store_ln85 = store i32 %add, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119" [src/conv1.cpp:85]   --->   Operation 1476 'store' 'store_ln85' <Predicate = (trunc_ln == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_139 : Operation 1477 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx93214.exit" [src/conv1.cpp:85]   --->   Operation 1477 'br' 'br_ln85' <Predicate = (trunc_ln == 7)> <Delay = 0.00>

State 140 <SV = 12> <Delay = 2.78>
ST_140 : Operation 1478 [1/1] (0.00ns)   --->   "%bitcast_ln86 = bitcast i32 %add" [src/conv1.cpp:86]   --->   Operation 1478 'bitcast' 'bitcast_ln86' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1479 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln86, i32 23, i32 30" [src/conv1.cpp:86]   --->   Operation 1479 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1480 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i32 %bitcast_ln86" [src/conv1.cpp:86]   --->   Operation 1480 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1481 [1/1] (0.76ns)   --->   "%icmp_ln86 = icmp_ne  i8 %tmp_s, i8 255" [src/conv1.cpp:86]   --->   Operation 1481 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1482 [1/1] (0.92ns)   --->   "%icmp_ln86_1 = icmp_eq  i23 %trunc_ln86, i23 0" [src/conv1.cpp:86]   --->   Operation 1482 'icmp' 'icmp_ln86_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_140 : [1/1] (0.47ns)   --->   Input mux for Operation 1483 '%tmp_10 = fcmp_olt  i32 %add, i32 0'
ST_140 : Operation 1483 [2/2] (2.30ns)   --->   "%tmp_10 = fcmp_olt  i32 %add, i32 0" [src/conv1.cpp:86]   --->   Operation 1483 'fcmp' 'tmp_10' <Predicate = true> <Delay = 2.30> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 13> <Delay = 4.30>
ST_141 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node and_ln86)   --->   "%or_ln86 = or i1 %icmp_ln86_1, i1 %icmp_ln86" [src/conv1.cpp:86]   --->   Operation 1484 'or' 'or_ln86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1485 [1/2] (2.78ns)   --->   "%tmp_10 = fcmp_olt  i32 %add, i32 0" [src/conv1.cpp:86]   --->   Operation 1485 'fcmp' 'tmp_10' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1486 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln86 = and i1 %or_ln86, i1 %tmp_10" [src/conv1.cpp:86]   --->   Operation 1486 'and' 'and_ln86' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1487 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %and_ln86, void %for.inc108, void %if.then" [src/conv1.cpp:86]   --->   Operation 1487 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1488 [1/1] (0.73ns)   --->   "%switch_ln87 = switch i3 %trunc_ln, void %arrayidx93214.case.7156, i3 0, void %arrayidx93214.case.0149, i3 1, void %arrayidx93214.case.1150, i3 2, void %arrayidx93214.case.2151, i3 3, void %arrayidx93214.case.3152, i3 4, void %arrayidx93214.case.4153, i3 5, void %arrayidx93214.case.5154, i3 6, void %arrayidx93214.case.6155" [src/conv1.cpp:87]   --->   Operation 1488 'switch' 'switch_ln87' <Predicate = (and_ln86)> <Delay = 0.73>
ST_141 : Operation 1489 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_118" [src/conv1.cpp:87]   --->   Operation 1489 'store' 'store_ln87' <Predicate = (trunc_ln == 6 & and_ln86)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_141 : Operation 1490 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx93214.exit148" [src/conv1.cpp:87]   --->   Operation 1490 'br' 'br_ln87' <Predicate = (trunc_ln == 6 & and_ln86)> <Delay = 0.00>
ST_141 : Operation 1491 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_117" [src/conv1.cpp:87]   --->   Operation 1491 'store' 'store_ln87' <Predicate = (trunc_ln == 5 & and_ln86)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_141 : Operation 1492 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx93214.exit148" [src/conv1.cpp:87]   --->   Operation 1492 'br' 'br_ln87' <Predicate = (trunc_ln == 5 & and_ln86)> <Delay = 0.00>
ST_141 : Operation 1493 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_116" [src/conv1.cpp:87]   --->   Operation 1493 'store' 'store_ln87' <Predicate = (trunc_ln == 4 & and_ln86)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_141 : Operation 1494 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx93214.exit148" [src/conv1.cpp:87]   --->   Operation 1494 'br' 'br_ln87' <Predicate = (trunc_ln == 4 & and_ln86)> <Delay = 0.00>
ST_141 : Operation 1495 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115" [src/conv1.cpp:87]   --->   Operation 1495 'store' 'store_ln87' <Predicate = (trunc_ln == 3 & and_ln86)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_141 : Operation 1496 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx93214.exit148" [src/conv1.cpp:87]   --->   Operation 1496 'br' 'br_ln87' <Predicate = (trunc_ln == 3 & and_ln86)> <Delay = 0.00>
ST_141 : Operation 1497 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_114" [src/conv1.cpp:87]   --->   Operation 1497 'store' 'store_ln87' <Predicate = (trunc_ln == 2 & and_ln86)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_141 : Operation 1498 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx93214.exit148" [src/conv1.cpp:87]   --->   Operation 1498 'br' 'br_ln87' <Predicate = (trunc_ln == 2 & and_ln86)> <Delay = 0.00>
ST_141 : Operation 1499 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_113" [src/conv1.cpp:87]   --->   Operation 1499 'store' 'store_ln87' <Predicate = (trunc_ln == 1 & and_ln86)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_141 : Operation 1500 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx93214.exit148" [src/conv1.cpp:87]   --->   Operation 1500 'br' 'br_ln87' <Predicate = (trunc_ln == 1 & and_ln86)> <Delay = 0.00>
ST_141 : Operation 1501 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112" [src/conv1.cpp:87]   --->   Operation 1501 'store' 'store_ln87' <Predicate = (trunc_ln == 0 & and_ln86)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_141 : Operation 1502 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx93214.exit148" [src/conv1.cpp:87]   --->   Operation 1502 'br' 'br_ln87' <Predicate = (trunc_ln == 0 & and_ln86)> <Delay = 0.00>
ST_141 : Operation 1503 [1/1] (1.23ns)   --->   "%store_ln87 = store i32 0, i19 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_119" [src/conv1.cpp:87]   --->   Operation 1503 'store' 'store_ln87' <Predicate = (trunc_ln == 7 & and_ln86)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 520200> <RAM>
ST_141 : Operation 1504 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx93214.exit148" [src/conv1.cpp:87]   --->   Operation 1504 'br' 'br_ln87' <Predicate = (trunc_ln == 7 & and_ln86)> <Delay = 0.00>

State 142 <SV = 14> <Delay = 0.00>
ST_142 : Operation 1505 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc108" [src/conv1.cpp:88]   --->   Operation 1505 'br' 'br_ln88' <Predicate = (and_ln86)> <Delay = 0.00>
ST_142 : Operation 1506 [1/1] (0.00ns)   --->   "%br_ln83 = br void %for.body85" [src/conv1.cpp:83]   --->   Operation 1506 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('tj') [13]  (0.000 ns)
	'store' operation ('store_ln31', src/conv1.cpp:31) of constant 0 on local variable 'tj' [26]  (0.427 ns)

 <State 2>: 0.975ns
The critical path consists of the following:
	'load' operation ('phi_mul46_load') on local variable 'phi_mul46' [30]  (0.000 ns)
	'add' operation ('empty', src/conv1.cpp:31) [40]  (0.765 ns)
	blocking operation 0.21 ns on control path)

 <State 3>: 0.975ns
The critical path consists of the following:
	'phi' operation ('phi_mul44', src/conv1.cpp:32) with incoming values : ('add_ln32_2', src/conv1.cpp:32) [46]  (0.000 ns)
	'add' operation ('add_ln32_2', src/conv1.cpp:32) [48]  (0.765 ns)
	blocking operation 0.21 ns on control path)

 <State 4>: 2.121ns
The critical path consists of the following:
	'phi' operation ('empty_100') with incoming values : ('empty_101') [57]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_2_addr') [69]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer', src/conv1.cpp:40 [89]  (1.237 ns)
	blocking operation 0.883563 ns on control path)

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 2.068ns
The critical path consists of the following:
	'phi' operation ('empty_102') with incoming values : ('empty_103') [105]  (0.000 ns)
	'getelementptr' operation ('input_fm_buffer_addr') [112]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'input_fm_buffer', src/conv1.cpp:38 [113]  (1.237 ns)
	blocking operation 0.831 ns on control path)

 <State 7>: 2.809ns
The critical path consists of the following:
	'phi' operation ('by', src/conv1.cpp:110->src/conv1.cpp:44) with incoming values : ('add_ln110', src/conv1.cpp:110->src/conv1.cpp:44) [120]  (0.000 ns)
	'add' operation ('empty_104', src/conv1.cpp:31) [131]  (0.776 ns)
	'icmp' operation ('icmp_ln41', src/srcnn.cpp:41->src/conv1.cpp:115->src/conv1.cpp:44) [133]  (0.787 ns)
	'or' operation ('or_ln40', src/srcnn.cpp:40->src/conv1.cpp:115->src/conv1.cpp:44) [136]  (0.000 ns)
	'select' operation ('yClamped', src/srcnn.cpp:40->src/conv1.cpp:115->src/conv1.cpp:44) [137]  (0.393 ns)
	'sub' operation ('sub_ln118', src/conv1.cpp:118->src/conv1.cpp:44) [140]  (0.853 ns)

 <State 8>: 3.653ns
The critical path consists of the following:
	'phi' operation ('bx', src/conv1.cpp:114->src/conv1.cpp:44) with incoming values : ('add_ln111', src/conv1.cpp:111->src/conv1.cpp:44) [143]  (0.000 ns)
	'add' operation ('add_ln114', src/conv1.cpp:114->src/conv1.cpp:44) [155]  (0.776 ns)
	'icmp' operation ('icmp_ln41_2', src/srcnn.cpp:41->src/conv1.cpp:114->src/conv1.cpp:44) [157]  (0.787 ns)
	'or' operation ('or_ln40_2', src/srcnn.cpp:40->src/conv1.cpp:114->src/conv1.cpp:44) [160]  (0.000 ns)
	'select' operation ('xClamped', src/srcnn.cpp:40->src/conv1.cpp:114->src/conv1.cpp:44) [161]  (0.000 ns)
	'add' operation ('add_ln118_1', src/conv1.cpp:118->src/conv1.cpp:44) [163]  (0.853 ns)
	'getelementptr' operation ('input_ftmap_addr', src/conv1.cpp:118->src/conv1.cpp:44) [165]  (0.000 ns)
	'load' operation ('input_ftmap_load', src/conv1.cpp:118->src/conv1.cpp:44) on array 'input_ftmap' [166]  (1.237 ns)

 <State 9>: 2.474ns
The critical path consists of the following:
	'load' operation ('input_ftmap_load', src/conv1.cpp:118->src/conv1.cpp:44) on array 'input_ftmap' [166]  (1.237 ns)
	'store' operation ('store_ln118', src/conv1.cpp:118->src/conv1.cpp:44) of variable 'bitcast_ln118', src/conv1.cpp:118->src/conv1.cpp:44 on array 'input_fm_buffer', src/conv1.cpp:38 [168]  (1.237 ns)

 <State 10>: 0.787ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv1.cpp:47) with incoming values : ('add_ln47', src/conv1.cpp:47) [175]  (0.000 ns)
	'add' operation ('add_ln65', src/conv1.cpp:65) [179]  (0.787 ns)

 <State 11>: 0.820ns
The critical path consists of the following:
	'phi' operation ('phi_mul26', src/conv1.cpp:51) with incoming values : ('add_ln51_10', src/conv1.cpp:51) [190]  (0.000 ns)
	'add' operation ('add_ln51_10', src/conv1.cpp:51) [191]  (0.820 ns)

 <State 12>: 2.057ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:52) with incoming values : ('add_ln52', src/conv1.cpp:52) [200]  (0.000 ns)
	'add' operation ('empty_105', src/conv1.cpp:51) [202]  (0.820 ns)
	'getelementptr' operation ('output_fm_buffer_addr_13', src/conv1.cpp:51) [204]  (0.000 ns)
	'load' operation ('output_fm_buffer_load', src/conv1.cpp:65) on array 'output_fm_buffer', src/conv1.cpp:40 [218]  (1.237 ns)

 <State 13>: 1.958ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_load', src/conv1.cpp:65) on array 'output_fm_buffer', src/conv1.cpp:40 [218]  (1.237 ns)
	'mux' operation ('tmp_1', src/conv1.cpp:65) [226]  (0.721 ns)

 <State 14>: 2.423ns
The critical path consists of the following:
	'phi' operation ('ky', src/conv1.cpp:55) with incoming values : ('add_ln55', src/conv1.cpp:55) [229]  (0.000 ns)
	'add' operation ('empty_106', src/conv1.cpp:55) [244]  (0.773 ns)
	'mul' operation ('mul_ln65', src/conv1.cpp:65) [246]  (1.650 ns)

 <State 15>: 2.841ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv1.cpp:56) with incoming values : ('add_ln56', src/conv1.cpp:56) [249]  (0.000 ns)
	'add' operation ('add_ln60', src/conv1.cpp:60) [262]  (0.773 ns)
	'add' operation ('add_ln65_10', src/conv1.cpp:65) [264]  (0.831 ns)
	'getelementptr' operation ('input_fm_buffer_addr_14', src/conv1.cpp:65) [266]  (0.000 ns)
	'load' operation ('input_fm_buffer_load', src/conv1.cpp:65) on array 'input_fm_buffer', src/conv1.cpp:38 [269]  (1.237 ns)

 <State 16>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load', src/conv1.cpp:65) on array 'conv1_weights' [267]  (1.237 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul', src/conv1.cpp:65) [270]  (6.306 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:65) [270]  (7.016 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:65) [270]  (7.016 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add3', src/conv1.cpp:65) [271]  (5.643 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add3', src/conv1.cpp:65) [271]  (6.437 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add3', src/conv1.cpp:65) [271]  (6.437 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add3', src/conv1.cpp:65) [271]  (6.437 ns)

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.831ns
The critical path consists of the following:
	'phi' operation ('phi_mul28', src/conv1.cpp:51) with incoming values : ('add_ln51_11', src/conv1.cpp:51) [314]  (0.000 ns)
	'add' operation ('empty_112', src/conv1.cpp:51) [317]  (0.831 ns)

 <State 26>: 2.068ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:52) with incoming values : ('add_ln52_1', src/conv1.cpp:52) [326]  (0.000 ns)
	'add' operation ('empty_113', src/conv1.cpp:51) [328]  (0.831 ns)
	'getelementptr' operation ('output_fm_buffer_addr_15', src/conv1.cpp:51) [330]  (0.000 ns)
	'load' operation ('output_fm_buffer_load_7', src/conv1.cpp:65) on array 'output_fm_buffer', src/conv1.cpp:40 [344]  (1.237 ns)

 <State 27>: 1.958ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_load_7', src/conv1.cpp:65) on array 'output_fm_buffer', src/conv1.cpp:40 [344]  (1.237 ns)
	'mux' operation ('tmp_2', src/conv1.cpp:65) [352]  (0.721 ns)

 <State 28>: 2.423ns
The critical path consists of the following:
	'phi' operation ('ky', src/conv1.cpp:55) with incoming values : ('add_ln55_1', src/conv1.cpp:55) [355]  (0.000 ns)
	'add' operation ('empty_114', src/conv1.cpp:55) [369]  (0.773 ns)
	'mul' operation ('mul_ln65_1', src/conv1.cpp:65) [371]  (1.650 ns)

 <State 29>: 2.841ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv1.cpp:56) with incoming values : ('add_ln56_1', src/conv1.cpp:56) [374]  (0.000 ns)
	'add' operation ('add_ln60_1', src/conv1.cpp:60) [387]  (0.773 ns)
	'add' operation ('add_ln65_15', src/conv1.cpp:65) [389]  (0.831 ns)
	'getelementptr' operation ('input_fm_buffer_addr_15', src/conv1.cpp:65) [391]  (0.000 ns)
	'load' operation ('input_fm_buffer_load_10', src/conv1.cpp:65) on array 'input_fm_buffer', src/conv1.cpp:38 [394]  (1.237 ns)

 <State 30>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load_1', src/conv1.cpp:65) on array 'conv1_weights' [392]  (1.237 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul44_1', src/conv1.cpp:65) [395]  (6.306 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_1', src/conv1.cpp:65) [395]  (7.016 ns)

 <State 33>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_1', src/conv1.cpp:65) [395]  (7.016 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add51_1', src/conv1.cpp:65) [396]  (5.643 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_1', src/conv1.cpp:65) [396]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_1', src/conv1.cpp:65) [396]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_1', src/conv1.cpp:65) [396]  (6.437 ns)

 <State 38>: 0.000ns
The critical path consists of the following:

 <State 39>: 0.842ns
The critical path consists of the following:
	'phi' operation ('phi_mul30', src/conv1.cpp:51) with incoming values : ('add_ln51_12', src/conv1.cpp:51) [439]  (0.000 ns)
	'add' operation ('empty_115', src/conv1.cpp:51) [442]  (0.842 ns)

 <State 40>: 2.079ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:52) with incoming values : ('add_ln52_2', src/conv1.cpp:52) [451]  (0.000 ns)
	'add' operation ('empty_116', src/conv1.cpp:51) [453]  (0.842 ns)
	'getelementptr' operation ('output_fm_buffer_addr_16', src/conv1.cpp:51) [455]  (0.000 ns)
	'load' operation ('output_fm_buffer_load_8', src/conv1.cpp:65) on array 'output_fm_buffer', src/conv1.cpp:40 [469]  (1.237 ns)

 <State 41>: 1.958ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_load_8', src/conv1.cpp:65) on array 'output_fm_buffer', src/conv1.cpp:40 [469]  (1.237 ns)
	'mux' operation ('tmp_4', src/conv1.cpp:65) [477]  (0.721 ns)

 <State 42>: 2.423ns
The critical path consists of the following:
	'phi' operation ('ky', src/conv1.cpp:55) with incoming values : ('add_ln55_2', src/conv1.cpp:55) [480]  (0.000 ns)
	'add' operation ('empty_117', src/conv1.cpp:55) [494]  (0.773 ns)
	'mul' operation ('mul_ln65_2', src/conv1.cpp:65) [496]  (1.650 ns)

 <State 43>: 2.841ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv1.cpp:56) with incoming values : ('add_ln56_2', src/conv1.cpp:56) [499]  (0.000 ns)
	'add' operation ('add_ln60_2', src/conv1.cpp:60) [512]  (0.773 ns)
	'add' operation ('add_ln65_20', src/conv1.cpp:65) [514]  (0.831 ns)
	'getelementptr' operation ('input_fm_buffer_addr_16', src/conv1.cpp:65) [516]  (0.000 ns)
	'load' operation ('input_fm_buffer_load_11', src/conv1.cpp:65) on array 'input_fm_buffer', src/conv1.cpp:38 [519]  (1.237 ns)

 <State 44>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load_2', src/conv1.cpp:65) on array 'conv1_weights' [517]  (1.237 ns)

 <State 45>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul44_2', src/conv1.cpp:65) [520]  (6.306 ns)

 <State 46>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_2', src/conv1.cpp:65) [520]  (7.016 ns)

 <State 47>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_2', src/conv1.cpp:65) [520]  (7.016 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add51_2', src/conv1.cpp:65) [521]  (5.643 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_2', src/conv1.cpp:65) [521]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_2', src/conv1.cpp:65) [521]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_2', src/conv1.cpp:65) [521]  (6.437 ns)

 <State 52>: 0.000ns
The critical path consists of the following:

 <State 53>: 0.842ns
The critical path consists of the following:
	'phi' operation ('phi_mul32', src/conv1.cpp:51) with incoming values : ('add_ln51_13', src/conv1.cpp:51) [564]  (0.000 ns)
	'add' operation ('empty_118', src/conv1.cpp:51) [567]  (0.842 ns)

 <State 54>: 2.079ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:52) with incoming values : ('add_ln52_3', src/conv1.cpp:52) [576]  (0.000 ns)
	'add' operation ('empty_119', src/conv1.cpp:51) [578]  (0.842 ns)
	'getelementptr' operation ('output_fm_buffer_addr_17', src/conv1.cpp:51) [580]  (0.000 ns)
	'load' operation ('output_fm_buffer_load_9', src/conv1.cpp:65) on array 'output_fm_buffer', src/conv1.cpp:40 [594]  (1.237 ns)

 <State 55>: 1.958ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_load_9', src/conv1.cpp:65) on array 'output_fm_buffer', src/conv1.cpp:40 [594]  (1.237 ns)
	'mux' operation ('tmp_5', src/conv1.cpp:65) [602]  (0.721 ns)

 <State 56>: 2.423ns
The critical path consists of the following:
	'phi' operation ('ky', src/conv1.cpp:55) with incoming values : ('add_ln55_3', src/conv1.cpp:55) [605]  (0.000 ns)
	'add' operation ('empty_120', src/conv1.cpp:55) [619]  (0.773 ns)
	'mul' operation ('mul_ln65_3', src/conv1.cpp:65) [621]  (1.650 ns)

 <State 57>: 2.841ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv1.cpp:56) with incoming values : ('add_ln56_3', src/conv1.cpp:56) [624]  (0.000 ns)
	'add' operation ('add_ln60_3', src/conv1.cpp:60) [637]  (0.773 ns)
	'add' operation ('add_ln65_25', src/conv1.cpp:65) [639]  (0.831 ns)
	'getelementptr' operation ('input_fm_buffer_addr_17', src/conv1.cpp:65) [641]  (0.000 ns)
	'load' operation ('input_fm_buffer_load_12', src/conv1.cpp:65) on array 'input_fm_buffer', src/conv1.cpp:38 [644]  (1.237 ns)

 <State 58>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load_3', src/conv1.cpp:65) on array 'conv1_weights' [642]  (1.237 ns)

 <State 59>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul44_3', src/conv1.cpp:65) [645]  (6.306 ns)

 <State 60>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_3', src/conv1.cpp:65) [645]  (7.016 ns)

 <State 61>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_3', src/conv1.cpp:65) [645]  (7.016 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add51_3', src/conv1.cpp:65) [646]  (5.643 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_3', src/conv1.cpp:65) [646]  (6.437 ns)

 <State 64>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_3', src/conv1.cpp:65) [646]  (6.437 ns)

 <State 65>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_3', src/conv1.cpp:65) [646]  (6.437 ns)

 <State 66>: 0.000ns
The critical path consists of the following:

 <State 67>: 0.853ns
The critical path consists of the following:
	'phi' operation ('phi_mul34', src/conv1.cpp:51) with incoming values : ('add_ln51_14', src/conv1.cpp:51) [689]  (0.000 ns)
	'add' operation ('empty_121', src/conv1.cpp:51) [692]  (0.853 ns)

 <State 68>: 2.090ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:52) with incoming values : ('add_ln52_4', src/conv1.cpp:52) [701]  (0.000 ns)
	'add' operation ('empty_122', src/conv1.cpp:51) [703]  (0.853 ns)
	'getelementptr' operation ('output_fm_buffer_addr_18', src/conv1.cpp:51) [705]  (0.000 ns)
	'load' operation ('output_fm_buffer_load_10', src/conv1.cpp:65) on array 'output_fm_buffer', src/conv1.cpp:40 [719]  (1.237 ns)

 <State 69>: 1.958ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_load_10', src/conv1.cpp:65) on array 'output_fm_buffer', src/conv1.cpp:40 [719]  (1.237 ns)
	'mux' operation ('tmp_6', src/conv1.cpp:65) [727]  (0.721 ns)

 <State 70>: 2.423ns
The critical path consists of the following:
	'phi' operation ('ky', src/conv1.cpp:55) with incoming values : ('add_ln55_4', src/conv1.cpp:55) [730]  (0.000 ns)
	'add' operation ('empty_123', src/conv1.cpp:55) [744]  (0.773 ns)
	'mul' operation ('mul_ln65_4', src/conv1.cpp:65) [746]  (1.650 ns)

 <State 71>: 2.841ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv1.cpp:56) with incoming values : ('add_ln56_4', src/conv1.cpp:56) [749]  (0.000 ns)
	'add' operation ('add_ln60_4', src/conv1.cpp:60) [762]  (0.773 ns)
	'add' operation ('add_ln65_29', src/conv1.cpp:65) [764]  (0.831 ns)
	'getelementptr' operation ('input_fm_buffer_addr_18', src/conv1.cpp:65) [766]  (0.000 ns)
	'load' operation ('input_fm_buffer_load_13', src/conv1.cpp:65) on array 'input_fm_buffer', src/conv1.cpp:38 [769]  (1.237 ns)

 <State 72>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load_4', src/conv1.cpp:65) on array 'conv1_weights' [767]  (1.237 ns)

 <State 73>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul44_4', src/conv1.cpp:65) [770]  (6.306 ns)

 <State 74>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_4', src/conv1.cpp:65) [770]  (7.016 ns)

 <State 75>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_4', src/conv1.cpp:65) [770]  (7.016 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add51_4', src/conv1.cpp:65) [771]  (5.643 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_4', src/conv1.cpp:65) [771]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_4', src/conv1.cpp:65) [771]  (6.437 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_4', src/conv1.cpp:65) [771]  (6.437 ns)

 <State 80>: 0.000ns
The critical path consists of the following:

 <State 81>: 0.853ns
The critical path consists of the following:
	'phi' operation ('phi_mul36', src/conv1.cpp:51) with incoming values : ('add_ln51_15', src/conv1.cpp:51) [814]  (0.000 ns)
	'add' operation ('empty_124', src/conv1.cpp:51) [817]  (0.853 ns)

 <State 82>: 2.090ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:52) with incoming values : ('add_ln52_5', src/conv1.cpp:52) [826]  (0.000 ns)
	'add' operation ('empty_125', src/conv1.cpp:51) [828]  (0.853 ns)
	'getelementptr' operation ('output_fm_buffer_addr_19', src/conv1.cpp:51) [830]  (0.000 ns)
	'load' operation ('output_fm_buffer_load_11', src/conv1.cpp:65) on array 'output_fm_buffer', src/conv1.cpp:40 [844]  (1.237 ns)

 <State 83>: 1.958ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_load_11', src/conv1.cpp:65) on array 'output_fm_buffer', src/conv1.cpp:40 [844]  (1.237 ns)
	'mux' operation ('tmp_7', src/conv1.cpp:65) [852]  (0.721 ns)

 <State 84>: 2.423ns
The critical path consists of the following:
	'phi' operation ('ky', src/conv1.cpp:55) with incoming values : ('add_ln55_5', src/conv1.cpp:55) [855]  (0.000 ns)
	'add' operation ('empty_126', src/conv1.cpp:55) [869]  (0.773 ns)
	'mul' operation ('mul_ln65_5', src/conv1.cpp:65) [871]  (1.650 ns)

 <State 85>: 2.841ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv1.cpp:56) with incoming values : ('add_ln56_5', src/conv1.cpp:56) [874]  (0.000 ns)
	'add' operation ('add_ln60_5', src/conv1.cpp:60) [887]  (0.773 ns)
	'add' operation ('add_ln65_33', src/conv1.cpp:65) [889]  (0.831 ns)
	'getelementptr' operation ('input_fm_buffer_addr_19', src/conv1.cpp:65) [891]  (0.000 ns)
	'load' operation ('input_fm_buffer_load_14', src/conv1.cpp:65) on array 'input_fm_buffer', src/conv1.cpp:38 [894]  (1.237 ns)

 <State 86>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load_5', src/conv1.cpp:65) on array 'conv1_weights' [892]  (1.237 ns)

 <State 87>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul44_5', src/conv1.cpp:65) [895]  (6.306 ns)

 <State 88>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_5', src/conv1.cpp:65) [895]  (7.016 ns)

 <State 89>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_5', src/conv1.cpp:65) [895]  (7.016 ns)

 <State 90>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add51_5', src/conv1.cpp:65) [896]  (5.643 ns)

 <State 91>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_5', src/conv1.cpp:65) [896]  (6.437 ns)

 <State 92>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_5', src/conv1.cpp:65) [896]  (6.437 ns)

 <State 93>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_5', src/conv1.cpp:65) [896]  (6.437 ns)

 <State 94>: 0.000ns
The critical path consists of the following:

 <State 95>: 0.853ns
The critical path consists of the following:
	'phi' operation ('phi_mul38', src/conv1.cpp:51) with incoming values : ('add_ln51_16', src/conv1.cpp:51) [939]  (0.000 ns)
	'add' operation ('empty_127', src/conv1.cpp:51) [942]  (0.853 ns)

 <State 96>: 2.090ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:52) with incoming values : ('add_ln52_6', src/conv1.cpp:52) [951]  (0.000 ns)
	'add' operation ('empty_128', src/conv1.cpp:51) [953]  (0.853 ns)
	'getelementptr' operation ('output_fm_buffer_addr_20', src/conv1.cpp:51) [955]  (0.000 ns)
	'load' operation ('output_fm_buffer_load_12', src/conv1.cpp:65) on array 'output_fm_buffer', src/conv1.cpp:40 [969]  (1.237 ns)

 <State 97>: 1.958ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_load_12', src/conv1.cpp:65) on array 'output_fm_buffer', src/conv1.cpp:40 [969]  (1.237 ns)
	'mux' operation ('tmp_8', src/conv1.cpp:65) [977]  (0.721 ns)

 <State 98>: 2.423ns
The critical path consists of the following:
	'phi' operation ('ky', src/conv1.cpp:55) with incoming values : ('add_ln55_6', src/conv1.cpp:55) [980]  (0.000 ns)
	'add' operation ('empty_129', src/conv1.cpp:55) [994]  (0.773 ns)
	'mul' operation ('mul_ln65_6', src/conv1.cpp:65) [996]  (1.650 ns)

 <State 99>: 2.841ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv1.cpp:56) with incoming values : ('add_ln56_6', src/conv1.cpp:56) [999]  (0.000 ns)
	'add' operation ('add_ln60_6', src/conv1.cpp:60) [1012]  (0.773 ns)
	'add' operation ('add_ln65_37', src/conv1.cpp:65) [1014]  (0.831 ns)
	'getelementptr' operation ('input_fm_buffer_addr_20', src/conv1.cpp:65) [1016]  (0.000 ns)
	'load' operation ('input_fm_buffer_load_15', src/conv1.cpp:65) on array 'input_fm_buffer', src/conv1.cpp:38 [1019]  (1.237 ns)

 <State 100>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load_6', src/conv1.cpp:65) on array 'conv1_weights' [1017]  (1.237 ns)

 <State 101>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul44_6', src/conv1.cpp:65) [1020]  (6.306 ns)

 <State 102>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_6', src/conv1.cpp:65) [1020]  (7.016 ns)

 <State 103>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_6', src/conv1.cpp:65) [1020]  (7.016 ns)

 <State 104>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add51_6', src/conv1.cpp:65) [1021]  (5.643 ns)

 <State 105>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_6', src/conv1.cpp:65) [1021]  (6.437 ns)

 <State 106>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_6', src/conv1.cpp:65) [1021]  (6.437 ns)

 <State 107>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_6', src/conv1.cpp:65) [1021]  (6.437 ns)

 <State 108>: 0.000ns
The critical path consists of the following:

 <State 109>: 0.842ns
The critical path consists of the following:
	'phi' operation ('phi_mul40', src/conv1.cpp:51) with incoming values : ('add_ln51_17', src/conv1.cpp:51) [1064]  (0.000 ns)
	'add' operation ('empty_130', src/conv1.cpp:51) [1067]  (0.842 ns)

 <State 110>: 2.079ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:52) with incoming values : ('add_ln52_7', src/conv1.cpp:52) [1076]  (0.000 ns)
	'add' operation ('empty_131', src/conv1.cpp:51) [1078]  (0.842 ns)
	'getelementptr' operation ('output_fm_buffer_addr_21', src/conv1.cpp:51) [1081]  (0.000 ns)
	'load' operation ('output_fm_buffer_load_13', src/conv1.cpp:65) on array 'output_fm_buffer', src/conv1.cpp:40 [1095]  (1.237 ns)

 <State 111>: 1.958ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_load_13', src/conv1.cpp:65) on array 'output_fm_buffer', src/conv1.cpp:40 [1095]  (1.237 ns)
	'mux' operation ('tmp_9', src/conv1.cpp:65) [1103]  (0.721 ns)

 <State 112>: 2.423ns
The critical path consists of the following:
	'phi' operation ('ky', src/conv1.cpp:55) with incoming values : ('add_ln55_7', src/conv1.cpp:55) [1106]  (0.000 ns)
	'add' operation ('empty_132', src/conv1.cpp:55) [1120]  (0.773 ns)
	'mul' operation ('mul_ln65_7', src/conv1.cpp:65) [1122]  (1.650 ns)

 <State 113>: 2.841ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv1.cpp:56) with incoming values : ('add_ln56_7', src/conv1.cpp:56) [1125]  (0.000 ns)
	'add' operation ('add_ln60_7', src/conv1.cpp:60) [1138]  (0.773 ns)
	'add' operation ('add_ln65_39', src/conv1.cpp:65) [1140]  (0.831 ns)
	'getelementptr' operation ('input_fm_buffer_addr_21', src/conv1.cpp:65) [1142]  (0.000 ns)
	'load' operation ('input_fm_buffer_load_16', src/conv1.cpp:65) on array 'input_fm_buffer', src/conv1.cpp:38 [1145]  (1.237 ns)

 <State 114>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_weights_load_7', src/conv1.cpp:65) on array 'conv1_weights' [1143]  (1.237 ns)

 <State 115>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.710 ns)
'fmul' operation ('mul44_7', src/conv1.cpp:65) [1146]  (6.306 ns)

 <State 116>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_7', src/conv1.cpp:65) [1146]  (7.016 ns)

 <State 117>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul44_7', src/conv1.cpp:65) [1146]  (7.016 ns)

 <State 118>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add51_7', src/conv1.cpp:65) [1147]  (5.643 ns)

 <State 119>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_7', src/conv1.cpp:65) [1147]  (6.437 ns)

 <State 120>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_7', src/conv1.cpp:65) [1147]  (6.437 ns)

 <State 121>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add51_7', src/conv1.cpp:65) [1147]  (6.437 ns)

 <State 122>: 0.000ns
The critical path consists of the following:

 <State 123>: 1.650ns
The critical path consists of the following:
	'phi' operation ('nout', src/conv1.cpp:130->src/conv1.cpp:74) with incoming values : ('add_ln130', src/conv1.cpp:130->src/conv1.cpp:74) [1187]  (0.000 ns)
	'mul' operation ('mul_ln134', src/conv1.cpp:134->src/conv1.cpp:74) [1201]  (1.650 ns)

 <State 124>: 2.897ns
The critical path consists of the following:
	'phi' operation ('ty', src/conv1.cpp:131->src/conv1.cpp:74) with incoming values : ('add_ln131', src/conv1.cpp:131->src/conv1.cpp:74) [1205]  (0.000 ns)
	'add' operation ('add_ln134_1', src/conv1.cpp:134->src/conv1.cpp:74) [1207]  (0.787 ns)
	'mul' operation ('mul_ln131', src/conv1.cpp:131->src/conv1.cpp:74) [1209]  (2.110 ns)

 <State 125>: 2.090ns
The critical path consists of the following:
	'phi' operation ('tx', src/conv1.cpp:132->src/conv1.cpp:74) with incoming values : ('add_ln132', src/conv1.cpp:132->src/conv1.cpp:74) [1226]  (0.000 ns)
	'add' operation ('add_ln134_3', src/conv1.cpp:134->src/conv1.cpp:74) [1228]  (0.853 ns)
	'getelementptr' operation ('output_fm_buffer_addr_14', src/conv1.cpp:134->src/conv1.cpp:74) [1230]  (0.000 ns)
	'load' operation ('output_fm_buffer_load_6', src/conv1.cpp:134->src/conv1.cpp:74) on array 'output_fm_buffer', src/conv1.cpp:40 [1245]  (1.237 ns)

 <State 126>: 3.195ns
The critical path consists of the following:
	'load' operation ('output_fm_buffer_load_6', src/conv1.cpp:134->src/conv1.cpp:74) on array 'output_fm_buffer', src/conv1.cpp:40 [1245]  (1.237 ns)
	'mux' operation ('tmp_3', src/conv1.cpp:134->src/conv1.cpp:74) [1253]  (0.721 ns)
	'store' operation ('store_ln134', src/conv1.cpp:134->src/conv1.cpp:74) of variable 'tmp_3', src/conv1.cpp:134->src/conv1.cpp:74 on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10' [1271]  (1.237 ns)

 <State 127>: 0.000ns
The critical path consists of the following:

 <State 128>: 2.121ns
The critical path consists of the following:
	'phi' operation ('empty_109') with incoming values : ('empty_110') [1300]  (0.000 ns)
	'getelementptr' operation ('output_fm_buffer_6_addr_2') [1316]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on array 'output_fm_buffer', src/conv1.cpp:40 [1320]  (1.237 ns)
	blocking operation 0.883563 ns on control path)

 <State 129>: 0.000ns
The critical path consists of the following:

 <State 130>: 1.237ns
The critical path consists of the following:
	'load' operation ('nr', src/conv1.cpp:81) on local variable 'nr' [1356]  (0.000 ns)
	'getelementptr' operation ('conv1_biases_addr', src/conv1.cpp:81) [1371]  (0.000 ns)
	'load' operation ('conv1_biases_load', src/conv1.cpp:81) on array 'conv1_biases' [1372]  (1.237 ns)

 <State 131>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load', src/conv1.cpp:81) on array 'conv1_biases' [1372]  (1.237 ns)

 <State 132>: 1.693ns
The critical path consists of the following:
	'phi' operation ('yr', src/conv1.cpp:82) with incoming values : ('add_ln82', src/conv1.cpp:82) [1376]  (0.000 ns)
	'add' operation ('add_ln85', src/conv1.cpp:85) [1378]  (0.809 ns)
	'sub' operation ('sub_ln85_1', src/conv1.cpp:85) [1382]  (0.884 ns)

 <State 133>: 2.121ns
The critical path consists of the following:
	'phi' operation ('xr', src/conv1.cpp:83) with incoming values : ('add_ln83', src/conv1.cpp:83) [1391]  (0.000 ns)
	'add' operation ('add_ln85_1', src/conv1.cpp:85) [1393]  (0.884 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_112', src/conv1.cpp:85) [1395]  (0.000 ns)
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120', src/conv1.cpp:85) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15' [1409]  (1.237 ns)

 <State 134>: 1.958ns
The critical path consists of the following:
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_120', src/conv1.cpp:85) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15' [1409]  (1.237 ns)
	'mux' operation ('tmp', src/conv1.cpp:85) [1417]  (0.721 ns)

 <State 135>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.794 ns)
'fadd' operation ('add', src/conv1.cpp:85) [1418]  (5.643 ns)

 <State 136>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:85) [1418]  (6.437 ns)

 <State 137>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:85) [1418]  (6.437 ns)

 <State 138>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:85) [1418]  (6.437 ns)

 <State 139>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln85', src/conv1.cpp:85) of variable 'add', src/conv1.cpp:85 on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9' [1421]  (1.237 ns)

 <State 140>: 2.782ns
The critical path consists of the following:
	multiplexor before operation 'fcmp' with delay (0.476 ns)
'fcmp' operation ('tmp_10', src/conv1.cpp:86) [1451]  (2.306 ns)

 <State 141>: 4.306ns
The critical path consists of the following:
	'fcmp' operation ('tmp_10', src/conv1.cpp:86) [1451]  (2.782 ns)
	'and' operation ('and_ln86', src/conv1.cpp:86) [1452]  (0.287 ns)
	blocking operation 1.237 ns on control path)

 <State 142>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
