<!DOCTYPE html>

<html>
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no">
    <meta http-equiv="x-ua-compatible" content="ie=edge">
    
    <title>verilog:port &#8212; sphinx-verilog-domain 0.1 documentation</title>

    <link rel="stylesheet" href="_static/material-icons.css" type="text/css" />
    <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
    <link rel="stylesheet" href="_static/notosanscjkjp.css" type="text/css" />
    <link rel="stylesheet" href="_static/roboto.css" type="text/css" />
    <link rel="stylesheet" href="_static/material-design-lite-1.3.0/material.red-blue.min.css" type="text/css" />
    <link rel="stylesheet" href="_static/sphinx_symbiflow_theme.css" type="text/css" />
    <script id="documentation_options" data-url_root="./" src="_static/documentation_options.js"></script>
    <script src="_static/jquery.js"></script>
    <script src="_static/underscore.js"></script>
    <script src="_static/doctools.js"></script>
    <script src="_static/language_data.js"></script>
    <script src="http://livejs.com/live.js"></script>
    <script src="_static/sphinx_symbiflow_theme.js"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="verilog:parameter" href="parameter.html" />
    <link rel="prev" title="Verilog Domain test" href="index.html" /> 
  </head>
<body>
    <div class="mdl-layout mdl-js-layout mdl-layout--fixed-header mdl-layout--fixed-drawer"><header class="mdl-layout__header mdl-layout__header--waterfall ">
    <div class="mdl-layout__header-row">
        
        <nav class="mdl-navigation breadcrumb">
            <a class="mdl-navigation__link is-active">verilog:port</a>
        </nav>
        <div class="mdl-layout-spacer"></div>
        <nav class="mdl-navigation">
        
<form class="form-inline pull-sm-right" action="search.html" method="get">
      <div class="mdl-textfield mdl-js-textfield mdl-textfield--expandable mdl-textfield--floating-label mdl-textfield--align-right">
        <label id="quick-search-icon" class="mdl-button mdl-js-button mdl-button--icon"  for="waterfall-exp">
            <i class="material-icons">search</i>
        </label>
        <div class="mdl-textfield__expandable-holder">
          <input class="mdl-textfield__input" type="text" name="q"  id="waterfall-exp" placeholder="Search" />
          <input type="hidden" name="check_keywords" value="yes" />
          <input type="hidden" name="area" value="default" />
        </div>
      </div>
      <div class="mdl-tooltip" data-mdl-for="quick-search-icon">
      Quick search
      </div>
</form>
        
<a id="button-show-source"
    class="mdl-button mdl-js-button mdl-button--icon"
    href="_sources/port.rst.txt" rel="nofollow">
<i class="material-icons">code</i>
</a>
<div class="mdl-tooltip" data-mdl-for="button-show-source">
Show Source
</div>
        </nav>
    </div>
    <div class="mdl-layout__header-row header-links">
      <div class="mdl-layout-spacer"></div>
      <nav class="mdl-navigation">
          <a  class="mdl-navigation__link" href="index.html">
                  <i class="material-icons navigation-link-icon">home</i>
                  Home
              </a>
      
          <a  class="mdl-navigation__link" href="https://symbiflow.github.io/">
            <i class="material-icons navigation-link-icon">web</i>
            SymbiFlow Website
          </a>
          <a  class="mdl-navigation__link" href="https://symbiflow.readthedocs.io/en/latest/">
            <i class="material-icons navigation-link-icon">library_books</i>
            SymbiFlow Docs
          </a></nav>
    </div>
</header><header class="mdl-layout__drawer">
    
          <!-- Title -->
      <span class="mdl-layout-title">
          <a class="title" href="index.html">
              <span class="title-text">
                  sphinx-verilog-domain
              </span>
          </a>
      </span>
    
<div class="globaltoc">
  <span class="mdl-layout-title toc">Table Of Contents</span>
  
  
      
      <nav class="mdl-navigation">
          <ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">verilog:port</a></li>
<li class="toctree-l1"><a class="reference internal" href="parameter.html">verilog:parameter</a></li>
<li class="toctree-l1"><a class="reference internal" href="module.html">verilog:module</a></li>
<li class="toctree-l1"><a class="reference internal" href="nesting.html">Nesting and refs</a></li>
<li class="toctree-l1"><a class="reference internal" href="nesting2.html">Cross-document refs</a></li>
<li class="toctree-l1"><a class="reference internal" href="symbolator.html">Symbolator compatibility test</a></li>
</ul>

      </nav>
  
  </div>

</header>
        <main class="mdl-layout__content" tabIndex="0">
<header class="mdl-layout__drawer">
    
          <!-- Title -->
      <span class="mdl-layout-title">
          <a class="title" href="index.html">
              <span class="title-text">
                  sphinx-verilog-domain
              </span>
          </a>
      </span>
    
<div class="globaltoc">
  <span class="mdl-layout-title toc">Table Of Contents</span>
  
  
      
      <nav class="mdl-navigation">
          <ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">verilog:port</a></li>
<li class="toctree-l1"><a class="reference internal" href="parameter.html">verilog:parameter</a></li>
<li class="toctree-l1"><a class="reference internal" href="module.html">verilog:module</a></li>
<li class="toctree-l1"><a class="reference internal" href="nesting.html">Nesting and refs</a></li>
<li class="toctree-l1"><a class="reference internal" href="nesting2.html">Cross-document refs</a></li>
<li class="toctree-l1"><a class="reference internal" href="symbolator.html">Symbolator compatibility test</a></li>
</ul>

      </nav>
  
  </div>

</header>

    <div class="document">
        <div class="page-content">
        
  <div class="section" id="verilog-port">
<h1>verilog:port<a class="headerlink" href="#verilog-port" title="Permalink to this headline">¶</a></h1>
<dl class="verilog port">
<dt id="verilog-port-name-01">
input <span class="p">[</span><span>0:1</span><span class="p">]</span> <code class="sig-name descname">port_name_01</code><span class="p">;</span><a class="headerlink" href="#verilog-port-name-01" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-02">
input <code class="sig-name descname">port_name_02</code><span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-02" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-03">
input <span class="p">[</span><span>0:1</span><span class="p">]</span> <code class="sig-name descname">port_name_03</code><span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-03" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-04">
<span id="verilog-other-name-04"></span>input <span class="p">[</span><span>0:1</span><span class="p">]</span> <code class="sig-name descname">port_name_04</code><span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_04</code><span class="p">;</span><a class="headerlink" href="#verilog-port-name-04" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-other-name-05">
<span id="verilog-port-name-05"></span>input <span class="p">[</span><span>0:1</span><span class="p">]</span> <code class="sig-name descname">other_name_05</code><span class="p">,</span> <code class="sig-name descname">port_name_05</code><span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-other-name-05" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-06">
<span id="verilog-other-name-06"></span>input <span class="p">[</span><span>0:1</span><span class="p">]</span> <code class="sig-name descname">port_name_06</code><span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_06</code><span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-06" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-07">
<span id="verilog-other-name-07"></span>input <span class="p">[</span><span>0:1</span><span class="p">]</span> <code class="sig-name descname">port_name_07</code><span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_07</code><span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-07" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-08">
<span id="verilog-other-name-08"></span>input <span class="p">[</span><span>0 : 1</span><span class="p">]</span> <code class="sig-name descname">port_name_08</code><span class="p">[</span><span>0 : 1</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_08</code><span class="p">[</span><span>0 : 1</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-08" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<hr class="docutils" />
<dl class="verilog port">
<dt id="verilog-port-name-12">
input <span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span> <code class="sig-name descname">port_name_12</code><span class="p">;</span><a class="headerlink" href="#verilog-port-name-12" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-13">
input <code class="sig-name descname">port_name_13</code><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-13" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-14">
input <span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span> <code class="sig-name descname">port_name_14</code><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-14" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-15">
<span id="verilog-other-name-15"></span>input <span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span> <code class="sig-name descname">port_name_15</code><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_15</code><span class="p">;</span><a class="headerlink" href="#verilog-port-name-15" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-other-name-16">
<span id="verilog-port-name-16"></span>input <span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span> <code class="sig-name descname">other_name_16</code><span class="p">,</span> <code class="sig-name descname">port_name_16</code><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-other-name-16" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-17">
<span id="verilog-other-name-17"></span>input <span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span> <code class="sig-name descname">port_name_17</code><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_17</code><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-17" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-18">
<span id="verilog-other-name-18"></span>input <span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2*a</span><span class="p">)</span><span class="p">]</span> <code class="sig-name descname">port_name_18</code><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2*a</span><span class="p">)</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_18</code><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2*a</span><span class="p">)</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-18" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-19">
<span id="verilog-other-name-19"></span>input <span class="p">[</span><span>CONST /</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span> <code class="sig-name descname">port_name_19</code><span class="p">[</span><span>CONST /</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_19</code><span class="p">[</span><span>CONST /</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-19" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<hr class="docutils" />
<dl class="verilog port">
<dt id="verilog-port-name-23">
input <span class="p">[</span><span class="p">]</span> <code class="sig-name descname">port_name_23</code><span class="p">;</span><a class="headerlink" href="#verilog-port-name-23" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-24">
input <code class="sig-name descname">port_name_24</code><span class="p">[</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-24" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-25">
input <span class="p">[</span><span class="p">]</span> <code class="sig-name descname">port_name_25</code><span class="p">[</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-25" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-26">
<span id="verilog-other-name-26"></span>input <span class="p">[</span><span class="p">]</span> <code class="sig-name descname">port_name_26</code><span class="p">[</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_26</code><span class="p">;</span><a class="headerlink" href="#verilog-port-name-26" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-other-name-27">
<span id="verilog-port-name-27"></span>input <span class="p">[</span><span class="p">]</span> <code class="sig-name descname">other_name_27</code><span class="p">,</span> <code class="sig-name descname">port_name_27</code><span class="p">[</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-other-name-27" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-28">
<span id="verilog-other-name-28"></span>input <span class="p">[</span><span class="p">]</span> <code class="sig-name descname">port_name_28</code><span class="p">[</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_28</code><span class="p">[</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-28" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-29">
<span id="verilog-other-name-29"></span>input <span class="p">[</span><span class="p">]</span> <code class="sig-name descname">port_name_29</code><span class="p">[</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_29</code><span class="p">[</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-29" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-30">
<span id="verilog-other-name-30"></span>input <span class="p">[</span><span class="p">]</span> <code class="sig-name descname">port_name_30</code><span class="p">[</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_30</code><span class="p">[</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-30" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<hr class="docutils" />
<dl class="verilog port">
<dt id="verilog-port-name-34">
input <span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">[</span><span>2:3</span><span class="p">]</span> <code class="sig-name descname">port_name_34</code><span class="p">;</span><a class="headerlink" href="#verilog-port-name-34" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-35">
input <code class="sig-name descname">port_name_35</code><span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">[</span><span>2:3</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-35" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-36">
input <span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">[</span><span>2:3</span><span class="p">]</span> <code class="sig-name descname">port_name_36</code><span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">[</span><span>2:3</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-36" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-37">
<span id="verilog-other-name-37"></span>input <span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">[</span><span>2:3</span><span class="p">]</span> <code class="sig-name descname">port_name_37</code><span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">[</span><span>2:3</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_37</code><span class="p">;</span><a class="headerlink" href="#verilog-port-name-37" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-other-name-38">
<span id="verilog-port-name-38"></span>input <span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">[</span><span>2:3</span><span class="p">]</span> <code class="sig-name descname">other_name_38</code><span class="p">,</span> <code class="sig-name descname">port_name_38</code><span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">[</span><span>2:3</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-other-name-38" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-39">
<span id="verilog-other-name-39"></span>input <span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">[</span><span>2:3</span><span class="p">]</span> <code class="sig-name descname">port_name_39</code><span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">[</span><span>2:3</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_39</code><span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">[</span><span>2:3</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-39" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-40">
<span id="verilog-other-name-40"></span>input <span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">[</span><span>2:3</span><span class="p">]</span> <code class="sig-name descname">port_name_40</code><span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">[</span><span>2:3</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_40</code><span class="p">[</span><span>0:1</span><span class="p">]</span><span class="p">[</span><span>2:3</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-40" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-41">
<span id="verilog-other-name-41"></span>input <span class="p">[</span><span>0 : 1</span><span class="p">]</span><span class="p">[</span><span>2 : 3</span><span class="p">]</span> <code class="sig-name descname">port_name_41</code><span class="p">[</span><span>0 : 1</span><span class="p">]</span><span class="p">[</span><span>2 : 3</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_41</code><span class="p">[</span><span>0 : 1</span><span class="p">]</span><span class="p">[</span><span>2 : 3</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-41" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<hr class="docutils" />
<dl class="verilog port">
<dt id="verilog-port-name-45">
input <span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span> <span>: 4</span><span class="p">]</span> <code class="sig-name descname">port_name_45</code><span class="p">;</span><a class="headerlink" href="#verilog-port-name-45" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-46">
input <code class="sig-name descname">port_name_46</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span> <span>: 4</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-46" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-47">
input <span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span> <span>: 4</span><span class="p">]</span> <code class="sig-name descname">port_name_47</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span> <span>: 4</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-47" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-48">
<span id="verilog-other-name-48"></span>input <span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span> <span>: 4</span><span class="p">]</span> <code class="sig-name descname">port_name_48</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span> <span>: 4</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_48</code><span class="p">;</span><a class="headerlink" href="#verilog-port-name-48" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-other-name-49">
<span id="verilog-port-name-49"></span>input <span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span> <span>: 4</span><span class="p">]</span> <code class="sig-name descname">other_name_49</code><span class="p">,</span> <code class="sig-name descname">port_name_49</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span> <span>: 4</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-other-name-49" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-50">
<span id="verilog-other-name-50"></span>input <span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span> <span>: 4</span><span class="p">]</span> <code class="sig-name descname">port_name_50</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span> <span>: 4</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_50</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span> <span>: 4</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-50" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-51">
<span id="verilog-other-name-51"></span>input <span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2*a</span><span class="p">)</span> <span>:4</span><span class="p">]</span> <code class="sig-name descname">port_name_51</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2*a</span><span class="p">)</span> <span>:4</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_51</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2*a</span><span class="p">)</span> <span>:4</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-51" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-52">
<span id="verilog-other-name-52"></span>input <span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST /</span><span class="p">(</span><span>2 * a</span><span class="p">)</span> <span>: 4</span><span class="p">]</span> <code class="sig-name descname">port_name_52</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST /</span><span class="p">(</span><span>2 * a</span><span class="p">)</span> <span>: 4</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_52</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST /</span><span class="p">(</span><span>2 * a</span><span class="p">)</span> <span>: 4</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-52" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<hr class="docutils" />
<dl class="verilog port">
<dt id="verilog-port-name-56">
input <span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">[</span><span class="p">]</span> <code class="sig-name descname">port_name_56</code><span class="p">;</span><a class="headerlink" href="#verilog-port-name-56" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-57">
input <code class="sig-name descname">port_name_57</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">[</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-57" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-58">
input <span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">[</span><span class="p">]</span> <code class="sig-name descname">port_name_58</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">[</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-58" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-59">
<span id="verilog-other-name-59"></span>input <span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">[</span><span class="p">]</span> <code class="sig-name descname">port_name_59</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">[</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_59</code><span class="p">;</span><a class="headerlink" href="#verilog-port-name-59" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-other-name-60">
<span id="verilog-port-name-60"></span>input <span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">[</span><span class="p">]</span> <code class="sig-name descname">other_name_60</code><span class="p">,</span> <code class="sig-name descname">port_name_60</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">[</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-other-name-60" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-61">
<span id="verilog-other-name-61"></span>input <span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">[</span><span class="p">]</span> <code class="sig-name descname">port_name_61</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">[</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_61</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">[</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-61" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-62">
<span id="verilog-other-name-62"></span>input <span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2*a</span><span class="p">)</span><span class="p">]</span><span class="p">[</span><span class="p">]</span> <code class="sig-name descname">port_name_62</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2*a</span><span class="p">)</span><span class="p">]</span><span class="p">[</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_62</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST/</span><span class="p">(</span><span>2*a</span><span class="p">)</span><span class="p">]</span><span class="p">[</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-62" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-port-name-63">
<span id="verilog-other-name-63"></span>input <span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST /</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">[</span><span class="p">]</span> <code class="sig-name descname">port_name_63</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST /</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">[</span><span class="p">]</span><span class="p">,</span> <code class="sig-name descname">other_name_63</code><span class="p">[</span><span>0</span><span class="p">]</span><span class="p">[</span><span>CONST /</span><span class="p">(</span><span>2 * a</span><span class="p">)</span><span class="p">]</span><span class="p">[</span><span class="p">]</span><span class="p">;</span><a class="headerlink" href="#verilog-port-name-63" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<hr class="docutils" />
<dl class="verilog port">
<dt id="verilog-a1">
<span id="verilog-b1"></span><span id="verilog-c1"></span><span class="p">(*</span> <span>$flowmap_level = 1 * 2, attr = 4</span> <span class="p">*)</span> input wire <span class="p">[</span><span>DATA_WIDTH - 1:0</span><span class="p">]</span> <code class="sig-name descname">a1</code><span class="p">,</span> <code class="sig-name descname">b1</code><span class="p">,</span> <code class="sig-name descname">c1</code><span class="p">;</span><a class="headerlink" href="#verilog-a1" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-a2">
<span class="p">(*</span> <span>$flowmap_level=1</span> <span class="p">*)</span> input <code class="sig-name descname">a2</code><span class="p">;</span><a class="headerlink" href="#verilog-a2" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-esc-aped-tok-en">
<span class="p">(*</span> <span>$flowmap_level=1</span> <span class="p">*)</span> input <code class="sig-name descname">\esc{aped[]tok()en </code><span class="p">;</span><a class="headerlink" href="#verilog-esc-aped-tok-en" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-fbmimicbidir">
inout <code class="sig-name descname">fbmimicbidir</code><span class="p">;</span><a class="headerlink" href="#verilog-fbmimicbidir" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-ddrcasb">
inout <code class="sig-name descname">DDRCASB</code><span class="p">;</span><a class="headerlink" href="#verilog-ddrcasb" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-q-b">
inout <span class="p">[</span><span>width_b-1:0</span><span class="p">]</span> <code class="sig-name descname">q_b</code><span class="p">;</span><a class="headerlink" href="#verilog-q-b" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-package-pin">
inout wire <code class="sig-name descname">PACKAGE_PIN</code><span class="p">;</span><a class="headerlink" href="#verilog-package-pin" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-dataout-i">
input <code class="sig-name descname">DataOut_i</code><span class="p">;</span><a class="headerlink" href="#verilog-dataout-i" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-clk">
<span id="verilog-kld"></span>input <code class="sig-name descname">clk</code><span class="p">,</span> <code class="sig-name descname">kld</code><span class="p">;</span><a class="headerlink" href="#verilog-clk" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-a3">
<span id="verilog-b2"></span>input wire <span class="p">[</span><span>31:0</span><span class="p">]</span> <code class="sig-name descname">a3</code><span class="p">,</span> <code class="sig-name descname">b2</code><span class="p">;</span><a class="headerlink" href="#verilog-a3" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-configupdate">
input <code class="sig-name descname">configupdate</code><span class="p">;</span><a class="headerlink" href="#verilog-configupdate" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-dataa">
<span id="verilog-datab"></span><span id="verilog-datac"></span><span id="verilog-datad"></span>input <code class="sig-name descname">dataa</code><span class="p">,</span> <code class="sig-name descname">datab</code><span class="p">,</span> <code class="sig-name descname">datac</code><span class="p">,</span> <code class="sig-name descname">datad</code><span class="p">;</span><a class="headerlink" href="#verilog-dataa" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-cam-enable">
input <code class="sig-name descname">cam_enable</code><span class="p">;</span><a class="headerlink" href="#verilog-cam-enable" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-a1en">
input <code class="sig-name descname">A1EN</code><span class="p">;</span><a class="headerlink" href="#verilog-a1en" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-clock">
<span id="verilog-reset"></span><span id="verilog-req-0"></span><span id="verilog-req-1"></span>input <code class="sig-name descname">clock</code><span class="p">,</span> <code class="sig-name descname">reset</code><span class="p">,</span> <code class="sig-name descname">req_0</code><span class="p">,</span> <code class="sig-name descname">req_1</code><span class="p">;</span><a class="headerlink" href="#verilog-clock" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-b1en">
input <code class="sig-name descname">B1EN</code><span class="p">;</span><a class="headerlink" href="#verilog-b1en" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-tx-data">
input <span class="p">[</span><span>7:0</span><span class="p">]</span> <code class="sig-name descname">tx_data</code><span class="p">;</span><a class="headerlink" href="#verilog-tx-data" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-state">
input <span class="p">[</span><span>SIZE-1:0</span><span class="p">]</span> <code class="sig-name descname">state</code><span class="p">;</span><a class="headerlink" href="#verilog-state" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-enable">
input <code class="sig-name descname">enable</code><span class="p">;</span><a class="headerlink" href="#verilog-enable" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-in">
input <code class="sig-name descname">in</code><span class="p">;</span><a class="headerlink" href="#verilog-in" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-i">
input wire <code class="sig-name descname">I</code><span class="p">;</span><a class="headerlink" href="#verilog-i" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-inp-b">
input wire <span class="p">[</span><span>7:0</span><span class="p">]</span> <code class="sig-name descname">inp_b</code><span class="p">;</span><a class="headerlink" href="#verilog-inp-b" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
input wire <span class="p">[</span><span>WIDTH-1:0</span><span class="p">]</span> <code class="sig-name descname">I</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
input wire <code class="sig-name descname">clk</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-data0">
<span id="verilog-data1"></span><span id="verilog-data2"></span><span id="verilog-data3"></span><span id="verilog-data4"></span><span id="verilog-data5"></span><span id="verilog-data6"></span><span id="verilog-data7"></span><span id="verilog-data8"></span><span id="verilog-data9"></span><span id="verilog-data10"></span><span id="verilog-data11"></span><span id="verilog-data12"></span><span id="verilog-data13"></span><span id="verilog-data14"></span><span id="verilog-data15"></span><span id="verilog-data16"></span><span id="verilog-data17"></span><span id="verilog-data18"></span><span id="verilog-data19"></span><span id="verilog-data20"></span><span id="verilog-data21"></span><span id="verilog-data22"></span><span id="verilog-data23"></span><span id="verilog-data24"></span><span id="verilog-data25"></span><span id="verilog-data26"></span><span id="verilog-data27"></span><span id="verilog-data28"></span><span id="verilog-data29"></span><span id="verilog-data30"></span><span id="verilog-data31"></span><span id="verilog-data32"></span><span id="verilog-data33"></span><span id="verilog-data34"></span><span id="verilog-data35"></span><span id="verilog-data36"></span><span id="verilog-data37"></span><span id="verilog-data38"></span><span id="verilog-data39"></span><span id="verilog-data40"></span><span id="verilog-data41"></span><span id="verilog-data42"></span><span id="verilog-data43"></span><span id="verilog-data44"></span><span id="verilog-data45"></span><span id="verilog-data46"></span><span id="verilog-data47"></span><span id="verilog-data48"></span><span id="verilog-data49"></span><span id="verilog-data50"></span><span id="verilog-data51"></span><span id="verilog-data52"></span><span id="verilog-data53"></span><span id="verilog-data54"></span><span id="verilog-data55"></span><span id="verilog-data56"></span><span id="verilog-data57"></span><span id="verilog-data58"></span><span id="verilog-data59"></span><span id="verilog-data60"></span><span id="verilog-data61"></span><span id="verilog-data62"></span><span id="verilog-data63"></span>input <code class="sig-name descname">Data0</code><span class="p">,</span> <code class="sig-name descname">Data1</code><span class="p">,</span> <code class="sig-name descname">Data2</code><span class="p">,</span> <code class="sig-name descname">Data3</code><span class="p">,</span> <code class="sig-name descname">Data4</code><span class="p">,</span> <code class="sig-name descname">Data5</code><span class="p">,</span> <code class="sig-name descname">Data6</code><span class="p">,</span> <code class="sig-name descname">Data7</code><span class="p">,</span> <code class="sig-name descname">Data8</code><span class="p">,</span> <code class="sig-name descname">Data9</code><span class="p">,</span> <code class="sig-name descname">Data10</code><span class="p">,</span> <code class="sig-name descname">Data11</code><span class="p">,</span> <code class="sig-name descname">Data12</code><span class="p">,</span> <code class="sig-name descname">Data13</code><span class="p">,</span> <code class="sig-name descname">Data14</code><span class="p">,</span> <code class="sig-name descname">Data15</code><span class="p">,</span> <code class="sig-name descname">Data16</code><span class="p">,</span> <code class="sig-name descname">Data17</code><span class="p">,</span> <code class="sig-name descname">Data18</code><span class="p">,</span> <code class="sig-name descname">Data19</code><span class="p">,</span> <code class="sig-name descname">Data20</code><span class="p">,</span> <code class="sig-name descname">Data21</code><span class="p">,</span> <code class="sig-name descname">Data22</code><span class="p">,</span> <code class="sig-name descname">Data23</code><span class="p">,</span> <code class="sig-name descname">Data24</code><span class="p">,</span> <code class="sig-name descname">Data25</code><span class="p">,</span> <code class="sig-name descname">Data26</code><span class="p">,</span> <code class="sig-name descname">Data27</code><span class="p">,</span> <code class="sig-name descname">Data28</code><span class="p">,</span> <code class="sig-name descname">Data29</code><span class="p">,</span> <code class="sig-name descname">Data30</code><span class="p">,</span> <code class="sig-name descname">Data31</code><span class="p">,</span> <code class="sig-name descname">Data32</code><span class="p">,</span> <code class="sig-name descname">Data33</code><span class="p">,</span> <code class="sig-name descname">Data34</code><span class="p">,</span> <code class="sig-name descname">Data35</code><span class="p">,</span> <code class="sig-name descname">Data36</code><span class="p">,</span> <code class="sig-name descname">Data37</code><span class="p">,</span> <code class="sig-name descname">Data38</code><span class="p">,</span> <code class="sig-name descname">Data39</code><span class="p">,</span> <code class="sig-name descname">Data40</code><span class="p">,</span> <code class="sig-name descname">Data41</code><span class="p">,</span> <code class="sig-name descname">Data42</code><span class="p">,</span> <code class="sig-name descname">Data43</code><span class="p">,</span> <code class="sig-name descname">Data44</code><span class="p">,</span> <code class="sig-name descname">Data45</code><span class="p">,</span> <code class="sig-name descname">Data46</code><span class="p">,</span> <code class="sig-name descname">Data47</code><span class="p">,</span> <code class="sig-name descname">Data48</code><span class="p">,</span> <code class="sig-name descname">Data49</code><span class="p">,</span> <code class="sig-name descname">Data50</code><span class="p">,</span> <code class="sig-name descname">Data51</code><span class="p">,</span> <code class="sig-name descname">Data52</code><span class="p">,</span> <code class="sig-name descname">Data53</code><span class="p">,</span> <code class="sig-name descname">Data54</code><span class="p">,</span> <code class="sig-name descname">Data55</code><span class="p">,</span> <code class="sig-name descname">Data56</code><span class="p">,</span> <code class="sig-name descname">Data57</code><span class="p">,</span> <code class="sig-name descname">Data58</code><span class="p">,</span> <code class="sig-name descname">Data59</code><span class="p">,</span> <code class="sig-name descname">Data60</code><span class="p">,</span> <code class="sig-name descname">Data61</code><span class="p">,</span> <code class="sig-name descname">Data62</code><span class="p">,</span> <code class="sig-name descname">Data63</code><span class="p">;</span><a class="headerlink" href="#verilog-data0" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
input <span class="p">[</span><span>width_clock-1:0</span><span class="p">]</span> <code class="sig-name descname">clk</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
input <code class="sig-name descname">clock</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
input <code class="sig-name descname">clk</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-cl-k">
<span id="verilog-reset-1"></span>input <code class="sig-name descname">cl$k</code><span class="p">,</span> <code class="sig-name descname">\reset* </code><span class="p">;</span><a class="headerlink" href="#verilog-cl-k" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-data">
input <code class="sig-name descname">data</code><span class="p">,</span> <code class="sig-name descname">clk</code><span class="p">,</span> <code class="sig-name descname">reset</code><span class="p">;</span><a class="headerlink" href="#verilog-data" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-data-in">
input <code class="sig-name descname">data_in</code><span class="p">;</span><a class="headerlink" href="#verilog-data-in" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-din-0">
<span id="verilog-din-1"></span><span id="verilog-sel"></span>input <code class="sig-name descname">din_0</code><span class="p">,</span> <code class="sig-name descname">din_1</code><span class="p">,</span> <code class="sig-name descname">sel</code><span class="p">;</span><a class="headerlink" href="#verilog-din-0" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
input <code class="sig-name descname">enable</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
input integer <code class="sig-name descname">a</code><span class="p">,</span> <code class="sig-name descname">b</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-m-eth-payload-axis-tready">
input <code class="sig-name descname">m_eth_payload_axis_tready</code><span class="p">;</span><a class="headerlink" href="#verilog-m-eth-payload-axis-tready" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-zero2">
input reg <span class="p">[</span><span>11:0</span><span class="p">]</span> <code class="sig-name descname">zero2</code><span class="p">;</span><a class="headerlink" href="#verilog-zero2" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-zero1">
input reg <code class="sig-name descname">zero1</code><span class="p">;</span><a class="headerlink" href="#verilog-zero1" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-req-3">
input <code class="sig-name descname">req_3</code><span class="p">;</span><a class="headerlink" href="#verilog-req-3" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
input <code class="sig-name descname">reset</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-wire4">
input signed <code class="sig-name descname">wire4</code><span class="p">;</span><a class="headerlink" href="#verilog-wire4" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-b">
input signed <span class="p">[</span><span class="p">(</span><span>B_WIDTH - 1</span><span class="p">)</span> <span>:0</span><span class="p">]</span> <code class="sig-name descname">b</code><span class="p">;</span><a class="headerlink" href="#verilog-b" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-ci">
input wire <code class="sig-name descname">ci</code><span class="p">;</span><a class="headerlink" href="#verilog-ci" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-s">
input wire <code class="sig-name descname">S</code><span class="p">;</span><a class="headerlink" href="#verilog-s" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-d-out-0">
input wire <code class="sig-name descname">D_OUT_0</code><span class="p">;</span><a class="headerlink" href="#verilog-d-out-0" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-s0">
<span id="verilog-s1"></span><span id="verilog-s2"></span><span id="verilog-s3"></span>input wire <code class="sig-name descname">S0</code><span class="p">,</span> <code class="sig-name descname">S1</code><span class="p">,</span> <code class="sig-name descname">S2</code><span class="p">,</span> <code class="sig-name descname">S3</code><span class="p">;</span><a class="headerlink" href="#verilog-s0" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-wdata-a-i">
input wire <span class="p">[</span><span class="p">(</span><span>DataWidth - 1</span><span class="p">)</span> <span>:0</span><span class="p">]</span> <code class="sig-name descname">wdata_a_i</code><span class="p">;</span><a class="headerlink" href="#verilog-wdata-a-i" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-opmode">
input wire <span class="p">[</span><span>6:0</span><span class="p">]</span> <code class="sig-name descname">OPMODE</code><span class="p">;</span><a class="headerlink" href="#verilog-opmode" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
input wire <span class="p">[</span><span>DATA_WIDTH/2-1:0</span><span class="p">]</span> <code class="sig-name descname">b</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-i1">
input wire <span class="p">[</span><span>NBITS-1:0</span><span class="p">]</span> <code class="sig-name descname">I1</code><span class="p">;</span><a class="headerlink" href="#verilog-i1" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-wrclk">
input wire <code class="sig-name descname">wrclk</code><span class="p">;</span><a class="headerlink" href="#verilog-wrclk" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-sum">
output reg <span class="p">[</span><span>31:0</span><span class="p">]</span> <code class="sig-name descname">sum</code><span class="p">;</span><a class="headerlink" href="#verilog-sum" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-co">
output <code class="sig-name descname">CO</code><span class="p">;</span><a class="headerlink" href="#verilog-co" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-clk-out">
output <code class="sig-name descname">clk_out</code><span class="p">;</span><a class="headerlink" href="#verilog-clk-out" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-rx-empty">
output <code class="sig-name descname">rx_empty</code><span class="p">;</span><a class="headerlink" href="#verilog-rx-empty" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-y">
output <code class="sig-name descname">y</code><span class="p">;</span><a class="headerlink" href="#verilog-y" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
output <code class="sig-name descname">clk_out</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-data-out-ack">
output <code class="sig-name descname">data_out_ack</code><span class="p">;</span><a class="headerlink" href="#verilog-data-out-ack" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-out">
output <code class="sig-name descname">out</code><span class="p">;</span><a class="headerlink" href="#verilog-out" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-parity-out">
output <code class="sig-name descname">parity_out</code><span class="p">;</span><a class="headerlink" href="#verilog-parity-out" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
output reg <code class="sig-name descname">out</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-uut-co">
<span id="verilog-uut-accumco"></span><span id="verilog-uut-signextout"></span>output <code class="sig-name descname">UUT_CO</code><span class="p">,</span> <code class="sig-name descname">UUT_ACCUMCO</code><span class="p">,</span> <code class="sig-name descname">UUT_SIGNEXTOUT</code><span class="p">;</span><a class="headerlink" href="#verilog-uut-co" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-decoder-out">
output <span class="p">[</span><span>15:0</span><span class="p">]</span> <code class="sig-name descname">decoder_out</code><span class="p">;</span><a class="headerlink" href="#verilog-decoder-out" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-binary-out">
output <span class="p">[</span><span>3:0</span><span class="p">]</span> <code class="sig-name descname">binary_out</code><span class="p">;</span><a class="headerlink" href="#verilog-binary-out" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-count">
output <span class="p">[</span><span>7 : 0</span><span class="p">]</span> <code class="sig-name descname">count</code><span class="p">;</span><a class="headerlink" href="#verilog-count" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
output <span class="p">[</span><span>7:0</span><span class="p">]</span> <code class="sig-name descname">count</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-rx-data">
output <span class="p">[</span><span>7:0</span><span class="p">]</span> <code class="sig-name descname">rx_data</code><span class="p">;</span><a class="headerlink" href="#verilog-rx-data" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-res">
output <span class="p">[</span><span>WIDTHA+WIDTHB-1:0</span><span class="p">]</span> <code class="sig-name descname">RES</code><span class="p">;</span><a class="headerlink" href="#verilog-res" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-x">
<span id="verilog-y-1"></span>output <span class="p">[</span><span>Y_WIDTH-1:0</span><span class="p">]</span> <code class="sig-name descname">X</code><span class="p">,</span> <code class="sig-name descname">Y</code><span class="p">,</span> <code class="sig-name descname">CO</code><span class="p">;</span><a class="headerlink" href="#verilog-x" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-dataout">
output <span class="p">[</span><span>number_of_channels-1:0</span><span class="p">]</span> <code class="sig-name descname">dataout</code><span class="p">;</span><a class="headerlink" href="#verilog-dataout" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-gnt-0">
output <code class="sig-name descname">gnt_0</code><span class="p">;</span><a class="headerlink" href="#verilog-gnt-0" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-q">
<span id="verilog-q-1"></span>output <code class="sig-name descname">q</code><span class="p">,</span> <code class="sig-name descname">\q~ </code><span class="p">;</span><a class="headerlink" href="#verilog-q" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-fs-ce">
output reg <code class="sig-name descname">fs_ce</code><span class="p">;</span><a class="headerlink" href="#verilog-fs-ce" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
output reg <span class="p">[</span><span>WIDTH-1:0</span><span class="p">]</span> <code class="sig-name descname">out</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-q0">
<span id="verilog-q1"></span><span id="verilog-q2"></span><span id="verilog-q3"></span>output reg <code class="sig-name descname">Q0</code><span class="p">,</span> <code class="sig-name descname">Q1</code><span class="p">,</span> <code class="sig-name descname">Q2</code><span class="p">,</span> <code class="sig-name descname">Q3</code><span class="p">;</span><a class="headerlink" href="#verilog-q0" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-x-1">
output reg <span class="p">[</span><span>7:0</span><span class="p">]</span> <code class="sig-name descname">x</code><span class="p">,</span> <code class="sig-name descname">y</code><span class="p">,</span> <code class="sig-name descname">z</code><span class="p">,</span> <code class="sig-name descname">w</code><span class="p">;</span><a class="headerlink" href="#verilog-x-1" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-carry-out">
<span id="verilog-borrow-out"></span>output reg <code class="sig-name descname">carry_out</code><span class="p">,</span> <code class="sig-name descname">borrow_out</code><span class="p">,</span> <code class="sig-name descname">parity_out</code><span class="p">;</span><a class="headerlink" href="#verilog-carry-out" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-wfi-insn-o">
output reg <code class="sig-name descname">wfi_insn_o</code><span class="p">;</span><a class="headerlink" href="#verilog-wfi-insn-o" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-pout">
output reg <span class="p">[</span><span>WIDTH-1:0</span><span class="p">]</span> <code class="sig-name descname">POUT</code><span class="p">;</span><a class="headerlink" href="#verilog-pout" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-sbox-decrypt-o">
output <code class="sig-name descname">sbox_decrypt_o</code><span class="p">;</span><a class="headerlink" href="#verilog-sbox-decrypt-o" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-ref-accum-out">
<span id="verilog-accum-out"></span>output signed <span class="p">[</span><span>SIZEOUT-1:0</span><span class="p">]</span> <code class="sig-name descname">REF_accum_out</code><span class="p">,</span> <code class="sig-name descname">accum_out</code><span class="p">;</span><a class="headerlink" href="#verilog-ref-accum-out" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
output wand <code class="sig-name descname">Y</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
output wand <span class="p">[</span><span>3:0</span><span class="p">]</span> <code class="sig-name descname">Y</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-carrycascout">
output wire <code class="sig-name descname">CARRYCASCOUT</code><span class="p">;</span><a class="headerlink" href="#verilog-carrycascout" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-cin">
output wire <code class="sig-name descname">CIN</code><span class="p">;</span><a class="headerlink" href="#verilog-cin" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-rdata-a-o">
output wire <span class="p">[</span><span class="p">(</span><span>DataWidth - 1</span><span class="p">)</span> <span>:0</span><span class="p">]</span> <code class="sig-name descname">rdata_a_o</code><span class="p">;</span><a class="headerlink" href="#verilog-rdata-a-o" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-pmp-req-err-o">
output wire <span class="p">[</span><span>0:</span><span class="p">(</span><span>PMPNumChan - 1</span><span class="p">)</span><span class="p">]</span> <code class="sig-name descname">pmp_req_err_o</code><span class="p">;</span><a class="headerlink" href="#verilog-pmp-req-err-o" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-carryout">
output wire <span class="p">[</span><span>3:0</span><span class="p">]</span> <code class="sig-name descname">CARRYOUT</code><span class="p">;</span><a class="headerlink" href="#verilog-carryout" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-cout">
output wire <span class="p">[</span><span>DATA_WIDTH-1:0</span><span class="p">]</span> <code class="sig-name descname">cout</code><span class="p">;</span><a class="headerlink" href="#verilog-cout" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt id="verilog-o">
output wire <span class="p">[</span><span>NBITS-1:0</span><span class="p">]</span> <code class="sig-name descname">O</code><span class="p">;</span><a class="headerlink" href="#verilog-o" title="Permalink to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
output wire <code class="sig-name descname">wrclk</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
output wire <span class="p">[</span><span>WIDTH-1:0</span><span class="p">]</span> <code class="sig-name descname">POUT</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
output wor <code class="sig-name descname">X</code><span class="p">;</span></dt>
<dd></dd></dl>

<dl class="verilog port">
<dt>
output wor <span class="p">[</span><span>3:0</span><span class="p">]</span> <code class="sig-name descname">X</code><span class="p">;</span></dt>
<dd></dd></dl>

</div>


        </div>
        <div class="side-doc-outline">
            <div class="side-doc-outline--content"> 
            </div>
        </div>

      <div class="clearer"></div>
    </div><div class="pagenation">
     <a id="button-prev" href="index.html" class="mdl-button mdl-js-button mdl-js-ripple-effect mdl-button--colored" role="botton" accesskey="P">
         <i class="pagenation-arrow-L material-icons">arrow_back</i>
         <div class="pagenation-text">
            <span class="pagenation-direction">Previous</span>
            <div>Verilog Domain test</div>
         </div>
     </a>
     <a id="button-next" href="parameter.html" class="mdl-button mdl-js-button mdl-js-ripple-effect mdl-button--colored" role="botton" accesskey="N">
        <i class="pagenation-arrow-R material-icons">arrow_forward</i>
        <div class="pagenation-text">
            <span class="pagenation-direction">Next</span>
            <div>verilog:parameter</div>
        </div>
     </a>
</div>
        <footer class="mdl-mini-footer">
    <div class="mdl-mini-footer__left-section">
      <div class="mdl-logo">sphinx-verilog-domain</div>
      
        <div>
          <ul>
            <li>
              <a href="https://symbiflow.github.io/" target="_blank">SymbiFlow</a>
            </li>
            <li>
              <a href="https://lists.librecores.org/listinfo/symbiflow" target="_blank">Mailing List</a>
            </li>
            <li>
              <a href="https://webchat.freenode.net/#symbiflow" target="_blank">IRC</a>
            </li>
            <li>
              <a href="https://join.slack.com/t/symbiflow/shared_invite/enQtNTkyMjcyNTkzOTY4LTU0MzhmYWNjOGMyMTkyNjA0MmEyMWM5OWY3ZDg5MWQ3ODlmOWQwZjk2YzBmMDBjMzkzMzNjYjkwYjAxZTMyNjQ">Slack</a>
            </li>
          </ul>
        </div>
    </div>

    <div class="mdl-mini-footer__right-section">
        <div>&copy; Copyright 2018, Various.</div>
      <div>Generated by <a href="http://sphinx.pocoo.org/">Sphinx</a> 3.1.2 using <a href="https://github.com/SymbiFlow/sphinx_symbiflow_theme">sphinx_symbiflow_theme</a>.</div>
    </div>
</footer>
        </main>
    </div>
  </body>
</html>