strict digraph "" {
	node [label="\N"];
	"22:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f2844118bd0>",
		clk_sens=False,
		fillcolor=gold,
		label="22:AL",
		sens="['in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2844118cd0>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:AL" -> "23:BL"	[cond="[]",
		lineno=None];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f2844118dd0>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f2844118e50>",
		fillcolor=turquoise,
		label="25:BL
next_state = (in)? 1'b0 : 1'b1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f2844118e90>]",
		style=filled,
		typ=Block];
	"25:CA" -> "25:BL"	[cond="[]",
		lineno=None];
	"24:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f2844118d10>",
		fillcolor=linen,
		label="24:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"24:CS" -> "25:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"28:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f284412e190>",
		fillcolor=lightcyan,
		label="28:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:CS" -> "28:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"Leaf_22:AL"	[def_var="['next_state']",
		label="Leaf_22:AL"];
	"25:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f284412e210>",
		fillcolor=turquoise,
		label="28:BL
next_state = (in)? 1'b1 : 1'b0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f284412e250>]",
		style=filled,
		typ=Block];
	"28:CA" -> "28:BL"	[cond="[]",
		lineno=None];
	"23:BL" -> "24:CS"	[cond="[]",
		lineno=None];
	"28:BL" -> "Leaf_22:AL"	[cond="[]",
		lineno=None];
}
