{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 11 16:03:15 2020 " "Info: Processing started: Wed Mar 11 16:03:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off scheme5 -c scheme5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off scheme5 -c scheme5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "scheme5 EP1C3T144C8 " "Info: Selected device EP1C3T144C8 for design \"scheme5\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C3T144A8 " "Info: Device EP1C3T144A8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6T144C8 " "Info: Device EP1C6T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 12 " "Info: Pin ~nCSO~ is reserved at location 12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ip811s11.msft/Desktop/lab4/scheme5/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 25 " "Info: Pin ~ASDO~ is reserved at location 25" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ip811s11.msft/Desktop/lab4/scheme5/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 16 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 16" {  } { { "scheme5.bdf" "" { Schematic "C:/Users/ip811s11.msft/Desktop/lab4/scheme5/scheme5.bdf" { { 96 32 200 112 "CLK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.704 ns register register " "Info: Estimated most critical path is register to register delay of 2.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|safe_q\[0\] 1 REG LAB_X16_Y7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X16_Y7; Fanout = 3; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_nth.tdf" "" { Text "C:/Users/ip811s11.msft/Desktop/lab4/scheme5/db/cntr_nth.tdf" 195 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.575 ns) 1.036 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|counter_cella0~COUTCOUT1_3 2 COMB LAB_X16_Y7 2 " "Info: 2: + IC(0.461 ns) + CELL(0.575 ns) = 1.036 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|counter_cella0~COUTCOUT1_3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.036 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0] lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella0~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_nth.tdf" "" { Text "C:/Users/ip811s11.msft/Desktop/lab4/scheme5/db/cntr_nth.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.116 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|counter_cella1~COUTCOUT1_3 3 COMB LAB_X16_Y7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.116 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|counter_cella1~COUTCOUT1_3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella0~COUTCOUT1_3 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella1~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_nth.tdf" "" { Text "C:/Users/ip811s11.msft/Desktop/lab4/scheme5/db/cntr_nth.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.196 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|counter_cella2~COUTCOUT1_3 4 COMB LAB_X16_Y7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.196 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|counter_cella2~COUTCOUT1_3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella1~COUTCOUT1_3 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella2~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_nth.tdf" "" { Text "C:/Users/ip811s11.msft/Desktop/lab4/scheme5/db/cntr_nth.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.276 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|counter_cella3~COUTCOUT1_3 5 COMB LAB_X16_Y7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.276 ns; Loc. = LAB_X16_Y7; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|counter_cella3~COUTCOUT1_3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella2~COUTCOUT1_3 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella3~COUTCOUT1_3 } "NODE_NAME" } } { "db/cntr_nth.tdf" "" { Text "C:/Users/ip811s11.msft/Desktop/lab4/scheme5/db/cntr_nth.tdf" 55 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 1.534 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|counter_cella4~COUT 6 COMB LAB_X16_Y7 6 " "Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 1.534 ns; Loc. = LAB_X16_Y7; Fanout = 6; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|counter_cella4~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella3~COUTCOUT1_3 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella4~COUT } "NODE_NAME" } } { "db/cntr_nth.tdf" "" { Text "C:/Users/ip811s11.msft/Desktop/lab4/scheme5/db/cntr_nth.tdf" 63 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 1.670 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|counter_cella9~COUT 7 COMB LAB_X16_Y7 6 " "Info: 7: + IC(0.000 ns) + CELL(0.136 ns) = 1.670 ns; Loc. = LAB_X16_Y7; Fanout = 6; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|counter_cella9~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella4~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella9~COUT } "NODE_NAME" } } { "db/cntr_nth.tdf" "" { Text "C:/Users/ip811s11.msft/Desktop/lab4/scheme5/db/cntr_nth.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 1.806 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|counter_cella14~COUT 8 COMB LAB_X16_Y6 5 " "Info: 8: + IC(0.000 ns) + CELL(0.136 ns) = 1.806 ns; Loc. = LAB_X16_Y6; Fanout = 5; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|counter_cella14~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella9~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella14~COUT } "NODE_NAME" } } { "db/cntr_nth.tdf" "" { Text "C:/Users/ip811s11.msft/Desktop/lab4/scheme5/db/cntr_nth.tdf" 143 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.898 ns) 2.704 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|safe_q\[18\] 9 REG LAB_X16_Y6 3 " "Info: 9: + IC(0.000 ns) + CELL(0.898 ns) = 2.704 ns; Loc. = LAB_X16_Y6; Fanout = 3; REG Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_nth:auto_generated\|safe_q\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella14~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] } "NODE_NAME" } } { "db/cntr_nth.tdf" "" { Text "C:/Users/ip811s11.msft/Desktop/lab4/scheme5/db/cntr_nth.tdf" 195 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.243 ns ( 82.95 % ) " "Info: Total cell delay = 2.243 ns ( 82.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.461 ns ( 17.05 % ) " "Info: Total interconnect delay = 0.461 ns ( 17.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.704 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[0] lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella0~COUTCOUT1_3 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella1~COUTCOUT1_3 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella2~COUTCOUT1_3 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella3~COUTCOUT1_3 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella4~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella9~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|counter_cella14~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_nth:auto_generated|safe_q[18] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X27_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 11 16:03:16 2020 " "Info: Processing ended: Wed Mar 11 16:03:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
