{"Source Block": ["oh/src/gpio/hdl/gpio.v@36:46@HdlIdDef", "   reg [N-1:0] \t   gpio_imask;\n   reg [N-1:0] \t   gpio_itype;\n   reg [N-1:0] \t   gpio_ipol;\n   reg [N-1:0] \t   gpio_ilat;   \n   reg [N-1:0] \t   gpio_in_old;\n   reg [AW-1:0]\t   read_data;  // read is always 32 bits\n      \n   //wires\n   wire [N-1:0]    ilat_clr;   \n   wire [N-1:0]    gpio_in_sync;\n   wire [N-1:0]    reg_wdata;\n"], "Clone Blocks": [["oh/src/gpio/hdl/gpio.v@31:41", "   //################################  \n\n   //registers\n   reg [N-1:0] \t   gpio_dir;\n   reg [N-1:0] \t   gpio_out;\n   reg [N-1:0] \t   gpio_imask;\n   reg [N-1:0] \t   gpio_itype;\n   reg [N-1:0] \t   gpio_ipol;\n   reg [N-1:0] \t   gpio_ilat;   \n   reg [N-1:0] \t   gpio_in_old;\n   reg [AW-1:0]\t   read_data;  // read is always 32 bits\n"], ["oh/src/gpio/hdl/gpio.v@33:43", "   //registers\n   reg [N-1:0] \t   gpio_dir;\n   reg [N-1:0] \t   gpio_out;\n   reg [N-1:0] \t   gpio_imask;\n   reg [N-1:0] \t   gpio_itype;\n   reg [N-1:0] \t   gpio_ipol;\n   reg [N-1:0] \t   gpio_ilat;   \n   reg [N-1:0] \t   gpio_in_old;\n   reg [AW-1:0]\t   read_data;  // read is always 32 bits\n      \n   //wires\n"], ["oh/src/gpio/hdl/gpio.v@32:42", "\n   //registers\n   reg [N-1:0] \t   gpio_dir;\n   reg [N-1:0] \t   gpio_out;\n   reg [N-1:0] \t   gpio_imask;\n   reg [N-1:0] \t   gpio_itype;\n   reg [N-1:0] \t   gpio_ipol;\n   reg [N-1:0] \t   gpio_ilat;   \n   reg [N-1:0] \t   gpio_in_old;\n   reg [AW-1:0]\t   read_data;  // read is always 32 bits\n      \n"], ["oh/src/gpio/hdl/gpio.v@35:45", "   reg [N-1:0] \t   gpio_out;\n   reg [N-1:0] \t   gpio_imask;\n   reg [N-1:0] \t   gpio_itype;\n   reg [N-1:0] \t   gpio_ipol;\n   reg [N-1:0] \t   gpio_ilat;   \n   reg [N-1:0] \t   gpio_in_old;\n   reg [AW-1:0]\t   read_data;  // read is always 32 bits\n      \n   //wires\n   wire [N-1:0]    ilat_clr;   \n   wire [N-1:0]    gpio_in_sync;\n"], ["oh/src/gpio/hdl/gpio.v@39:49", "   reg [N-1:0] \t   gpio_ilat;   \n   reg [N-1:0] \t   gpio_in_old;\n   reg [AW-1:0]\t   read_data;  // read is always 32 bits\n      \n   //wires\n   wire [N-1:0]    ilat_clr;   \n   wire [N-1:0]    gpio_in_sync;\n   wire [N-1:0]    reg_wdata;\n   wire [N-1:0]    out_dmux;   \n   wire [N-1:0]    rising_edge;   \n   wire [N-1:0]    falling_edge;\n"], ["oh/src/gpio/hdl/gpio.v@40:50", "   reg [N-1:0] \t   gpio_in_old;\n   reg [AW-1:0]\t   read_data;  // read is always 32 bits\n      \n   //wires\n   wire [N-1:0]    ilat_clr;   \n   wire [N-1:0]    gpio_in_sync;\n   wire [N-1:0]    reg_wdata;\n   wire [N-1:0]    out_dmux;   \n   wire [N-1:0]    rising_edge;   \n   wire [N-1:0]    falling_edge;\n   wire [N-1:0]    irq_event;\n"], ["oh/src/gpio/hdl/gpio.v@41:51", "   reg [AW-1:0]\t   read_data;  // read is always 32 bits\n      \n   //wires\n   wire [N-1:0]    ilat_clr;   \n   wire [N-1:0]    gpio_in_sync;\n   wire [N-1:0]    reg_wdata;\n   wire [N-1:0]    out_dmux;   \n   wire [N-1:0]    rising_edge;   \n   wire [N-1:0]    falling_edge;\n   wire [N-1:0]    irq_event;\n   \n"], ["oh/src/gpio/hdl/gpio.v@34:44", "   reg [N-1:0] \t   gpio_dir;\n   reg [N-1:0] \t   gpio_out;\n   reg [N-1:0] \t   gpio_imask;\n   reg [N-1:0] \t   gpio_itype;\n   reg [N-1:0] \t   gpio_ipol;\n   reg [N-1:0] \t   gpio_ilat;   \n   reg [N-1:0] \t   gpio_in_old;\n   reg [AW-1:0]\t   read_data;  // read is always 32 bits\n      \n   //wires\n   wire [N-1:0]    ilat_clr;   \n"]], "Diff Content": {"Delete": [[41, "   reg [AW-1:0]\t   read_data;  // read is always 32 bits\n"]], "Add": [[41, "   reg [N-1:0]\t   read_data;\n"]]}}