# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 2170048637 # Weave simulation time
 time: # Simulator time breakdown
  init: 1364227607543
  bound: 14399802576
  weave: 2469231269
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 23958 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 239581529 # Simulated unhalted cycles
   cCycles: 49186846 # Cycles due to contention stalls
   instrs: 100005449 # Simulated instructions
   uops: 109563773 # Retired micro-ops
   bbls: 20101783 # Basic blocks
   approxInstrs: 1756102 # Instrs with approx uop decoding
   mispredBranches: 1056797 # Mispredicted branches
   condBranches: 19087988 # conditional branches
   fetchStalls: 18446744073627307090 # Fetch stalls
   decodeStalls: 82336323 # Decode stalls
   issueStalls: 1973305 # Issue stalls
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 24937250 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 757443 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 4613 # GETS misses
   mGETS_I: 4613 # GETS Instruction misses
   mGETS_D: 0 # GETS data misses
   mGETXIM: 0 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 0 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1900 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 614892 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 21772558 # Filtered GETS hits
   fhGETX: 3613009 # Filtered GETX hits
   hGETS: 3294879 # GETS hits
   hGETX: 2968660 # GETX hits
   mGETS: 3725343 # GETS misses
   mGETS_I: 0 # GETS Instruction misses
   mGETS_D: 3725343 # GETS data misses
   mGETXIM: 766466 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 766466 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 273 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 431697474 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 961157 # GETS hits
   hGETX: 164054 # GETX hits
   mGETS: 2768799 # GETS misses
   mGETS_I: 4593 # GETS Instruction misses
   mGETS_D: 2764206 # GETS data misses
   mGETXIM: 602412 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 602412 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 2509856 # Clean evictions (from lower level)
   PUTX: 1984013 # Dirty evictions (from lower level)
   INV: 16199 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 378355302 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 322127 # GETS hits
   hGETX: 43789 # GETX hits
   mGETS: 2446672 # GETS misses
   mGETS_I: 0 # GETS Instruction misses
   mGETS_D: 0 # GETS data misses
   mGETXIM: 558623 # GETX I->M misses
   mGETXIM_I: 0 # GETX I->M Instruction misses
   mGETXIM_D: 0 # GETX I->M Data misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   mGETXSM_I: 0 # GETX S->M Instruction misses (upgrade misses)
   mGETXSM_D: 0 # GETX S->M Data misses (upgrade misses)
   PUTS: 2015140 # Clean evictions (from lower level)
   PUTX: 1335776 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 270476550 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 750748 # Read requests
   wr: 297088 # Write requests
   rdlat: 103086924 # Total latency experienced by read requests
   wrlat: 47366298 # Total latency experienced by write requests
   rdhits: 22084 # Read row hits
   wrhits: 5774 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 1
    11: 1087
    12: 1032
    13: 634705
    14: 66637
    15: 18094
    16: 7900
    17: 2704
    18: 1280
    19: 1352
    20: 1208
    21: 1461
    22: 1016
    23: 1323
    24: 1864
    25: 1255
    26: 357
    27: 324
    28: 391
    29: 418
    30: 455
    31: 467
    32: 464
    33: 436
    34: 455
    35: 426
    36: 411
    37: 368
    38: 423
    39: 425
    40: 436
    41: 414
    42: 416
    43: 202
    44: 106
    45: 90
    46: 83
    47: 100
    48: 101
    49: 18
    50: 13
    51: 9
    52: 9
    53: 6
    54: 3
    55: 2
    56: 0
    57: 0
    58: 0
    59: 0
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 752102 # Read requests
   wr: 296934 # Write requests
   rdlat: 103271022 # Total latency experienced by read requests
   wrlat: 47302980 # Total latency experienced by write requests
   rdhits: 21830 # Read row hits
   wrhits: 6001 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 851
    12: 1148
    13: 635953
    14: 66594
    15: 18311
    16: 8145
    17: 2684
    18: 1327
    19: 1116
    20: 1338
    21: 1533
    22: 1005
    23: 1252
    24: 1829
    25: 1171
    26: 343
    27: 341
    28: 362
    29: 440
    30: 443
    31: 447
    32: 450
    33: 459
    34: 444
    35: 443
    36: 433
    37: 412
    38: 399
    39: 427
    40: 417
    41: 399
    42: 405
    43: 235
    44: 114
    45: 92
    46: 75
    47: 115
    48: 85
    49: 22
    50: 14
    51: 6
    52: 7
    53: 7
    54: 2
    55: 4
    56: 0
    57: 0
    58: 0
    59: 2
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 750116 # Read requests
   wr: 296207 # Write requests
   rdlat: 102937481 # Total latency experienced by read requests
   wrlat: 47061938 # Total latency experienced by write requests
   rdhits: 21763 # Read row hits
   wrhits: 6045 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 966
    12: 1167
    13: 632012
    14: 69358
    15: 18161
    16: 7889
    17: 2676
    18: 1278
    19: 1153
    20: 1223
    21: 1403
    22: 966
    23: 1215
    24: 1829
    25: 1167
    26: 313
    27: 314
    28: 377
    29: 416
    30: 404
    31: 453
    32: 459
    33: 492
    34: 436
    35: 429
    36: 439
    37: 407
    38: 406
    39: 417
    40: 382
    41: 425
    42: 374
    43: 211
    44: 94
    45: 80
    46: 106
    47: 90
    48: 80
    49: 17
    50: 7
    51: 7
    52: 5
    53: 6
    54: 2
    55: 3
    56: 0
    57: 1
    58: 1
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 752325 # Read requests
   wr: 297104 # Write requests
   rdlat: 103296958 # Total latency experienced by read requests
   wrlat: 47351591 # Total latency experienced by write requests
   rdhits: 22043 # Read row hits
   wrhits: 6117 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 1
    10: 0
    11: 955
    12: 1190
    13: 635015
    14: 68594
    15: 17457
    16: 7962
    17: 2648
    18: 1303
    19: 1166
    20: 1273
    21: 1486
    22: 1061
    23: 1455
    24: 1813
    25: 1115
    26: 315
    27: 347
    28: 388
    29: 387
    30: 437
    31: 423
    32: 479
    33: 457
    34: 440
    35: 451
    36: 468
    37: 442
    38: 489
    39: 408
    40: 405
    41: 406
    42: 425
    43: 206
    44: 96
    45: 80
    46: 62
    47: 85
    48: 81
    49: 17
    50: 10
    51: 11
    52: 4
    53: 9
    54: 2
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 1
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 23958
  rqSzHist: # Run queue size histogram
   0: 23958
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 239581529
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100005449
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
