<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/display/dc/dcn31/dcn31_hpo_dp_link_encoder.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/display/dc/dcn31</a> - dcn31_hpo_dp_link_encoder.c<span style="font-size: 80%;"> (source / <a href="dcn31_hpo_dp_link_encoder.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">199</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">11</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2019 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  *  and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  * Authors: AMD</a>
<a name="23"><span class="lineNum">      23 </span>            :  *</a>
<a name="24"><span class="lineNum">      24 </span>            :  */</a>
<a name="25"><span class="lineNum">      25 </span>            : </a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;dc_bios_types.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;dcn31_hpo_dp_link_encoder.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;reg_helper.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;dc_link.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;stream_encoder.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span>            : #define DC_LOGGER \</a>
<a name="33"><span class="lineNum">      33 </span>            :                 enc3-&gt;base.ctx-&gt;logger</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : #define REG(reg)\</a>
<a name="36"><span class="lineNum">      36 </span>            :         (enc3-&gt;regs-&gt;reg)</a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            : #undef FN</a>
<a name="39"><span class="lineNum">      39 </span>            : #define FN(reg_name, field_name) \</a>
<a name="40"><span class="lineNum">      40 </span>            :         enc3-&gt;hpo_le_shift-&gt;field_name, enc3-&gt;hpo_le_mask-&gt;field_name</a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span>            : </a>
<a name="43"><span class="lineNum">      43 </span>            : #define CTX \</a>
<a name="44"><span class="lineNum">      44 </span>            :         enc3-&gt;base.ctx</a>
<a name="45"><span class="lineNum">      45 </span>            : </a>
<a name="46"><span class="lineNum">      46 </span>            : enum {</a>
<a name="47"><span class="lineNum">      47 </span>            :         DP_SAT_UPDATE_MAX_RETRY = 200</a>
<a name="48"><span class="lineNum">      48 </span>            : };</a>
<a name="49"><span class="lineNum">      49 </span>            : </a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 : void dcn31_hpo_dp_link_enc_enable(</span></a>
<a name="51"><span class="lineNum">      51 </span>            :                 struct hpo_dp_link_encoder *enc,</a>
<a name="52"><span class="lineNum">      52 </span>            :                 enum dc_lane_count num_lanes)</a>
<a name="53"><span class="lineNum">      53 </span>            : {</a>
<a name="54"><span class="lineNum">      54 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_link_encoder *enc3 = DCN3_1_HPO_DP_LINK_ENC_FROM_HPO_LINK_ENC(enc);</span></a>
<a name="55"><span class="lineNum">      55 </span>            :         uint32_t dp_link_enabled;</a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span>            :         /* get current status of link enabled */</a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 :         REG_GET(DP_DPHY_SYM32_STATUS,</span></a>
<a name="59"><span class="lineNum">      59 </span>            :                         STATUS, &amp;dp_link_enabled);</a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span>            :         /* Enable clocks first */</a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_LINK_ENC_CLOCK_CONTROL, DP_LINK_ENC_CLOCK_EN, 1);</span></a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            :         /* Reset DPHY.  Only reset if going from disable to enable */</a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :         if (!dp_link_enabled) {</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_DPHY_SYM32_CONTROL, DPHY_RESET, 1);</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_DPHY_SYM32_CONTROL, DPHY_RESET, 0);</span></a>
<a name="68"><span class="lineNum">      68 </span>            :         }</a>
<a name="69"><span class="lineNum">      69 </span>            : </a>
<a name="70"><span class="lineNum">      70 </span>            :         /* Configure DPHY settings */</a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 :         REG_UPDATE_3(DP_DPHY_SYM32_CONTROL,</span></a>
<a name="72"><span class="lineNum">      72 </span>            :                         DPHY_ENABLE, 1,</a>
<a name="73"><span class="lineNum">      73 </span>            :                         PRECODER_ENABLE, 1,</a>
<a name="74"><span class="lineNum">      74 </span>            :                         NUM_LANES, num_lanes == LANE_COUNT_ONE ? 0 : num_lanes == LANE_COUNT_TWO ? 1 : 3);</a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 : }</span></a>
<a name="76"><span class="lineNum">      76 </span>            : </a>
<a name="77"><span class="lineNum">      77 </span><span class="lineNoCov">          0 : void dcn31_hpo_dp_link_enc_disable(</span></a>
<a name="78"><span class="lineNum">      78 </span>            :                 struct hpo_dp_link_encoder *enc)</a>
<a name="79"><span class="lineNum">      79 </span>            : {</a>
<a name="80"><span class="lineNum">      80 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_link_encoder *enc3 = DCN3_1_HPO_DP_LINK_ENC_FROM_HPO_LINK_ENC(enc);</span></a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span>            :         /* Configure DPHY settings */</a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_DPHY_SYM32_CONTROL,</span></a>
<a name="84"><span class="lineNum">      84 </span>            :                         DPHY_ENABLE, 0);</a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span>            :         /* Shut down clock last */</a>
<a name="87"><span class="lineNum">      87 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_LINK_ENC_CLOCK_CONTROL, DP_LINK_ENC_CLOCK_EN, 0);</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineNoCov">          0 : }</span></a>
<a name="89"><span class="lineNum">      89 </span>            : </a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 : void dcn31_hpo_dp_link_enc_set_link_test_pattern(</span></a>
<a name="91"><span class="lineNum">      91 </span>            :                 struct hpo_dp_link_encoder *enc,</a>
<a name="92"><span class="lineNum">      92 </span>            :                 struct encoder_set_dp_phy_pattern_param *tp_params)</a>
<a name="93"><span class="lineNum">      93 </span>            : {</a>
<a name="94"><span class="lineNum">      94 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_link_encoder *enc3 = DCN3_1_HPO_DP_LINK_ENC_FROM_HPO_LINK_ENC(enc);</span></a>
<a name="95"><span class="lineNum">      95 </span>            :         uint32_t tp_custom;</a>
<a name="96"><span class="lineNum">      96 </span>            : </a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :         switch (tp_params-&gt;dp_phy_pattern) {</span></a>
<a name="98"><span class="lineNum">      98 </span>            :         case DP_TEST_PATTERN_VIDEO_MODE:</a>
<a name="99"><span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_DPHY_SYM32_CONTROL,</span></a>
<a name="100"><span class="lineNum">     100 </span>            :                                 MODE, DP2_LINK_ACTIVE);</a>
<a name="101"><span class="lineNum">     101 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="102"><span class="lineNum">     102 </span>            :         case DP_TEST_PATTERN_128b_132b_TPS1_TRAINING_MODE:</a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_DPHY_SYM32_CONTROL,</span></a>
<a name="104"><span class="lineNum">     104 </span>            :                                 MODE, DP2_LINK_TRAINING_TPS1);</a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="106"><span class="lineNum">     106 </span>            :         case DP_TEST_PATTERN_128b_132b_TPS2_TRAINING_MODE:</a>
<a name="107"><span class="lineNum">     107 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_DPHY_SYM32_CONTROL,</span></a>
<a name="108"><span class="lineNum">     108 </span>            :                                 MODE, DP2_LINK_TRAINING_TPS2);</a>
<a name="109"><span class="lineNum">     109 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="110"><span class="lineNum">     110 </span>            :         case DP_TEST_PATTERN_128b_132b_TPS1:</a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG,</span></a>
<a name="112"><span class="lineNum">     112 </span>            :                                 TP_SELECT0, DP_DPHY_TP_SELECT_TPS1,</a>
<a name="113"><span class="lineNum">     113 </span>            :                                 TP_SELECT1, DP_DPHY_TP_SELECT_TPS1,</a>
<a name="114"><span class="lineNum">     114 </span>            :                                 TP_SELECT2, DP_DPHY_TP_SELECT_TPS1,</a>
<a name="115"><span class="lineNum">     115 </span>            :                                 TP_SELECT3, DP_DPHY_TP_SELECT_TPS1);</a>
<a name="116"><span class="lineNum">     116 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_DPHY_SYM32_CONTROL,</span></a>
<a name="117"><span class="lineNum">     117 </span>            :                                 MODE, DP2_TEST_PATTERN);</a>
<a name="118"><span class="lineNum">     118 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="119"><span class="lineNum">     119 </span>            :         case DP_TEST_PATTERN_128b_132b_TPS2:</a>
<a name="120"><span class="lineNum">     120 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG,</span></a>
<a name="121"><span class="lineNum">     121 </span>            :                                 TP_SELECT0, DP_DPHY_TP_SELECT_TPS2,</a>
<a name="122"><span class="lineNum">     122 </span>            :                                 TP_SELECT1, DP_DPHY_TP_SELECT_TPS2,</a>
<a name="123"><span class="lineNum">     123 </span>            :                                 TP_SELECT2, DP_DPHY_TP_SELECT_TPS2,</a>
<a name="124"><span class="lineNum">     124 </span>            :                                 TP_SELECT3, DP_DPHY_TP_SELECT_TPS2);</a>
<a name="125"><span class="lineNum">     125 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_DPHY_SYM32_CONTROL,</span></a>
<a name="126"><span class="lineNum">     126 </span>            :                                 MODE, DP2_TEST_PATTERN);</a>
<a name="127"><span class="lineNum">     127 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="128"><span class="lineNum">     128 </span>            :         case DP_TEST_PATTERN_PRBS7:</a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG,</span></a>
<a name="130"><span class="lineNum">     130 </span>            :                                 TP_PRBS_SEL0, DP_DPHY_TP_PRBS7,</a>
<a name="131"><span class="lineNum">     131 </span>            :                                 TP_PRBS_SEL1, DP_DPHY_TP_PRBS7,</a>
<a name="132"><span class="lineNum">     132 </span>            :                                 TP_PRBS_SEL2, DP_DPHY_TP_PRBS7,</a>
<a name="133"><span class="lineNum">     133 </span>            :                                 TP_PRBS_SEL3, DP_DPHY_TP_PRBS7);</a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG,</span></a>
<a name="135"><span class="lineNum">     135 </span>            :                                 TP_SELECT0, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="136"><span class="lineNum">     136 </span>            :                                 TP_SELECT1, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="137"><span class="lineNum">     137 </span>            :                                 TP_SELECT2, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="138"><span class="lineNum">     138 </span>            :                                 TP_SELECT3, DP_DPHY_TP_SELECT_PRBS);</a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_DPHY_SYM32_CONTROL,</span></a>
<a name="140"><span class="lineNum">     140 </span>            :                                 MODE, DP2_TEST_PATTERN);</a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="142"><span class="lineNum">     142 </span>            :         case DP_TEST_PATTERN_PRBS9:</a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG,</span></a>
<a name="144"><span class="lineNum">     144 </span>            :                                 TP_PRBS_SEL0, DP_DPHY_TP_PRBS9,</a>
<a name="145"><span class="lineNum">     145 </span>            :                                 TP_PRBS_SEL1, DP_DPHY_TP_PRBS9,</a>
<a name="146"><span class="lineNum">     146 </span>            :                                 TP_PRBS_SEL2, DP_DPHY_TP_PRBS9,</a>
<a name="147"><span class="lineNum">     147 </span>            :                                 TP_PRBS_SEL3, DP_DPHY_TP_PRBS9);</a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG,</span></a>
<a name="149"><span class="lineNum">     149 </span>            :                                 TP_SELECT0, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="150"><span class="lineNum">     150 </span>            :                                 TP_SELECT1, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="151"><span class="lineNum">     151 </span>            :                                 TP_SELECT2, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="152"><span class="lineNum">     152 </span>            :                                 TP_SELECT3, DP_DPHY_TP_SELECT_PRBS);</a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_DPHY_SYM32_CONTROL,</span></a>
<a name="154"><span class="lineNum">     154 </span>            :                                 MODE, DP2_TEST_PATTERN);</a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="156"><span class="lineNum">     156 </span>            :         case DP_TEST_PATTERN_PRBS11:</a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG,</span></a>
<a name="158"><span class="lineNum">     158 </span>            :                                 TP_PRBS_SEL0, DP_DPHY_TP_PRBS11,</a>
<a name="159"><span class="lineNum">     159 </span>            :                                 TP_PRBS_SEL1, DP_DPHY_TP_PRBS11,</a>
<a name="160"><span class="lineNum">     160 </span>            :                                 TP_PRBS_SEL2, DP_DPHY_TP_PRBS11,</a>
<a name="161"><span class="lineNum">     161 </span>            :                                 TP_PRBS_SEL3, DP_DPHY_TP_PRBS11);</a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG,</span></a>
<a name="163"><span class="lineNum">     163 </span>            :                                 TP_SELECT0, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="164"><span class="lineNum">     164 </span>            :                                 TP_SELECT1, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="165"><span class="lineNum">     165 </span>            :                                 TP_SELECT2, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="166"><span class="lineNum">     166 </span>            :                                 TP_SELECT3, DP_DPHY_TP_SELECT_PRBS);</a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_DPHY_SYM32_CONTROL,</span></a>
<a name="168"><span class="lineNum">     168 </span>            :                                 MODE, DP2_TEST_PATTERN);</a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="170"><span class="lineNum">     170 </span>            :         case DP_TEST_PATTERN_PRBS15:</a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG,</span></a>
<a name="172"><span class="lineNum">     172 </span>            :                                 TP_PRBS_SEL0, DP_DPHY_TP_PRBS15,</a>
<a name="173"><span class="lineNum">     173 </span>            :                                 TP_PRBS_SEL1, DP_DPHY_TP_PRBS15,</a>
<a name="174"><span class="lineNum">     174 </span>            :                                 TP_PRBS_SEL2, DP_DPHY_TP_PRBS15,</a>
<a name="175"><span class="lineNum">     175 </span>            :                                 TP_PRBS_SEL3, DP_DPHY_TP_PRBS15);</a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG,</span></a>
<a name="177"><span class="lineNum">     177 </span>            :                                 TP_SELECT0, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="178"><span class="lineNum">     178 </span>            :                                 TP_SELECT1, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="179"><span class="lineNum">     179 </span>            :                                 TP_SELECT2, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="180"><span class="lineNum">     180 </span>            :                                 TP_SELECT3, DP_DPHY_TP_SELECT_PRBS);</a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_DPHY_SYM32_CONTROL,</span></a>
<a name="182"><span class="lineNum">     182 </span>            :                                 MODE, DP2_TEST_PATTERN);</a>
<a name="183"><span class="lineNum">     183 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="184"><span class="lineNum">     184 </span>            :         case DP_TEST_PATTERN_PRBS23:</a>
<a name="185"><span class="lineNum">     185 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG,</span></a>
<a name="186"><span class="lineNum">     186 </span>            :                                 TP_PRBS_SEL0, DP_DPHY_TP_PRBS23,</a>
<a name="187"><span class="lineNum">     187 </span>            :                                 TP_PRBS_SEL1, DP_DPHY_TP_PRBS23,</a>
<a name="188"><span class="lineNum">     188 </span>            :                                 TP_PRBS_SEL2, DP_DPHY_TP_PRBS23,</a>
<a name="189"><span class="lineNum">     189 </span>            :                                 TP_PRBS_SEL3, DP_DPHY_TP_PRBS23);</a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG,</span></a>
<a name="191"><span class="lineNum">     191 </span>            :                                 TP_SELECT0, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="192"><span class="lineNum">     192 </span>            :                                 TP_SELECT1, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="193"><span class="lineNum">     193 </span>            :                                 TP_SELECT2, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="194"><span class="lineNum">     194 </span>            :                                 TP_SELECT3, DP_DPHY_TP_SELECT_PRBS);</a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_DPHY_SYM32_CONTROL,</span></a>
<a name="196"><span class="lineNum">     196 </span>            :                                 MODE, DP2_TEST_PATTERN);</a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="198"><span class="lineNum">     198 </span>            :         case DP_TEST_PATTERN_PRBS31:</a>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG,</span></a>
<a name="200"><span class="lineNum">     200 </span>            :                                 TP_PRBS_SEL0, DP_DPHY_TP_PRBS31,</a>
<a name="201"><span class="lineNum">     201 </span>            :                                 TP_PRBS_SEL1, DP_DPHY_TP_PRBS31,</a>
<a name="202"><span class="lineNum">     202 </span>            :                                 TP_PRBS_SEL2, DP_DPHY_TP_PRBS31,</a>
<a name="203"><span class="lineNum">     203 </span>            :                                 TP_PRBS_SEL3, DP_DPHY_TP_PRBS31);</a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG,</span></a>
<a name="205"><span class="lineNum">     205 </span>            :                                 TP_SELECT0, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="206"><span class="lineNum">     206 </span>            :                                 TP_SELECT1, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="207"><span class="lineNum">     207 </span>            :                                 TP_SELECT2, DP_DPHY_TP_SELECT_PRBS,</a>
<a name="208"><span class="lineNum">     208 </span>            :                                 TP_SELECT3, DP_DPHY_TP_SELECT_PRBS);</a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_DPHY_SYM32_CONTROL,</span></a>
<a name="210"><span class="lineNum">     210 </span>            :                                 MODE, DP2_TEST_PATTERN);</a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="212"><span class="lineNum">     212 </span>            :         case DP_TEST_PATTERN_264BIT_CUSTOM:</a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :                 tp_custom = (tp_params-&gt;custom_pattern[2] &lt;&lt; 16) | (tp_params-&gt;custom_pattern[1] &lt;&lt; 8) | tp_params-&gt;custom_pattern[0];</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :                 REG_SET(DP_DPHY_SYM32_TP_CUSTOM0, 0, TP_CUSTOM, tp_custom);</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :                 tp_custom = (tp_params-&gt;custom_pattern[5] &lt;&lt; 16) | (tp_params-&gt;custom_pattern[4] &lt;&lt; 8) | tp_params-&gt;custom_pattern[3];</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :                 REG_SET(DP_DPHY_SYM32_TP_CUSTOM1, 0, TP_CUSTOM, tp_custom);</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :                 tp_custom = (tp_params-&gt;custom_pattern[8] &lt;&lt; 16) | (tp_params-&gt;custom_pattern[7] &lt;&lt; 8) | tp_params-&gt;custom_pattern[6];</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :                 REG_SET(DP_DPHY_SYM32_TP_CUSTOM2, 0, TP_CUSTOM, tp_custom);</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :                 tp_custom = (tp_params-&gt;custom_pattern[11] &lt;&lt; 16) | (tp_params-&gt;custom_pattern[10] &lt;&lt; 8) | tp_params-&gt;custom_pattern[9];</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :                 REG_SET(DP_DPHY_SYM32_TP_CUSTOM3, 0, TP_CUSTOM, tp_custom);</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :                 tp_custom = (tp_params-&gt;custom_pattern[14] &lt;&lt; 16) | (tp_params-&gt;custom_pattern[13] &lt;&lt; 8) | tp_params-&gt;custom_pattern[12];</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :                 REG_SET(DP_DPHY_SYM32_TP_CUSTOM4, 0, TP_CUSTOM, tp_custom);</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :                 tp_custom = (tp_params-&gt;custom_pattern[17] &lt;&lt; 16) | (tp_params-&gt;custom_pattern[16] &lt;&lt; 8) | tp_params-&gt;custom_pattern[15];</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :                 REG_SET(DP_DPHY_SYM32_TP_CUSTOM5, 0, TP_CUSTOM, tp_custom);</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :                 tp_custom = (tp_params-&gt;custom_pattern[20] &lt;&lt; 16) | (tp_params-&gt;custom_pattern[19] &lt;&lt; 8) | tp_params-&gt;custom_pattern[18];</span></a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :                 REG_SET(DP_DPHY_SYM32_TP_CUSTOM6, 0, TP_CUSTOM, tp_custom);</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :                 tp_custom = (tp_params-&gt;custom_pattern[23] &lt;&lt; 16) | (tp_params-&gt;custom_pattern[22] &lt;&lt; 8) | tp_params-&gt;custom_pattern[21];</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 :                 REG_SET(DP_DPHY_SYM32_TP_CUSTOM7, 0, TP_CUSTOM, tp_custom);</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :                 tp_custom = (tp_params-&gt;custom_pattern[26] &lt;&lt; 16) | (tp_params-&gt;custom_pattern[25] &lt;&lt; 8) | tp_params-&gt;custom_pattern[24];</span></a>
<a name="230"><span class="lineNum">     230 </span><span class="lineNoCov">          0 :                 REG_SET(DP_DPHY_SYM32_TP_CUSTOM8, 0, TP_CUSTOM, tp_custom);</span></a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :                 tp_custom = (tp_params-&gt;custom_pattern[29] &lt;&lt; 16) | (tp_params-&gt;custom_pattern[28] &lt;&lt; 8) | tp_params-&gt;custom_pattern[27];</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :                 REG_SET(DP_DPHY_SYM32_TP_CUSTOM9, 0, TP_CUSTOM, tp_custom);</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :                 tp_custom = (tp_params-&gt;custom_pattern[32] &lt;&lt; 16) | (tp_params-&gt;custom_pattern[31] &lt;&lt; 8) | tp_params-&gt;custom_pattern[30];</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :                 REG_SET(DP_DPHY_SYM32_TP_CUSTOM10, 0, TP_CUSTOM, tp_custom);</span></a>
<a name="235"><span class="lineNum">     235 </span>            : </a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG,</span></a>
<a name="237"><span class="lineNum">     237 </span>            :                                 TP_SELECT0, DP_DPHY_TP_SELECT_CUSTOM,</a>
<a name="238"><span class="lineNum">     238 </span>            :                                 TP_SELECT1, DP_DPHY_TP_SELECT_CUSTOM,</a>
<a name="239"><span class="lineNum">     239 </span>            :                                 TP_SELECT2, DP_DPHY_TP_SELECT_CUSTOM,</a>
<a name="240"><span class="lineNum">     240 </span>            :                                 TP_SELECT3, DP_DPHY_TP_SELECT_CUSTOM);</a>
<a name="241"><span class="lineNum">     241 </span>            : </a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_DPHY_SYM32_CONTROL,</span></a>
<a name="243"><span class="lineNum">     243 </span>            :                                 MODE, DP2_TEST_PATTERN);</a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="245"><span class="lineNum">     245 </span>            :         case DP_TEST_PATTERN_SQUARE_PULSE:</a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :                 REG_SET(DP_DPHY_SYM32_TP_SQ_PULSE, 0,</span></a>
<a name="247"><span class="lineNum">     247 </span>            :                                 TP_SQ_PULSE_WIDTH, tp_params-&gt;custom_pattern[0]);</a>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<a name="249"><span class="lineNum">     249 </span><span class="lineNoCov">          0 :                 REG_UPDATE_4(DP_DPHY_SYM32_TP_CONFIG,</span></a>
<a name="250"><span class="lineNum">     250 </span>            :                                 TP_SELECT0, DP_DPHY_TP_SELECT_SQUARE,</a>
<a name="251"><span class="lineNum">     251 </span>            :                                 TP_SELECT1, DP_DPHY_TP_SELECT_SQUARE,</a>
<a name="252"><span class="lineNum">     252 </span>            :                                 TP_SELECT2, DP_DPHY_TP_SELECT_SQUARE,</a>
<a name="253"><span class="lineNum">     253 </span>            :                                 TP_SELECT3, DP_DPHY_TP_SELECT_SQUARE);</a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span><span class="lineNoCov">          0 :                 REG_UPDATE(DP_DPHY_SYM32_CONTROL,</span></a>
<a name="256"><span class="lineNum">     256 </span>            :                                 MODE, DP2_TEST_PATTERN);</a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="258"><span class="lineNum">     258 </span>            :         default:</a>
<a name="259"><span class="lineNum">     259 </span>            :                 break;</a>
<a name="260"><span class="lineNum">     260 </span>            :         }</a>
<a name="261"><span class="lineNum">     261 </span><span class="lineNoCov">          0 : }</span></a>
<a name="262"><span class="lineNum">     262 </span>            : </a>
<a name="263"><span class="lineNum">     263 </span>            : static void fill_stream_allocation_row_info(</a>
<a name="264"><span class="lineNum">     264 </span>            :                 const struct link_mst_stream_allocation *stream_allocation,</a>
<a name="265"><span class="lineNum">     265 </span>            :                 uint32_t *src,</a>
<a name="266"><span class="lineNum">     266 </span>            :                 uint32_t *slots)</a>
<a name="267"><span class="lineNum">     267 </span>            : {</a>
<a name="268"><span class="lineNum">     268 </span><span class="lineNoCov">          0 :         const struct hpo_dp_stream_encoder *stream_enc = stream_allocation-&gt;hpo_dp_stream_enc;</span></a>
<a name="269"><span class="lineNum">     269 </span>            : </a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :         if (stream_enc &amp;&amp; (stream_enc-&gt;id &gt;= ENGINE_ID_HPO_DP_0)) {</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :                 *src = stream_enc-&gt;id - ENGINE_ID_HPO_DP_0;</span></a>
<a name="272"><span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 *slots = stream_allocation-&gt;slot_count;</span></a>
<a name="273"><span class="lineNum">     273 </span>            :         } else {</a>
<a name="274"><span class="lineNum">     274 </span>            :                 *src = 0;</a>
<a name="275"><span class="lineNum">     275 </span>            :                 *slots = 0;</a>
<a name="276"><span class="lineNum">     276 </span>            :         }</a>
<a name="277"><span class="lineNum">     277 </span>            : }</a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span>            : /* programs DP VC payload allocation */</a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 : void dcn31_hpo_dp_link_enc_update_stream_allocation_table(</span></a>
<a name="281"><span class="lineNum">     281 </span>            :                 struct hpo_dp_link_encoder *enc,</a>
<a name="282"><span class="lineNum">     282 </span>            :                 const struct link_mst_stream_allocation_table *table)</a>
<a name="283"><span class="lineNum">     283 </span>            : {</a>
<a name="284"><span class="lineNum">     284 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_link_encoder *enc3 = DCN3_1_HPO_DP_LINK_ENC_FROM_HPO_LINK_ENC(enc);</span></a>
<a name="285"><span class="lineNum">     285 </span><span class="lineNoCov">          0 :         uint32_t slots = 0;</span></a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :         uint32_t src = 0;</span></a>
<a name="287"><span class="lineNum">     287 </span>            : </a>
<a name="288"><span class="lineNum">     288 </span>            :         /* --- Set MSE Stream Attribute -</a>
<a name="289"><span class="lineNum">     289 </span>            :          * Setup VC Payload Table on Tx Side,</a>
<a name="290"><span class="lineNum">     290 </span>            :          * Issue allocation change trigger</a>
<a name="291"><span class="lineNum">     291 </span>            :          * to commit payload on both tx and rx side</a>
<a name="292"><span class="lineNum">     292 </span>            :          */</a>
<a name="293"><span class="lineNum">     293 </span>            : </a>
<a name="294"><span class="lineNum">     294 </span>            :         /* we should clean-up table each time */</a>
<a name="295"><span class="lineNum">     295 </span>            : </a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :         if (table-&gt;stream_count &gt;= 1) {</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :                 fill_stream_allocation_row_info(</span></a>
<a name="298"><span class="lineNum">     298 </span>            :                         &amp;table-&gt;stream_allocations[0],</a>
<a name="299"><span class="lineNum">     299 </span>            :                         &amp;src,</a>
<a name="300"><span class="lineNum">     300 </span>            :                         &amp;slots);</a>
<a name="301"><span class="lineNum">     301 </span>            :         } else {</a>
<a name="302"><span class="lineNum">     302 </span>            :                 src = 0;</a>
<a name="303"><span class="lineNum">     303 </span>            :                 slots = 0;</a>
<a name="304"><span class="lineNum">     304 </span>            :         }</a>
<a name="305"><span class="lineNum">     305 </span>            : </a>
<a name="306"><span class="lineNum">     306 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(DP_DPHY_SYM32_SAT_VC0,</span></a>
<a name="307"><span class="lineNum">     307 </span>            :                         SAT_STREAM_SOURCE, src,</a>
<a name="308"><span class="lineNum">     308 </span>            :                         SAT_SLOT_COUNT, slots);</a>
<a name="309"><span class="lineNum">     309 </span>            : </a>
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 :         if (table-&gt;stream_count &gt;= 2) {</span></a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 :                 fill_stream_allocation_row_info(</span></a>
<a name="312"><span class="lineNum">     312 </span>            :                         &amp;table-&gt;stream_allocations[1],</a>
<a name="313"><span class="lineNum">     313 </span>            :                         &amp;src,</a>
<a name="314"><span class="lineNum">     314 </span>            :                         &amp;slots);</a>
<a name="315"><span class="lineNum">     315 </span>            :         } else {</a>
<a name="316"><span class="lineNum">     316 </span>            :                 src = 0;</a>
<a name="317"><span class="lineNum">     317 </span>            :                 slots = 0;</a>
<a name="318"><span class="lineNum">     318 </span>            :         }</a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(DP_DPHY_SYM32_SAT_VC1,</span></a>
<a name="321"><span class="lineNum">     321 </span>            :                         SAT_STREAM_SOURCE, src,</a>
<a name="322"><span class="lineNum">     322 </span>            :                         SAT_SLOT_COUNT, slots);</a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span><span class="lineNoCov">          0 :         if (table-&gt;stream_count &gt;= 3) {</span></a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 :                 fill_stream_allocation_row_info(</span></a>
<a name="326"><span class="lineNum">     326 </span>            :                         &amp;table-&gt;stream_allocations[2],</a>
<a name="327"><span class="lineNum">     327 </span>            :                         &amp;src,</a>
<a name="328"><span class="lineNum">     328 </span>            :                         &amp;slots);</a>
<a name="329"><span class="lineNum">     329 </span>            :         } else {</a>
<a name="330"><span class="lineNum">     330 </span>            :                 src = 0;</a>
<a name="331"><span class="lineNum">     331 </span>            :                 slots = 0;</a>
<a name="332"><span class="lineNum">     332 </span>            :         }</a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(DP_DPHY_SYM32_SAT_VC2,</span></a>
<a name="335"><span class="lineNum">     335 </span>            :                         SAT_STREAM_SOURCE, src,</a>
<a name="336"><span class="lineNum">     336 </span>            :                         SAT_SLOT_COUNT, slots);</a>
<a name="337"><span class="lineNum">     337 </span>            : </a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :         if (table-&gt;stream_count &gt;= 4) {</span></a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 :                 fill_stream_allocation_row_info(</span></a>
<a name="340"><span class="lineNum">     340 </span>            :                         &amp;table-&gt;stream_allocations[3],</a>
<a name="341"><span class="lineNum">     341 </span>            :                         &amp;src,</a>
<a name="342"><span class="lineNum">     342 </span>            :                         &amp;slots);</a>
<a name="343"><span class="lineNum">     343 </span>            :         } else {</a>
<a name="344"><span class="lineNum">     344 </span>            :                 src = 0;</a>
<a name="345"><span class="lineNum">     345 </span>            :                 slots = 0;</a>
<a name="346"><span class="lineNum">     346 </span>            :         }</a>
<a name="347"><span class="lineNum">     347 </span>            : </a>
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 :         REG_UPDATE_2(DP_DPHY_SYM32_SAT_VC3,</span></a>
<a name="349"><span class="lineNum">     349 </span>            :                         SAT_STREAM_SOURCE, src,</a>
<a name="350"><span class="lineNum">     350 </span>            :                         SAT_SLOT_COUNT, slots);</a>
<a name="351"><span class="lineNum">     351 </span>            : </a>
<a name="352"><span class="lineNum">     352 </span>            :         /* --- wait for transaction finish */</a>
<a name="353"><span class="lineNum">     353 </span>            : </a>
<a name="354"><span class="lineNum">     354 </span>            :         /* send allocation change trigger (ACT)</a>
<a name="355"><span class="lineNum">     355 </span>            :          * this step first sends the ACT,</a>
<a name="356"><span class="lineNum">     356 </span>            :          * then double buffers the SAT into the hardware</a>
<a name="357"><span class="lineNum">     357 </span>            :          * making the new allocation active on the DP MST mode link</a>
<a name="358"><span class="lineNum">     358 </span>            :          */</a>
<a name="359"><span class="lineNum">     359 </span>            : </a>
<a name="360"><span class="lineNum">     360 </span>            :         /* SAT_UPDATE:</a>
<a name="361"><span class="lineNum">     361 </span>            :          * 0 - No Action</a>
<a name="362"><span class="lineNum">     362 </span>            :          * 1 - Update SAT with trigger</a>
<a name="363"><span class="lineNum">     363 </span>            :          * 2 - Update SAT without trigger</a>
<a name="364"><span class="lineNum">     364 </span>            :          */</a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :         REG_UPDATE(DP_DPHY_SYM32_SAT_UPDATE,</span></a>
<a name="366"><span class="lineNum">     366 </span>            :                         SAT_UPDATE, 1);</a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span>            :         /* wait for update to complete</a>
<a name="369"><span class="lineNum">     369 </span>            :          * (i.e. SAT_UPDATE_PENDING field is set to 0)</a>
<a name="370"><span class="lineNum">     370 </span>            :          * No need for HW to enforce keepout.</a>
<a name="371"><span class="lineNum">     371 </span>            :          */</a>
<a name="372"><span class="lineNum">     372 </span>            :         /* Best case and worst case wait time for SAT_UPDATE_PENDING</a>
<a name="373"><span class="lineNum">     373 </span>            :          *   best: 109 us</a>
<a name="374"><span class="lineNum">     374 </span>            :          *   worst: 868 us</a>
<a name="375"><span class="lineNum">     375 </span>            :          */</a>
<a name="376"><span class="lineNum">     376 </span><span class="lineNoCov">          0 :         REG_WAIT(DP_DPHY_SYM32_STATUS,</span></a>
<a name="377"><span class="lineNum">     377 </span>            :                         SAT_UPDATE_PENDING, 0,</a>
<a name="378"><span class="lineNum">     378 </span>            :                         10, DP_SAT_UPDATE_MAX_RETRY);</a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 : }</span></a>
<a name="380"><span class="lineNum">     380 </span>            : </a>
<a name="381"><span class="lineNum">     381 </span><span class="lineNoCov">          0 : void dcn31_hpo_dp_link_enc_set_throttled_vcp_size(</span></a>
<a name="382"><span class="lineNum">     382 </span>            :                 struct hpo_dp_link_encoder *enc,</a>
<a name="383"><span class="lineNum">     383 </span>            :                 uint32_t stream_encoder_inst,</a>
<a name="384"><span class="lineNum">     384 </span>            :                 struct fixed31_32 avg_time_slots_per_mtp)</a>
<a name="385"><span class="lineNum">     385 </span>            : {</a>
<a name="386"><span class="lineNum">     386 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_link_encoder *enc3 = DCN3_1_HPO_DP_LINK_ENC_FROM_HPO_LINK_ENC(enc);</span></a>
<a name="387"><span class="lineNum">     387 </span><span class="lineNoCov">          0 :         uint32_t x = dc_fixpt_floor(</span></a>
<a name="388"><span class="lineNum">     388 </span>            :                 avg_time_slots_per_mtp);</a>
<a name="389"><span class="lineNum">     389 </span><span class="lineNoCov">          0 :         uint32_t y = dc_fixpt_ceil(</span></a>
<a name="390"><span class="lineNum">     390 </span>            :                 dc_fixpt_shl(</a>
<a name="391"><span class="lineNum">     391 </span>            :                         dc_fixpt_sub_int(</a>
<a name="392"><span class="lineNum">     392 </span>            :                                 avg_time_slots_per_mtp,</a>
<a name="393"><span class="lineNum">     393 </span>            :                                 x),</a>
<a name="394"><span class="lineNum">     394 </span>            :                         25));</a>
<a name="395"><span class="lineNum">     395 </span>            : </a>
<a name="396"><span class="lineNum">     396 </span><span class="lineNoCov">          0 :         switch (stream_encoder_inst) {</span></a>
<a name="397"><span class="lineNum">     397 </span>            :         case 0:</a>
<a name="398"><span class="lineNum">     398 </span><span class="lineNoCov">          0 :                 REG_SET_2(DP_DPHY_SYM32_VC_RATE_CNTL0, 0,</span></a>
<a name="399"><span class="lineNum">     399 </span>            :                                 STREAM_VC_RATE_X, x,</a>
<a name="400"><span class="lineNum">     400 </span>            :                                 STREAM_VC_RATE_Y, y);</a>
<a name="401"><span class="lineNum">     401 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="402"><span class="lineNum">     402 </span>            :         case 1:</a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :                 REG_SET_2(DP_DPHY_SYM32_VC_RATE_CNTL1, 0,</span></a>
<a name="404"><span class="lineNum">     404 </span>            :                                 STREAM_VC_RATE_X, x,</a>
<a name="405"><span class="lineNum">     405 </span>            :                                 STREAM_VC_RATE_Y, y);</a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="407"><span class="lineNum">     407 </span>            :         case 2:</a>
<a name="408"><span class="lineNum">     408 </span><span class="lineNoCov">          0 :                 REG_SET_2(DP_DPHY_SYM32_VC_RATE_CNTL2, 0,</span></a>
<a name="409"><span class="lineNum">     409 </span>            :                                 STREAM_VC_RATE_X, x,</a>
<a name="410"><span class="lineNum">     410 </span>            :                                 STREAM_VC_RATE_Y, y);</a>
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="412"><span class="lineNum">     412 </span>            :         case 3:</a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 REG_SET_2(DP_DPHY_SYM32_VC_RATE_CNTL3, 0,</span></a>
<a name="414"><span class="lineNum">     414 </span>            :                                 STREAM_VC_RATE_X, x,</a>
<a name="415"><span class="lineNum">     415 </span>            :                                 STREAM_VC_RATE_Y, y);</a>
<a name="416"><span class="lineNum">     416 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="417"><span class="lineNum">     417 </span>            :         default:</a>
<a name="418"><span class="lineNum">     418 </span><span class="lineNoCov">          0 :                 ASSERT(0);</span></a>
<a name="419"><span class="lineNum">     419 </span>            :         }</a>
<a name="420"><span class="lineNum">     420 </span>            : </a>
<a name="421"><span class="lineNum">     421 </span>            :         /* Best case and worst case wait time for RATE_UPDATE_PENDING</a>
<a name="422"><span class="lineNum">     422 </span>            :          *   best: 116 ns</a>
<a name="423"><span class="lineNum">     423 </span>            :          *   worst: 903 ns</a>
<a name="424"><span class="lineNum">     424 </span>            :          */</a>
<a name="425"><span class="lineNum">     425 </span>            :         /* wait for update to be completed on the link */</a>
<a name="426"><span class="lineNum">     426 </span><span class="lineNoCov">          0 :         REG_WAIT(DP_DPHY_SYM32_STATUS,</span></a>
<a name="427"><span class="lineNum">     427 </span>            :                         RATE_UPDATE_PENDING, 0,</a>
<a name="428"><span class="lineNum">     428 </span>            :                         1, 10);</a>
<a name="429"><span class="lineNum">     429 </span><span class="lineNoCov">          0 : }</span></a>
<a name="430"><span class="lineNum">     430 </span>            : </a>
<a name="431"><span class="lineNum">     431 </span><span class="lineNoCov">          0 : static bool dcn31_hpo_dp_link_enc_is_in_alt_mode(</span></a>
<a name="432"><span class="lineNum">     432 </span>            :                 struct hpo_dp_link_encoder *enc)</a>
<a name="433"><span class="lineNum">     433 </span>            : {</a>
<a name="434"><span class="lineNum">     434 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_link_encoder *enc3 = DCN3_1_HPO_DP_LINK_ENC_FROM_HPO_LINK_ENC(enc);</span></a>
<a name="435"><span class="lineNum">     435 </span><span class="lineNoCov">          0 :         uint32_t dp_alt_mode_disable = 0;</span></a>
<a name="436"><span class="lineNum">     436 </span>            : </a>
<a name="437"><span class="lineNum">     437 </span><span class="lineNoCov">          0 :         ASSERT((enc-&gt;transmitter &gt;= TRANSMITTER_UNIPHY_A) &amp;&amp; (enc-&gt;transmitter &lt;= TRANSMITTER_UNIPHY_E));</span></a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span>            :         /* if value == 1 alt mode is disabled, otherwise it is enabled */</a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :         REG_GET(RDPCSTX_PHY_CNTL6[enc-&gt;transmitter], RDPCS_PHY_DPALT_DISABLE, &amp;dp_alt_mode_disable);</span></a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 :         return (dp_alt_mode_disable == 0);</span></a>
<a name="442"><span class="lineNum">     442 </span>            : }</a>
<a name="443"><span class="lineNum">     443 </span>            : </a>
<a name="444"><span class="lineNum">     444 </span><span class="lineNoCov">          0 : void dcn31_hpo_dp_link_enc_read_state(</span></a>
<a name="445"><span class="lineNum">     445 </span>            :                 struct hpo_dp_link_encoder *enc,</a>
<a name="446"><span class="lineNum">     446 </span>            :                 struct hpo_dp_link_enc_state *state)</a>
<a name="447"><span class="lineNum">     447 </span>            : {</a>
<a name="448"><span class="lineNum">     448 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_link_encoder *enc3 = DCN3_1_HPO_DP_LINK_ENC_FROM_HPO_LINK_ENC(enc);</span></a>
<a name="449"><span class="lineNum">     449 </span>            : </a>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 :         ASSERT(state);</span></a>
<a name="451"><span class="lineNum">     451 </span>            : </a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 :         REG_GET(DP_DPHY_SYM32_STATUS,</span></a>
<a name="453"><span class="lineNum">     453 </span>            :                         STATUS, &amp;state-&gt;link_enc_enabled);</a>
<a name="454"><span class="lineNum">     454 </span><span class="lineNoCov">          0 :         REG_GET(DP_DPHY_SYM32_CONTROL,</span></a>
<a name="455"><span class="lineNum">     455 </span>            :                         NUM_LANES, &amp;state-&gt;lane_count);</a>
<a name="456"><span class="lineNum">     456 </span><span class="lineNoCov">          0 :         REG_GET(DP_DPHY_SYM32_CONTROL,</span></a>
<a name="457"><span class="lineNum">     457 </span>            :                         MODE, (uint32_t *)&amp;state-&gt;link_mode);</a>
<a name="458"><span class="lineNum">     458 </span>            : </a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 :         REG_GET_2(DP_DPHY_SYM32_SAT_VC0,</span></a>
<a name="460"><span class="lineNum">     460 </span>            :                         SAT_STREAM_SOURCE, &amp;state-&gt;stream_src[0],</a>
<a name="461"><span class="lineNum">     461 </span>            :                         SAT_SLOT_COUNT, &amp;state-&gt;slot_count[0]);</a>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 :         REG_GET_2(DP_DPHY_SYM32_SAT_VC1,</span></a>
<a name="463"><span class="lineNum">     463 </span>            :                         SAT_STREAM_SOURCE, &amp;state-&gt;stream_src[1],</a>
<a name="464"><span class="lineNum">     464 </span>            :                         SAT_SLOT_COUNT, &amp;state-&gt;slot_count[1]);</a>
<a name="465"><span class="lineNum">     465 </span><span class="lineNoCov">          0 :         REG_GET_2(DP_DPHY_SYM32_SAT_VC2,</span></a>
<a name="466"><span class="lineNum">     466 </span>            :                         SAT_STREAM_SOURCE, &amp;state-&gt;stream_src[2],</a>
<a name="467"><span class="lineNum">     467 </span>            :                         SAT_SLOT_COUNT, &amp;state-&gt;slot_count[2]);</a>
<a name="468"><span class="lineNum">     468 </span><span class="lineNoCov">          0 :         REG_GET_2(DP_DPHY_SYM32_SAT_VC3,</span></a>
<a name="469"><span class="lineNum">     469 </span>            :                         SAT_STREAM_SOURCE, &amp;state-&gt;stream_src[3],</a>
<a name="470"><span class="lineNum">     470 </span>            :                         SAT_SLOT_COUNT, &amp;state-&gt;slot_count[3]);</a>
<a name="471"><span class="lineNum">     471 </span>            : </a>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :         REG_GET_2(DP_DPHY_SYM32_VC_RATE_CNTL0,</span></a>
<a name="473"><span class="lineNum">     473 </span>            :                         STREAM_VC_RATE_X, &amp;state-&gt;vc_rate_x[0],</a>
<a name="474"><span class="lineNum">     474 </span>            :                         STREAM_VC_RATE_Y, &amp;state-&gt;vc_rate_y[0]);</a>
<a name="475"><span class="lineNum">     475 </span><span class="lineNoCov">          0 :         REG_GET_2(DP_DPHY_SYM32_VC_RATE_CNTL1,</span></a>
<a name="476"><span class="lineNum">     476 </span>            :                         STREAM_VC_RATE_X, &amp;state-&gt;vc_rate_x[1],</a>
<a name="477"><span class="lineNum">     477 </span>            :                         STREAM_VC_RATE_Y, &amp;state-&gt;vc_rate_y[1]);</a>
<a name="478"><span class="lineNum">     478 </span><span class="lineNoCov">          0 :         REG_GET_2(DP_DPHY_SYM32_VC_RATE_CNTL2,</span></a>
<a name="479"><span class="lineNum">     479 </span>            :                         STREAM_VC_RATE_X, &amp;state-&gt;vc_rate_x[2],</a>
<a name="480"><span class="lineNum">     480 </span>            :                         STREAM_VC_RATE_Y, &amp;state-&gt;vc_rate_y[2]);</a>
<a name="481"><span class="lineNum">     481 </span><span class="lineNoCov">          0 :         REG_GET_2(DP_DPHY_SYM32_VC_RATE_CNTL3,</span></a>
<a name="482"><span class="lineNum">     482 </span>            :                         STREAM_VC_RATE_X, &amp;state-&gt;vc_rate_x[3],</a>
<a name="483"><span class="lineNum">     483 </span>            :                         STREAM_VC_RATE_Y, &amp;state-&gt;vc_rate_y[3]);</a>
<a name="484"><span class="lineNum">     484 </span><span class="lineNoCov">          0 : }</span></a>
<a name="485"><span class="lineNum">     485 </span>            : </a>
<a name="486"><span class="lineNum">     486 </span>            : static enum bp_result link_transmitter_control(</a>
<a name="487"><span class="lineNum">     487 </span>            :         struct dcn31_hpo_dp_link_encoder *enc3,</a>
<a name="488"><span class="lineNum">     488 </span>            :         struct bp_transmitter_control *cntl)</a>
<a name="489"><span class="lineNum">     489 </span>            : {</a>
<a name="490"><span class="lineNum">     490 </span>            :         enum bp_result result;</a>
<a name="491"><span class="lineNum">     491 </span><span class="lineNoCov">          0 :         struct dc_bios *bp = enc3-&gt;base.ctx-&gt;dc_bios;</span></a>
<a name="492"><span class="lineNum">     492 </span>            : </a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :         result = bp-&gt;funcs-&gt;transmitter_control(bp, cntl);</span></a>
<a name="494"><span class="lineNum">     494 </span>            : </a>
<a name="495"><span class="lineNum">     495 </span>            :         return result;</a>
<a name="496"><span class="lineNum">     496 </span>            : }</a>
<a name="497"><span class="lineNum">     497 </span>            : </a>
<a name="498"><span class="lineNum">     498 </span>            : /* enables DP PHY output for 128b132b encoding */</a>
<a name="499"><span class="lineNum">     499 </span><span class="lineNoCov">          0 : void dcn31_hpo_dp_link_enc_enable_dp_output(</span></a>
<a name="500"><span class="lineNum">     500 </span>            :         struct hpo_dp_link_encoder *enc,</a>
<a name="501"><span class="lineNum">     501 </span>            :         const struct dc_link_settings *link_settings,</a>
<a name="502"><span class="lineNum">     502 </span>            :         enum transmitter transmitter,</a>
<a name="503"><span class="lineNum">     503 </span>            :         enum hpd_source_id hpd_source)</a>
<a name="504"><span class="lineNum">     504 </span>            : {</a>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_link_encoder *enc3 = DCN3_1_HPO_DP_LINK_ENC_FROM_HPO_LINK_ENC(enc);</span></a>
<a name="506"><span class="lineNum">     506 </span><span class="lineNoCov">          0 :         struct bp_transmitter_control cntl = { 0 };</span></a>
<a name="507"><span class="lineNum">     507 </span>            :         enum bp_result result;</a>
<a name="508"><span class="lineNum">     508 </span>            : </a>
<a name="509"><span class="lineNum">     509 </span>            :         /* Set the transmitter */</a>
<a name="510"><span class="lineNum">     510 </span><span class="lineNoCov">          0 :         enc3-&gt;base.transmitter = transmitter;</span></a>
<a name="511"><span class="lineNum">     511 </span>            : </a>
<a name="512"><span class="lineNum">     512 </span>            :         /* Set the hpd source */</a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 :         enc3-&gt;base.hpd_source = hpd_source;</span></a>
<a name="514"><span class="lineNum">     514 </span>            : </a>
<a name="515"><span class="lineNum">     515 </span>            :         /* Enable the PHY */</a>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :         cntl.action = TRANSMITTER_CONTROL_ENABLE;</span></a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :         cntl.engine_id = ENGINE_ID_UNKNOWN;</span></a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :         cntl.transmitter = enc3-&gt;base.transmitter;</span></a>
<a name="519"><span class="lineNum">     519 </span>            :         //cntl.pll_id = clock_source;</a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :         cntl.signal = SIGNAL_TYPE_DISPLAY_PORT_MST;</span></a>
<a name="521"><span class="lineNum">     521 </span><span class="lineNoCov">          0 :         cntl.lanes_number = link_settings-&gt;lane_count;</span></a>
<a name="522"><span class="lineNum">     522 </span><span class="lineNoCov">          0 :         cntl.hpd_sel = enc3-&gt;base.hpd_source;</span></a>
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 :         cntl.pixel_clock = link_settings-&gt;link_rate * 1000;</span></a>
<a name="524"><span class="lineNum">     524 </span>            :         cntl.color_depth = COLOR_DEPTH_UNDEFINED;</a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 :         cntl.hpo_engine_id = enc-&gt;inst + ENGINE_ID_HPO_DP_0;</span></a>
<a name="526"><span class="lineNum">     526 </span>            : </a>
<a name="527"><span class="lineNum">     527 </span><span class="lineNoCov">          0 :         result = link_transmitter_control(enc3, &amp;cntl);</span></a>
<a name="528"><span class="lineNum">     528 </span>            : </a>
<a name="529"><span class="lineNum">     529 </span><span class="lineNoCov">          0 :         if (result != BP_RESULT_OK) {</span></a>
<a name="530"><span class="lineNum">     530 </span><span class="lineNoCov">          0 :                 DC_LOG_ERROR(&quot;%s: Failed to execute VBIOS command table!\n&quot;,</span></a>
<a name="531"><span class="lineNum">     531 </span>            :                         __func__);</a>
<a name="532"><span class="lineNum">     532 </span><span class="lineNoCov">          0 :                 BREAK_TO_DEBUGGER();</span></a>
<a name="533"><span class="lineNum">     533 </span>            :         }</a>
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 : }</span></a>
<a name="535"><span class="lineNum">     535 </span>            : </a>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 : void dcn31_hpo_dp_link_enc_disable_output(</span></a>
<a name="537"><span class="lineNum">     537 </span>            :         struct hpo_dp_link_encoder *enc,</a>
<a name="538"><span class="lineNum">     538 </span>            :         enum signal_type signal)</a>
<a name="539"><span class="lineNum">     539 </span>            : {</a>
<a name="540"><span class="lineNum">     540 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_link_encoder *enc3 = DCN3_1_HPO_DP_LINK_ENC_FROM_HPO_LINK_ENC(enc);</span></a>
<a name="541"><span class="lineNum">     541 </span><span class="lineNoCov">          0 :         struct bp_transmitter_control cntl = { 0 };</span></a>
<a name="542"><span class="lineNum">     542 </span>            :         enum bp_result result;</a>
<a name="543"><span class="lineNum">     543 </span>            : </a>
<a name="544"><span class="lineNum">     544 </span>            :         /* disable transmitter */</a>
<a name="545"><span class="lineNum">     545 </span>            :         cntl.action = TRANSMITTER_CONTROL_DISABLE;</a>
<a name="546"><span class="lineNum">     546 </span><span class="lineNoCov">          0 :         cntl.transmitter = enc3-&gt;base.transmitter;</span></a>
<a name="547"><span class="lineNum">     547 </span><span class="lineNoCov">          0 :         cntl.hpd_sel = enc3-&gt;base.hpd_source;</span></a>
<a name="548"><span class="lineNum">     548 </span><span class="lineNoCov">          0 :         cntl.signal = signal;</span></a>
<a name="549"><span class="lineNum">     549 </span>            : </a>
<a name="550"><span class="lineNum">     550 </span><span class="lineNoCov">          0 :         result = link_transmitter_control(enc3, &amp;cntl);</span></a>
<a name="551"><span class="lineNum">     551 </span>            : </a>
<a name="552"><span class="lineNum">     552 </span><span class="lineNoCov">          0 :         if (result != BP_RESULT_OK) {</span></a>
<a name="553"><span class="lineNum">     553 </span><span class="lineNoCov">          0 :                 DC_LOG_ERROR(&quot;%s: Failed to execute VBIOS command table!\n&quot;,</span></a>
<a name="554"><span class="lineNum">     554 </span>            :                         __func__);</a>
<a name="555"><span class="lineNum">     555 </span><span class="lineNoCov">          0 :                 BREAK_TO_DEBUGGER();</span></a>
<a name="556"><span class="lineNum">     556 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="557"><span class="lineNum">     557 </span>            :         }</a>
<a name="558"><span class="lineNum">     558 </span>            : </a>
<a name="559"><span class="lineNum">     559 </span>            :         /* disable encoder */</a>
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 :         dcn31_hpo_dp_link_enc_disable(enc);</span></a>
<a name="561"><span class="lineNum">     561 </span>            : }</a>
<a name="562"><span class="lineNum">     562 </span>            : </a>
<a name="563"><span class="lineNum">     563 </span><span class="lineNoCov">          0 : void dcn31_hpo_dp_link_enc_set_ffe(</span></a>
<a name="564"><span class="lineNum">     564 </span>            :         struct hpo_dp_link_encoder *enc,</a>
<a name="565"><span class="lineNum">     565 </span>            :         const struct dc_link_settings *link_settings,</a>
<a name="566"><span class="lineNum">     566 </span>            :         uint8_t ffe_preset)</a>
<a name="567"><span class="lineNum">     567 </span>            : {</a>
<a name="568"><span class="lineNum">     568 </span><span class="lineNoCov">          0 :         struct dcn31_hpo_dp_link_encoder *enc3 = DCN3_1_HPO_DP_LINK_ENC_FROM_HPO_LINK_ENC(enc);</span></a>
<a name="569"><span class="lineNum">     569 </span><span class="lineNoCov">          0 :         struct bp_transmitter_control cntl = { 0 };</span></a>
<a name="570"><span class="lineNum">     570 </span>            :         enum bp_result result;</a>
<a name="571"><span class="lineNum">     571 </span>            : </a>
<a name="572"><span class="lineNum">     572 </span>            :         /* disable transmitter */</a>
<a name="573"><span class="lineNum">     573 </span><span class="lineNoCov">          0 :         cntl.transmitter = enc3-&gt;base.transmitter;</span></a>
<a name="574"><span class="lineNum">     574 </span><span class="lineNoCov">          0 :         cntl.action = TRANSMITTER_CONTROL_SET_VOLTAGE_AND_PREEMPASIS;</span></a>
<a name="575"><span class="lineNum">     575 </span><span class="lineNoCov">          0 :         cntl.signal = SIGNAL_TYPE_DISPLAY_PORT_MST;</span></a>
<a name="576"><span class="lineNum">     576 </span><span class="lineNoCov">          0 :         cntl.lanes_number = link_settings-&gt;lane_count;</span></a>
<a name="577"><span class="lineNum">     577 </span><span class="lineNoCov">          0 :         cntl.pixel_clock = link_settings-&gt;link_rate * 1000;</span></a>
<a name="578"><span class="lineNum">     578 </span><span class="lineNoCov">          0 :         cntl.lane_settings = ffe_preset;</span></a>
<a name="579"><span class="lineNum">     579 </span>            : </a>
<a name="580"><span class="lineNum">     580 </span><span class="lineNoCov">          0 :         result = link_transmitter_control(enc3, &amp;cntl);</span></a>
<a name="581"><span class="lineNum">     581 </span>            : </a>
<a name="582"><span class="lineNum">     582 </span><span class="lineNoCov">          0 :         if (result != BP_RESULT_OK) {</span></a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 :                 DC_LOG_ERROR(&quot;%s: Failed to execute VBIOS command table!\n&quot;,</span></a>
<a name="584"><span class="lineNum">     584 </span>            :                         __func__);</a>
<a name="585"><span class="lineNum">     585 </span><span class="lineNoCov">          0 :                 BREAK_TO_DEBUGGER();</span></a>
<a name="586"><span class="lineNum">     586 </span><span class="lineNoCov">          0 :                 return;</span></a>
<a name="587"><span class="lineNum">     587 </span>            :         }</a>
<a name="588"><span class="lineNum">     588 </span>            : }</a>
<a name="589"><span class="lineNum">     589 </span>            : </a>
<a name="590"><span class="lineNum">     590 </span>            : static struct hpo_dp_link_encoder_funcs dcn31_hpo_dp_link_encoder_funcs = {</a>
<a name="591"><span class="lineNum">     591 </span>            :         .enable_link_phy = dcn31_hpo_dp_link_enc_enable_dp_output,</a>
<a name="592"><span class="lineNum">     592 </span>            :         .disable_link_phy = dcn31_hpo_dp_link_enc_disable_output,</a>
<a name="593"><span class="lineNum">     593 </span>            :         .link_enable = dcn31_hpo_dp_link_enc_enable,</a>
<a name="594"><span class="lineNum">     594 </span>            :         .link_disable = dcn31_hpo_dp_link_enc_disable,</a>
<a name="595"><span class="lineNum">     595 </span>            :         .set_link_test_pattern = dcn31_hpo_dp_link_enc_set_link_test_pattern,</a>
<a name="596"><span class="lineNum">     596 </span>            :         .update_stream_allocation_table = dcn31_hpo_dp_link_enc_update_stream_allocation_table,</a>
<a name="597"><span class="lineNum">     597 </span>            :         .set_throttled_vcp_size = dcn31_hpo_dp_link_enc_set_throttled_vcp_size,</a>
<a name="598"><span class="lineNum">     598 </span>            :         .is_in_alt_mode = dcn31_hpo_dp_link_enc_is_in_alt_mode,</a>
<a name="599"><span class="lineNum">     599 </span>            :         .read_state = dcn31_hpo_dp_link_enc_read_state,</a>
<a name="600"><span class="lineNum">     600 </span>            :         .set_ffe = dcn31_hpo_dp_link_enc_set_ffe,</a>
<a name="601"><span class="lineNum">     601 </span>            : };</a>
<a name="602"><span class="lineNum">     602 </span>            : </a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 : void hpo_dp_link_encoder31_construct(struct dcn31_hpo_dp_link_encoder *enc31,</span></a>
<a name="604"><span class="lineNum">     604 </span>            :                 struct dc_context *ctx,</a>
<a name="605"><span class="lineNum">     605 </span>            :                 uint32_t inst,</a>
<a name="606"><span class="lineNum">     606 </span>            :                 const struct dcn31_hpo_dp_link_encoder_registers *hpo_le_regs,</a>
<a name="607"><span class="lineNum">     607 </span>            :                 const struct dcn31_hpo_dp_link_encoder_shift *hpo_le_shift,</a>
<a name="608"><span class="lineNum">     608 </span>            :                 const struct dcn31_hpo_dp_link_encoder_mask *hpo_le_mask)</a>
<a name="609"><span class="lineNum">     609 </span>            : {</a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :         enc31-&gt;base.ctx = ctx;</span></a>
<a name="611"><span class="lineNum">     611 </span>            : </a>
<a name="612"><span class="lineNum">     612 </span><span class="lineNoCov">          0 :         enc31-&gt;base.inst = inst;</span></a>
<a name="613"><span class="lineNum">     613 </span><span class="lineNoCov">          0 :         enc31-&gt;base.funcs = &amp;dcn31_hpo_dp_link_encoder_funcs;</span></a>
<a name="614"><span class="lineNum">     614 </span><span class="lineNoCov">          0 :         enc31-&gt;base.hpd_source = HPD_SOURCEID_UNKNOWN;</span></a>
<a name="615"><span class="lineNum">     615 </span><span class="lineNoCov">          0 :         enc31-&gt;base.transmitter = TRANSMITTER_UNKNOWN;</span></a>
<a name="616"><span class="lineNum">     616 </span>            : </a>
<a name="617"><span class="lineNum">     617 </span><span class="lineNoCov">          0 :         enc31-&gt;regs = hpo_le_regs;</span></a>
<a name="618"><span class="lineNum">     618 </span><span class="lineNoCov">          0 :         enc31-&gt;hpo_le_shift = hpo_le_shift;</span></a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 :         enc31-&gt;hpo_le_mask = hpo_le_mask;</span></a>
<a name="620"><span class="lineNum">     620 </span><span class="lineNoCov">          0 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
