{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669878380831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669878380831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 10:06:20 2022 " "Processing started: Thu Dec 01 10:06:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669878380831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669878380831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off homework2 -c homework2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off homework2 -c homework2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669878380831 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1669878381149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "homework2.sv 1 1 " "Found 1 design units, including 1 entities, in source file homework2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 homework2 " "Found entity 1: homework2" {  } { { "homework2.sv" "" { Text "C:/altera/CSE4117_hamza_kavak_150118886_resul_akcakaya_150119663_ozan_yerli_150118064_hw2/homework2/homework2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669878381211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669878381211 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "homework2 " "Elaborating entity \"homework2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669878381243 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data homework2.sv(12) " "Verilog HDL or VHDL warning at homework2.sv(12): object \"data\" assigned a value but never read" {  } { { "homework2.sv" "" { Text "C:/altera/CSE4117_hamza_kavak_150118886_resul_akcakaya_150119663_ozan_yerli_150118064_hw2/homework2/homework2.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1669878381243 "|homework2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 homework2.sv(77) " "Verilog HDL assignment warning at homework2.sv(77): truncated value with size 32 to match size of target (16)" {  } { { "homework2.sv" "" { Text "C:/altera/CSE4117_hamza_kavak_150118886_resul_akcakaya_150119663_ozan_yerli_150118064_hw2/homework2/homework2.sv" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669878381243 "|homework2"}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegment.sv 1 1 " "Using design file sevensegment.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.sv" "" { Text "C:/altera/CSE4117_hamza_kavak_150118886_resul_akcakaya_150119663_ozan_yerli_150118064_hw2/homework2/sevensegment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669878381259 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1669878381259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:sevensegment_0 " "Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:sevensegment_0\"" {  } { { "homework2.sv" "sevensegment_0" { Text "C:/altera/CSE4117_hamza_kavak_150118886_resul_akcakaya_150119663_ozan_yerli_150118064_hw2/homework2/homework2.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669878381259 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sevensegment.sv(16) " "Verilog HDL assignment warning at sevensegment.sv(16): truncated value with size 32 to match size of target (2)" {  } { { "sevensegment.sv" "" { Text "C:/altera/CSE4117_hamza_kavak_150118886_resul_akcakaya_150119663_ozan_yerli_150118064_hw2/homework2/sevensegment.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669878381259 "|homework2|sevensegment:sevensegment_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sevensegment.sv(20) " "Verilog HDL assignment warning at sevensegment.sv(20): truncated value with size 32 to match size of target (26)" {  } { { "sevensegment.sv" "" { Text "C:/altera/CSE4117_hamza_kavak_150118886_resul_akcakaya_150119663_ozan_yerli_150118064_hw2/homework2/sevensegment.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669878381259 "|homework2|sevensegment:sevensegment_0"}
{ "Warning" "WSGN_SEARCH_FILE" "ctrl_keypad4x4.sv 1 1 " "Using design file ctrl_keypad4x4.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_keypad4x4 " "Found entity 1: ctrl_keypad4x4" {  } { { "ctrl_keypad4x4.sv" "" { Text "C:/altera/CSE4117_hamza_kavak_150118886_resul_akcakaya_150119663_ozan_yerli_150118064_hw2/homework2/ctrl_keypad4x4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669878381267 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1669878381267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_keypad4x4 ctrl_keypad4x4:ctrl_keypad4x4_0 " "Elaborating entity \"ctrl_keypad4x4\" for hierarchy \"ctrl_keypad4x4:ctrl_keypad4x4_0\"" {  } { { "homework2.sv" "ctrl_keypad4x4_0" { Text "C:/altera/CSE4117_hamza_kavak_150118886_resul_akcakaya_150119663_ozan_yerli_150118064_hw2/homework2/homework2.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669878381267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ctrl_keypad4x4.sv(71) " "Verilog HDL assignment warning at ctrl_keypad4x4.sv(71): truncated value with size 32 to match size of target (24)" {  } { { "ctrl_keypad4x4.sv" "" { Text "C:/altera/CSE4117_hamza_kavak_150118886_resul_akcakaya_150119663_ozan_yerli_150118064_hw2/homework2/ctrl_keypad4x4.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1669878381267 "|homework2|ctrl_keypad4x4:ctrl_keypad4x4_0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1669878381869 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1669878382021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669878382141 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669878382141 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "389 " "Implemented 389 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669878382205 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669878382205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "366 " "Implemented 366 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669878382205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669878382205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669878382229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 10:06:22 2022 " "Processing ended: Thu Dec 01 10:06:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669878382229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669878382229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669878382229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669878382229 ""}
