# Compile of byteCounter.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of CRC_Helper.vhd was successful.
# Compile of CRC32_Pkg.vhd was successful.
# Compile of CRCreceiver.vhd was successful.
# Compile of CRCTopLevel.vhd was successful.
# Compile of CRCtransmitter.vhd was successful.
# Compile of Demux1To2.vhd was successful.
# Compile of FSM_Pengontrol.vhd was successful.
# Compile of LUT_1.vhd was successful.
# Compile of LUT_2.vhd was successful.
# Compile of LUT_3.vhd was successful.
# Compile of LUT_4.vhd was successful.
# Compile of LUT_Prev.vhd was successful.
# Compile of mux2to1_8bit.vhd was successful.
# Compile of mux2to1_32bit.vhd was successful.
# Compile of Register32BitPIPO.vhd was successful.
# Compile of Register32BitSIPO.vhd was successful.
# Compile of TestBench_corrupt.vhd was successful.
# Compile of TestBench_valid.vhd was successful.
# Compile of TopLevel_CRC.vhd was successful.
# Compile of UpCounter.vhd was successful.
# 22 compiles, 0 failed with no errors.
# Load canceled
vsim -gui work.toplevel_crc
# vsim -gui work.toplevel_crc 
# Start time: 23:45:54 on Dec 27,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.toplevel_crc(behavioral)
# ** Warning: (vsim-3473) Component instance "UART_INST : uart" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_crc File: C:/Users/budime1/Documents/GitHub/Implementasi-VHDL-CRC/TopLevel_CRC.vhd
# Loading work.crctransmitter(rtl)
# Loading work.register32bitsipo(behavioral)
# Loading work.crc_controller(behavioral)
# Loading work.lut_1(behavioral)
# Loading work.lut_2(behavioral)
# Loading work.lut_3(behavioral)
# Loading work.lut_4(behavioral)
# Loading work.lut_prev(behavioral)
# Loading work.register32bitpipo(rtl)
# Loading work.bytecounter(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.comparator(bhv)
# Loading work.crcreceiver(rtl)
add wave -position insertpoint sim:/toplevel_crc/*
force -freeze sim:/toplevel_crc/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/toplevel_crc/reset 0 0
force -freeze sim:/toplevel_crc/btn_tick 0 0
force -freeze sim:/toplevel_crc/uart_rx 1 0
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3473) Component instance "UART_INST : uart" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_crc File: C:/Users/budime1/Documents/GitHub/Implementasi-VHDL-CRC/TopLevel_CRC.vhd
vsim -gui work.toplevel_crc
# End time: 23:51:53 on Dec 27,2025, Elapsed time: 0:05:59
# Errors: 0, Warnings: 2
# vsim -gui work.toplevel_crc 
# Start time: 23:51:53 on Dec 27,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.toplevel_crc(behavioral)
# ** Warning: (vsim-3473) Component instance "UART_INST : uart" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /toplevel_crc File: C:/Users/budime1/Documents/GitHub/Implementasi-VHDL-CRC/TopLevel_CRC.vhd
# Loading work.crctransmitter(rtl)
# Loading work.register32bitsipo(behavioral)
# Loading work.crc_controller(behavioral)
# Loading work.lut_1(behavioral)
# Loading work.lut_2(behavioral)
# Loading work.lut_3(behavioral)
# Loading work.lut_4(behavioral)
# Loading work.lut_prev(behavioral)
# Loading work.register32bitpipo(rtl)
# Loading work.bytecounter(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.comparator(bhv)
# Loading work.crcreceiver(rtl)
add wave -position insertpoint sim:/toplevel_crc/*
