(self.webpackChunk_N_E=self.webpackChunk_N_E||[]).push([[119],{9222:function(s,i,e){(window.__NEXT_P=window.__NEXT_P||[]).push(["/Projects/FPGA",function(){return e(7063)}])},7063:function(s,i,e){"use strict";e.r(i);var n=e(5893),r=e(9008),t=e.n(r);i.default=function(){return(0,n.jsxs)(n.Fragment,{children:[(0,n.jsxs)(t(),{children:[(0,n.jsx)("title",{children:"FPGA"}),(0,n.jsx)("meta",{name:"viewport"})]}),(0,n.jsx)("header",{children:(0,n.jsxs)("div",{class:"content",children:[(0,n.jsx)("a",{href:"/",class:"logo",children:(0,n.jsx)("img",{src:"/Images/Home-Icon.png",height:"20"})}),(0,n.jsx)("nav",{class:"desktop",children:(0,n.jsx)("a",{href:"#Motion Estimator",children:"Motion Estimator"})}),(0,n.jsx)("nav",{class:"mobile",children:(0,n.jsx)("a",{href:"#Motion Estimator",children:"Motion Estimator"})})]})}),(0,n.jsx)("div",{class:"main-content",children:(0,n.jsxs)("div",{id:"projects-section",children:[(0,n.jsx)("div",{class:"content center",children:(0,n.jsx)("h1",{children:"FPGA Projects"})}),(0,n.jsxs)("div",{id:"Motion Estimator",class:"project",children:[(0,n.jsx)("h2",{children:"Motion Estimator"}),(0,n.jsxs)("div",{class:"images-container",children:[(0,n.jsx)("div",{class:"image-container",children:(0,n.jsx)("img",{src:"/Images/FPGA-Ex.jpg"})}),(0,n.jsx)("div",{class:"image-container",children:(0,n.jsx)("img",{src:"/Images/FPGA-WAV.jpg"})}),(0,n.jsx)("div",{class:"image-container",children:(0,n.jsx)("img",{src:"/Images/FPGA-Graph.jpg"})})]}),(0,n.jsx)("div",{class:"images-container",children:(0,n.jsx)("div",{class:"image-container",children:(0,n.jsx)("p",{children:"Before initiating the physical design process of our Motion Estimator ASIC, we will first emulate the Verilog Code we wrote on an FPGA as FPGA's can easily be reprogrammed as opposed to an ASIC which we would have to dispose of and remanufacture. This will drastically reduce the consequences should there be an error in our design."})})}),(0,n.jsxs)("div",{class:"center",children:[(0,n.jsxs)("h3",{children:["Click ",(0,n.jsx)("a",{href:"./IC",children:"here"})," to go to ASIC Implementation of Motion Estimator"]}),(0,n.jsxs)("div",{class:"images-container",children:[(0,n.jsx)("div",{class:"image-container"}),(0,n.jsxs)("div",{class:"image-container",children:[(0,n.jsx)("h3",{children:"Motion Estimator FPGA Design Files"}),(0,n.jsx)("p",{children:(0,n.jsx)("a",{href:"/src/FPGA/Motion_Estimator/MotionEstimator.v",children:"MotionEstimator.v"})}),(0,n.jsx)("p",{children:(0,n.jsx)("a",{href:"/src/FPGA/Motion_Estimator/pin_ip.v",children:"pin_ip.v"})}),(0,n.jsx)("p",{children:(0,n.jsx)("a",{href:"/src/FPGA/Motion_Estimator/top.v",children:"top.v"})})]}),(0,n.jsx)("div",{class:"image-container"})]})]})]})]})})]})}},9008:function(s,i,e){s.exports=e(3121)}},function(s){s.O(0,[774,888,179],function(){return s(s.s=9222)}),_N_E=s.O()}]);