# ðŸ”¢ Full Adder Design in Verilog (Using Half Adders)

A clean and hierarchical **Full Adder** implementation in **Verilog HDL**, built by instantiating **two Half Adders** and an OR gate.  
This repository demonstrates the **complete digital design flow** from RTL coding to simulation and verification.

---

## âœ¨ Project Overview

In this project, a **1-bit Full Adder** is designed using:
- Modular **Half Adder blocks**
- Structural (hierarchical) Verilog
- A self-written **testbench**
- Simulation waveforms and **RTL schematic**

This approach reflects **real-world digital design practices** used in FPGA and ASIC workflows.

---

## ðŸ§  Design Architecture

**Full Adder Logic:**
- Inputs: `A`, `B`, `Cin`
- Outputs: `Sum`, `Cout`

**Implementation Strategy:**
1. First Half Adder â†’ computes `A âŠ• B`
2. Second Half Adder â†’ adds `Cin`
3. OR gate â†’ generates final `Cout`

âœ” Modular  
âœ” Reusable  
âœ” Readable  
âœ” Industry-style

## ðŸ§ª Simulation & Verification

- All input combinations are tested using a **custom testbench**
- Waveforms confirm correct:
  - `Sum`
  - `Carry Out`
- RTL schematic verifies proper **module instantiation and connectivity**

---

## ðŸ›  Tools Used

- **Verilog HDL**
- **Vivado / ModelSim / Questa** (or any Verilog simulator)
- RTL Viewer

---

## ðŸŽ¯ Who Is This For?

- FPGA beginners learning **structural Verilog**
- Students studying **digital logic design**
- Engineers who want **clean, modular HDL examples**
- Anyone preparing for **interviews or exams**

---
  
## ðŸ“º Related Video (Sly Fox Electronics)

This project is fully explained step-by-step on YouTube, including:

- Verilog code walkthrough
- Simulation results
- RTL schematic analysis
- Testbench explanation

ðŸ‘‰ Watch on YouTube:
Sly Fox Electronics
https://www.youtube.com/@SlyFoxElectronics


