// Seed: 2087183281
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  tri id_5;
  initial if (id_1[1'h0]) id_1 = id_2;
  wire id_6;
  assign id_4 = 1;
  assign id_5 = 1'b0;
  module_0(
      id_5, id_6, id_4
  );
endmodule
