

================================================================
== Vitis HLS Report for 'process_phase_Pipeline_VITIS_LOOP_44_1'
================================================================
* Date:           Fri Feb 27 17:36:35 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        ml_kem_pqc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.380 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      264|      264|  0.879 us|  0.879 us|  256|  256|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1  |      262|      262|         8|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.21>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 11 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %coeff_stream, void @empty_8, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %result_stream, void @empty_8, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mode_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mode_1" [mlkem_ip.cpp:39]   --->   Operation 14 'read' 'mode_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %i1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.body.split" [mlkem_ip.cpp:44]   --->   Operation 16 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i1_load = load i8 %i1" [mlkem_ip.cpp:44]   --->   Operation 17 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.21ns)   --->   "%val = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %coeff_stream" [mlkem_ip.cpp:46]   --->   Operation 18 'read' 'val' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_1 : Operation 19 [1/1] (0.76ns)   --->   "%i = add i8 %i1_load, i8 1" [mlkem_ip.cpp:44]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.82ns)   --->   "%switch_ln49 = switch i32 %mode_1_read, void %if.else9, i32 0, void %if.then, i32 1, void %if.then5" [mlkem_ip.cpp:49]   --->   Operation 20 'switch' 'switch_ln49' <Predicate = true> <Delay = 0.82>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%u = shl i16 %val, i16 10" [./mlkem_types.h:51->mlkem_ip.cpp:57]   --->   Operation 21 'shl' 'u' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i16 %u" [./mlkem_types.h:52->mlkem_ip.cpp:57]   --->   Operation 22 'sext' 'sext_ln52' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.00>
ST_1 : Operation 23 [3/3] (0.99ns) (grouped into DSP with root node t)   --->   "%mul_ln52 = mul i29 %sext_ln52, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:57]   --->   Operation 23 'mul' 'mul_ln52' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.76ns)   --->   "%icmp_ln44 = icmp_eq  i8 %i1_load, i8 255" [mlkem_ip.cpp:44]   --->   Operation 24 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln44 = store i8 %i, i8 %i1" [mlkem_ip.cpp:44]   --->   Operation 25 'store' 'store_ln44' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.body.split, void %for.end.exitStub" [mlkem_ip.cpp:44]   --->   Operation 26 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.38>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [mlkem_ip.cpp:45]   --->   Operation 27 'specpipeline' 'specpipeline_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [mlkem_ip.cpp:44]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [mlkem_ip.cpp:44]   --->   Operation 29 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i16 %val" [mlkem_ip.cpp:46]   --->   Operation 30 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i16 %val" [mlkem_ip.cpp:46]   --->   Operation 31 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.38ns)   --->   "%a_2 = mul i29 %sext_ln46, i29 2285" [mlkem_ip.cpp:54]   --->   Operation 32 'mul' 'a_2' <Predicate = (mode_1_read == 1)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i29 %a_2" [./mlkem_types.h:51->mlkem_ip.cpp:54]   --->   Operation 33 'trunc' 'trunc_ln51_1' <Predicate = (mode_1_read == 1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.38ns)   --->   "%a_1 = mul i28 %sext_ln46_1, i28 1353" [mlkem_ip.cpp:51]   --->   Operation 34 'mul' 'a_1' <Predicate = (mode_1_read == 0)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i28 %a_1" [./mlkem_types.h:51->mlkem_ip.cpp:51]   --->   Operation 35 'trunc' 'trunc_ln51' <Predicate = (mode_1_read == 0)> <Delay = 0.00>
ST_2 : Operation 36 [2/3] (0.99ns) (grouped into DSP with root node t)   --->   "%mul_ln52 = mul i29 %sext_ln52, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:57]   --->   Operation 36 'mul' 'mul_ln52' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 37 [1/1] (2.38ns)   --->   "%u_2 = mul i16 %trunc_ln51_1, i16 62209" [./mlkem_types.h:51->mlkem_ip.cpp:54]   --->   Operation 37 'mul' 'u_2' <Predicate = (mode_1_read == 1)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (2.38ns)   --->   "%u_1 = mul i16 %trunc_ln51, i16 62209" [./mlkem_types.h:51->mlkem_ip.cpp:51]   --->   Operation 38 'mul' 'u_1' <Predicate = (mode_1_read == 0)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%a = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %val, i10 0" [mlkem_ip.cpp:57]   --->   Operation 39 'bitconcatenate' 'a' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i26 %a" [./mlkem_types.h:49->mlkem_ip.cpp:57]   --->   Operation 40 'sext' 'sext_ln49' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.00>
ST_3 : Operation 41 [1/3] (0.00ns) (grouped into DSP with root node t)   --->   "%mul_ln52 = mul i29 %sext_ln52, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:57]   --->   Operation 41 'mul' 'mul_ln52' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [2/2] (0.64ns) (root node of the DSP)   --->   "%t = add i29 %mul_ln52, i29 %sext_ln49" [./mlkem_types.h:52->mlkem_ip.cpp:57]   --->   Operation 42 'add' 't' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln52_2 = sext i16 %u_2" [./mlkem_types.h:52->mlkem_ip.cpp:54]   --->   Operation 43 'sext' 'sext_ln52_2' <Predicate = (mode_1_read == 1)> <Delay = 0.00>
ST_4 : Operation 44 [3/3] (0.99ns) (grouped into DSP with root node t_2)   --->   "%mul_ln52_2 = mul i29 %sext_ln52_2, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:54]   --->   Operation 44 'mul' 'mul_ln52_2' <Predicate = (mode_1_read == 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln52_1 = sext i16 %u_1" [./mlkem_types.h:52->mlkem_ip.cpp:51]   --->   Operation 45 'sext' 'sext_ln52_1' <Predicate = (mode_1_read == 0)> <Delay = 0.00>
ST_4 : Operation 46 [3/3] (0.99ns) (grouped into DSP with root node t_1)   --->   "%mul_ln52_1 = mul i29 %sext_ln52_1, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:51]   --->   Operation 46 'mul' 'mul_ln52_1' <Predicate = (mode_1_read == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/2] (0.64ns) (root node of the DSP)   --->   "%t = add i29 %mul_ln52, i29 %sext_ln49" [./mlkem_types.h:52->mlkem_ip.cpp:57]   --->   Operation 47 'add' 't' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (0.47ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 48 'br' 'br_ln0' <Predicate = (mode_1_read != 0 & mode_1_read != 1)> <Delay = 0.47>

State 5 <SV = 4> <Delay = 0.99>
ST_5 : Operation 49 [2/3] (0.99ns) (grouped into DSP with root node t_2)   --->   "%mul_ln52_2 = mul i29 %sext_ln52_2, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:54]   --->   Operation 49 'mul' 'mul_ln52_2' <Predicate = (mode_1_read == 1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 50 [2/3] (0.99ns) (grouped into DSP with root node t_1)   --->   "%mul_ln52_1 = mul i29 %sext_ln52_1, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:51]   --->   Operation 50 'mul' 'mul_ln52_1' <Predicate = (mode_1_read == 0)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.64>
ST_6 : Operation 51 [1/3] (0.00ns) (grouped into DSP with root node t_2)   --->   "%mul_ln52_2 = mul i29 %sext_ln52_2, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:54]   --->   Operation 51 'mul' 'mul_ln52_2' <Predicate = (mode_1_read == 1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 52 [2/2] (0.64ns) (root node of the DSP)   --->   "%t_2 = add i29 %mul_ln52_2, i29 %a_2" [./mlkem_types.h:52->mlkem_ip.cpp:54]   --->   Operation 52 'add' 't_2' <Predicate = (mode_1_read == 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i28 %a_1" [./mlkem_types.h:49->mlkem_ip.cpp:51]   --->   Operation 53 'sext' 'sext_ln49_1' <Predicate = (mode_1_read == 0)> <Delay = 0.00>
ST_6 : Operation 54 [1/3] (0.00ns) (grouped into DSP with root node t_1)   --->   "%mul_ln52_1 = mul i29 %sext_ln52_1, i29 536867583" [./mlkem_types.h:52->mlkem_ip.cpp:51]   --->   Operation 54 'mul' 'mul_ln52_1' <Predicate = (mode_1_read == 0)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 55 [2/2] (0.64ns) (root node of the DSP)   --->   "%t_1 = add i29 %mul_ln52_1, i29 %sext_ln49_1" [./mlkem_types.h:52->mlkem_ip.cpp:51]   --->   Operation 55 'add' 't_1' <Predicate = (mode_1_read == 0)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.64>
ST_7 : Operation 56 [1/2] (0.64ns) (root node of the DSP)   --->   "%t_2 = add i29 %mul_ln52_2, i29 %a_2" [./mlkem_types.h:52->mlkem_ip.cpp:54]   --->   Operation 56 'add' 't_2' <Predicate = (mode_1_read == 1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 57 [1/1] (0.47ns)   --->   "%br_ln55 = br void %for.inc" [mlkem_ip.cpp:55]   --->   Operation 57 'br' 'br_ln55' <Predicate = (mode_1_read == 1)> <Delay = 0.47>
ST_7 : Operation 58 [1/2] (0.64ns) (root node of the DSP)   --->   "%t_1 = add i29 %mul_ln52_1, i29 %sext_ln49_1" [./mlkem_types.h:52->mlkem_ip.cpp:51]   --->   Operation 58 'add' 't_1' <Predicate = (mode_1_read == 0)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 59 [1/1] (0.47ns)   --->   "%br_ln52 = br void %for.inc" [mlkem_ip.cpp:52]   --->   Operation 59 'br' 'br_ln52' <Predicate = (mode_1_read == 0)> <Delay = 0.47>

State 8 <SV = 7> <Delay = 1.21>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%result_1_in_in = phi i29 %t_1, void %if.then, i29 %t_2, void %if.then5, i29 %t, void %if.else9"   --->   Operation 60 'phi' 'result_1_in_in' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%result = partselect i13 @_ssdm_op_PartSelect.i13.i29.i32.i32, i29 %result_1_in_in, i32 16, i32 28" [./mlkem_types.h:53->mlkem_ip.cpp:57]   --->   Operation 61 'partselect' 'result' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i13 %result" [./mlkem_types.h:53->mlkem_ip.cpp:57]   --->   Operation 62 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (1.21ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %result_stream, i16 %sext_ln53" [mlkem_ip.cpp:59]   --->   Operation 63 'write' 'write_ln59' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 256> <FIFO>
ST_8 : Operation 64 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.330ns, clock uncertainty: 0.899ns.

 <State 1>: 2.211ns
The critical path consists of the following:
	fifo read operation ('val', mlkem_ip.cpp:46) on port 'coeff_stream' (mlkem_ip.cpp:46) [15]  (1.215 ns)
	'shl' operation 16 bit ('u', ./mlkem_types.h:51->mlkem_ip.cpp:57) [40]  (0.000 ns)
	'mul' operation 29 bit of DSP[43] ('mul_ln52', ./mlkem_types.h:52->mlkem_ip.cpp:57) [42]  (0.996 ns)

 <State 2>: 2.380ns
The critical path consists of the following:
	'mul' operation 28 bit ('a', mlkem_ip.cpp:51) [29]  (2.380 ns)

 <State 3>: 2.380ns
The critical path consists of the following:
	'mul' operation 16 bit ('u', ./mlkem_types.h:51->mlkem_ip.cpp:54) [23]  (2.380 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation 29 bit of DSP[26] ('mul_ln52_2', ./mlkem_types.h:52->mlkem_ip.cpp:54) [25]  (0.996 ns)

 <State 5>: 0.996ns
The critical path consists of the following:
	'mul' operation 29 bit of DSP[26] ('mul_ln52_2', ./mlkem_types.h:52->mlkem_ip.cpp:54) [25]  (0.996 ns)

 <State 6>: 0.645ns
The critical path consists of the following:
	'mul' operation 29 bit of DSP[26] ('mul_ln52_2', ./mlkem_types.h:52->mlkem_ip.cpp:54) [25]  (0.000 ns)
	'add' operation 29 bit of DSP[26] ('t', ./mlkem_types.h:52->mlkem_ip.cpp:54) [26]  (0.645 ns)

 <State 7>: 0.645ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[26] ('t', ./mlkem_types.h:52->mlkem_ip.cpp:54) [26]  (0.645 ns)

 <State 8>: 1.215ns
The critical path consists of the following:
	'phi' operation 29 bit ('t') with incoming values : ('t', ./mlkem_types.h:52->mlkem_ip.cpp:54) ('t', ./mlkem_types.h:52->mlkem_ip.cpp:51) ('t', ./mlkem_types.h:52->mlkem_ip.cpp:57) [46]  (0.000 ns)
	fifo write operation ('write_ln59', mlkem_ip.cpp:59) on port 'result_stream' (mlkem_ip.cpp:59) [49]  (1.215 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
