5 18 1fd81 3 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (mbit_sel3.1.vcd) 2 -o (mbit_sel3.1.cdd) 2 -v (mbit_sel3.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 mbit_sel3.1.v 1 18 1 
2 1 6 6 6 320033 1 0 1008 0 0 32 48 63 0
2 2 6 6 6 2e0030 2 0 1008 0 0 32 48 65 0
2 3 6 6 6 2c0034 2 24 1008 1 2 3 18 0 7 0 0 0 0 b
2 4 6 6 6 270028 1 0 1008 0 0 32 48 23 0
2 5 6 6 6 240025 2 0 1008 0 0 32 48 3d 0
2 6 6 6 6 220029 2 24 1008 4 5 27 18 0 7ffffff 0 0 0 0 b
2 7 6 6 6 1c001e 1 0 1008 0 0 32 48 66 0
2 8 6 6 6 18001a 2 0 1008 0 0 32 48 76 0
2 9 6 6 6 16001f 2 24 1008 7 8 17 18 0 1ffff 0 0 0 0 b
2 10 6 6 6 110012 1 0 1008 0 0 32 48 60 0
2 11 6 6 6 e000f 2 0 1008 0 0 32 48 61 0
2 12 6 6 6 c0013 2 24 1008 10 11 2 18 0 3 0 0 0 0 b
2 13 6 6 6 c001f 2 31 1008 9 12 19 18 0 7ffff 172ea 68d15 0 0
2 14 6 6 6 c0029 2 31 1008 6 13 46 18 0 3fffffffffff b97502468ac 3468afdb9753 0 0
2 15 6 6 6 c0034 2 31 1008 3 14 49 18 0 1ffffffffffff 5cba81234563 1a3457edcba9c 0 0
2 16 6 6 6 b0035 2 26 1008 15 0 49 18 0 1ffffffffffff 5cba81234563 1a3457edcba9c 0 0
2 17 6 6 6 70007 0 1 1410 0 0 49 1 a
2 18 6 6 6 70035 2 35 a 16 17
1 a 1 3 6000f 1 0 48 0 49 17 1ffffffffffff 1ffffffffffff 0 0 0 0
1 b 2 4 7000f 1 0 127 0 128 17 0 ffffffffffffffff 0 0 0 0 0 ffffffffffffffff 0 0 0 0
4 18 f 18 18 18
3 1 main.u$0 "main.u$0" 0 mbit_sel3.1.v 8 16 1 
