#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Oct 27 13:48:52 2017
# Process ID: 6300
# Current directory: E:/Fall 2017/ECE 369/LABS8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1
# Command line: vivado.exe -log TopLevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl
# Log file: E:/Fall 2017/ECE 369/LABS8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.vds
# Journal file: E:/Fall 2017/ECE 369/LABS8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8648 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/SignExtension.v:25]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 317.184 ; gain = 85.980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:6]
INFO: [Synth 8-638] synthesizing module 'InstructionFetchUnit' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:79]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:79]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetchUnit' (4#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/InstructionFetch.v:42]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (5#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_Out' does not match port width (32) of module 'IFIDRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:71]
INFO: [Synth 8-638] synthesizing module 'InstructionDecode' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (6#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
WARNING: [Synth 8-689] width (1) of port connection 'WriteRegister' does not match port width (5) of module 'RegisterFile' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/InstructionDecode.v:34]
INFO: [Synth 8-638] synthesizing module 'Control' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000010 is unreachable [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:132]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:191]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:42]
INFO: [Synth 8-256] done synthesizing module 'Control' (7#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (8#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
WARNING: [Synth 8-3848] Net WriteRegsiter in module/entity InstructionDecode does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/InstructionDecode.v:34]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecode' (9#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/InstructionDecode.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'Immediate_Extended' does not match port width (32) of module 'InstructionDecode' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:78]
WARNING: [Synth 8-689] width (1) of port connection 'ALUOp' does not match port width (6) of module 'InstructionDecode' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:81]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (10#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_In' does not match port width (32) of module 'IDEXRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:85]
WARNING: [Synth 8-689] width (1) of port connection 'IFID_PCAdder_Out' does not match port width (32) of module 'IDEXRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:90]
INFO: [Synth 8-638] synthesizing module 'Execution' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
WARNING: [Synth 8-567] referenced signal 'inA' should be on the sensitivity list [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
WARNING: [Synth 8-567] referenced signal 'inB' should be on the sensitivity list [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:20]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (11#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
WARNING: [Synth 8-689] width (5) of port connection 'out' does not match port width (32) of module 'Mux32Bit2To1' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:42]
WARNING: [Synth 8-689] width (5) of port connection 'inA' does not match port width (32) of module 'Mux32Bit2To1' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:43]
WARNING: [Synth 8-689] width (5) of port connection 'inB' does not match port width (32) of module 'Mux32Bit2To1' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:44]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (12#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
WARNING: [Synth 8-689] width (1) of port connection 'Lo_IN' does not match port width (32) of module 'ALU32Bit' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:52]
WARNING: [Synth 8-689] width (1) of port connection 'Hi_IN' does not match port width (32) of module 'ALU32Bit' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:53]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (13#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'HiOut' does not match port width (32) of module 'HiLoRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:61]
WARNING: [Synth 8-689] width (1) of port connection 'LoOut' does not match port width (32) of module 'HiLoRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:62]
WARNING: [Synth 8-3848] Net ReadData2_Out in module/entity Execution does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:27]
WARNING: [Synth 8-3848] Net MemRead_Out in module/entity Execution does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:29]
WARNING: [Synth 8-3848] Net MemWrite_Out in module/entity Execution does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:29]
WARNING: [Synth 8-3848] Net MemtoReg_Out in module/entity Execution does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:29]
WARNING: [Synth 8-3848] Net RegWrite_Out in module/entity Execution does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:29]
INFO: [Synth 8-256] done synthesizing module 'Execution' (14#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Execution.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'ALUOp' does not match port width (6) of module 'Execution' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:113]
WARNING: [Synth 8-689] width (32) of port connection 'ALUResult' does not match port width (64) of module 'Execution' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:120]
WARNING: [Synth 8-689] width (32) of port connection 'Zero' does not match port width (1) of module 'Execution' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:120]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (15#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_In' does not match port width (1) of module 'EXMEMRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:127]
WARNING: [Synth 8-689] width (32) of port connection 'ALUZero_Out' does not match port width (1) of module 'EXMEMRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:128]
WARNING: [Synth 8-689] width (5) of port connection 'RegDstMUX_In' does not match port width (1) of module 'EXMEMRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:129]
WARNING: [Synth 8-689] width (5) of port connection 'RegDstMUX_Out' does not match port width (1) of module 'EXMEMRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:129]
INFO: [Synth 8-638] synthesizing module 'Memory' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
WARNING: [Synth 8-567] referenced signal 'Address' should be on the sensitivity list [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/DataMemory.v:56]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (16#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
WARNING: [Synth 8-3848] Net ALUResult_Out in module/entity Memory does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Memory.v:20]
INFO: [Synth 8-256] done synthesizing module 'Memory' (17#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/Memory.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'RegDestAddress_Out' does not match port width (5) of module 'Memory' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:143]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (18#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
WARNING: [Synth 8-350] instance 'MEMWB' of module 'MEMWBRegister' requires 11 connections, but only 7 given [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:146]
INFO: [Synth 8-638] synthesizing module 'WriteBack' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/WriteBack.v:3]
WARNING: [Synth 8-3848] Net RegWrite in module/entity WriteBack does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/WriteBack.v:17]
INFO: [Synth 8-256] done synthesizing module 'WriteBack' (19#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/WriteBack.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'WriteReg' does not match port width (5) of module 'WriteBack' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:157]
WARNING: [Synth 8-689] width (1) of port connection 'WriteReg_Out' does not match port width (5) of module 'WriteBack' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:159]
WARNING: [Synth 8-3848] Net PCValue in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:10]
WARNING: [Synth 8-3848] Net Hi_Out in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:10]
WARNING: [Synth 8-3848] Net Lo_Out in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:10]
WARNING: [Synth 8-3848] Net MemRead_MEM in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:141]
WARNING: [Synth 8-3848] Net MemRead_EX in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:31]
WARNING: [Synth 8-3848] Net HiLoCtl_EX in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:32]
WARNING: [Synth 8-3848] Net ZeroExtend_EX in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:32]
WARNING: [Synth 8-3848] Net Instruction_Extended_ID in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:25]
WARNING: [Synth 8-3848] Net HiLoCtr_ID in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:99]
WARNING: [Synth 8-3848] Net RegWrite_ID in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:27]
WARNING: [Synth 8-3848] Net WriteRegister_ID in module/entity TopLevel does not have driver. [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:23]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (20#1) [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/TopModules/TopLevel.v:6]
WARNING: [Synth 8-3331] design WriteBack has unconnected port RegWrite
WARNING: [Synth 8-3331] design WriteBack has unconnected port Clk
WARNING: [Synth 8-3331] design WriteBack has unconnected port Rst
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[31]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[30]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[29]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[28]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[27]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[26]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[25]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[24]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[23]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[22]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[21]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[20]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[19]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[18]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[17]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[16]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[15]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[14]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[13]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[12]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[11]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[10]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[9]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[8]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[7]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[6]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[5]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[4]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[3]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[2]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[1]
WARNING: [Synth 8-3331] design Memory has unconnected port ALUResult_Out[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Rst
WARNING: [Synth 8-3331] design EXMEMRegister has unconnected port RegDstMUX_In
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[31]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[30]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[29]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[28]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[27]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[26]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[25]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[24]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[23]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[22]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[21]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[20]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[19]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[18]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[17]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[16]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[15]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[14]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[13]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[12]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[11]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[10]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[9]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[8]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[7]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[6]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[5]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[4]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[3]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[2]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[1]
WARNING: [Synth 8-3331] design Execution has unconnected port ReadData2_Out[0]
WARNING: [Synth 8-3331] design Execution has unconnected port MemRead_Out
WARNING: [Synth 8-3331] design Execution has unconnected port MemWrite_Out
WARNING: [Synth 8-3331] design Execution has unconnected port MemtoReg_Out
WARNING: [Synth 8-3331] design Execution has unconnected port RegWrite_Out
WARNING: [Synth 8-3331] design Execution has unconnected port Clk
WARNING: [Synth 8-3331] design Execution has unconnected port Rst
WARNING: [Synth 8-3331] design Execution has unconnected port RegWrite
WARNING: [Synth 8-3331] design Execution has unconnected port MemWrite
WARNING: [Synth 8-3331] design Execution has unconnected port MemRead
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 343.984 ; gain = 112.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 343.984 ; gain = 112.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 343.984 ; gain = 112.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:36]
WARNING: [Synth 8-6014] Unused sequential element Branch_reg was removed.  [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:37]
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:38]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUOp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "HiLoCtl" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'HiLoCtl_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExtend_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/Controllers/Control.v:105]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'HiOut_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:14]
WARNING: [Synth 8-327] inferring latch for variable 'LoOut_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:15]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 363.621 ; gain = 132.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	 397 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	  17 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	  11 Input      1 Bit        Muxes := 6     
	  17 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 397 Input     32 Bit        Muxes := 1     
Module IFIDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 6     
	  17 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     64 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module EXMEMRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MEMWBRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:70]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:66]
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: operator ALUResult1 is absorbed into DSP ALUResult1.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'IDEX/BranchStore_reg' into 'IDEX/MemWriteStore_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:60]
INFO: [Synth 8-4471] merging register 'IDEX/MemToRegStore_reg' into 'IDEX/MemWriteStore_reg' [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
WARNING: [Synth 8-6014] Unused sequential element IDEX/BranchStore_reg was removed.  [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:60]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemToRegStore_reg was removed.  [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:62]
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/ALUOp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "instruction_decode/ctl/HiLoCtl" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element instruction_fetch/u0/PCResult_reg was removed.  [E:/Fall 2017/ECE 369/LABS8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:38]
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[31]' (FD) to 'IFID/InstructionVal_reg[24]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[24]' (FD) to 'IFID/InstructionVal_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionVal_reg[19]' (FD) to 'MEMWB/ReadDataStore_reg[0]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[31]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[24]' (FD_1) to 'IFID/IFID_Instruction_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/IFID_Instruction_Out_reg[19]' (FD_1) to 'MEMWB/ReadData_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[0]' (FD) to 'MEMWB/ReadDataStore_reg[1]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[1]' (FD) to 'MEMWB/ReadDataStore_reg[2]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[2]' (FD) to 'MEMWB/ReadDataStore_reg[3]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[3]' (FD) to 'MEMWB/ReadDataStore_reg[4]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[4]' (FD) to 'MEMWB/ReadDataStore_reg[5]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[5]' (FD) to 'MEMWB/ReadDataStore_reg[6]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[6]' (FD) to 'MEMWB/ReadDataStore_reg[7]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[7]' (FD) to 'MEMWB/ReadDataStore_reg[8]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[8]' (FD) to 'MEMWB/ReadDataStore_reg[9]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[9]' (FD) to 'MEMWB/ReadDataStore_reg[10]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[10]' (FD) to 'MEMWB/ReadDataStore_reg[11]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[11]' (FD) to 'MEMWB/ReadDataStore_reg[12]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[12]' (FD) to 'MEMWB/ReadDataStore_reg[13]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[13]' (FD) to 'MEMWB/ReadDataStore_reg[14]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[14]' (FD) to 'MEMWB/ReadDataStore_reg[15]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[15]' (FD) to 'MEMWB/ReadDataStore_reg[16]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[16]' (FD) to 'MEMWB/ReadDataStore_reg[17]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[17]' (FD) to 'MEMWB/ReadDataStore_reg[18]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[18]' (FD) to 'MEMWB/ReadDataStore_reg[19]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[19]' (FD) to 'MEMWB/ReadDataStore_reg[20]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[20]' (FD) to 'MEMWB/ReadDataStore_reg[21]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[21]' (FD) to 'MEMWB/ReadDataStore_reg[22]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[22]' (FD) to 'MEMWB/ReadDataStore_reg[23]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[23]' (FD) to 'MEMWB/ReadDataStore_reg[24]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[24]' (FD) to 'MEMWB/ReadDataStore_reg[25]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[25]' (FD) to 'MEMWB/ReadDataStore_reg[26]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[26]' (FD) to 'MEMWB/ReadDataStore_reg[27]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[27]' (FD) to 'MEMWB/ReadDataStore_reg[28]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[28]' (FD) to 'MEMWB/ReadDataStore_reg[29]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[29]' (FD) to 'MEMWB/ReadDataStore_reg[30]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadDataStore_reg[30]' (FD) to 'MEMWB/ReadDataStore_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadDataStore_reg[31] )
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[0]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[31]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[30]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[29]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[28]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[27]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[26]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[25]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[24]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[23]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[22]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[21]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[20]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[19]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[18]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[17]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[16]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[15]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[14]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[13]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[12]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[11]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[10]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[9]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[8]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[7]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[6]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[5]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[4]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[3]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[2]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'IDEX/IFID_PCAdder_Out_reg[1]' (FD_1) to 'MEMWB/ReadData_Out_reg[1]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[1]' (FD_1) to 'MEMWB/ReadData_Out_reg[2]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[2]' (FD_1) to 'MEMWB/ReadData_Out_reg[3]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[3]' (FD_1) to 'MEMWB/ReadData_Out_reg[4]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[4]' (FD_1) to 'MEMWB/ReadData_Out_reg[5]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[5]' (FD_1) to 'MEMWB/ReadData_Out_reg[6]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[6]' (FD_1) to 'MEMWB/ReadData_Out_reg[7]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[7]' (FD_1) to 'MEMWB/ReadData_Out_reg[8]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[8]' (FD_1) to 'MEMWB/ReadData_Out_reg[9]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[9]' (FD_1) to 'MEMWB/ReadData_Out_reg[10]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[10]' (FD_1) to 'MEMWB/ReadData_Out_reg[11]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[11]' (FD_1) to 'MEMWB/ReadData_Out_reg[12]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[12]' (FD_1) to 'MEMWB/ReadData_Out_reg[13]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[13]' (FD_1) to 'MEMWB/ReadData_Out_reg[14]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[14]' (FD_1) to 'MEMWB/ReadData_Out_reg[15]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[15]' (FD_1) to 'MEMWB/ReadData_Out_reg[16]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[16]' (FD_1) to 'MEMWB/ReadData_Out_reg[17]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[17]' (FD_1) to 'MEMWB/ReadData_Out_reg[18]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[18]' (FD_1) to 'MEMWB/ReadData_Out_reg[19]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[19]' (FD_1) to 'MEMWB/ReadData_Out_reg[20]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[20]' (FD_1) to 'MEMWB/ReadData_Out_reg[21]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[21]' (FD_1) to 'MEMWB/ReadData_Out_reg[22]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[22]' (FD_1) to 'MEMWB/ReadData_Out_reg[23]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[23]' (FD_1) to 'MEMWB/ReadData_Out_reg[24]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[24]' (FD_1) to 'MEMWB/ReadData_Out_reg[25]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[25]' (FD_1) to 'MEMWB/ReadData_Out_reg[26]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[26]' (FD_1) to 'MEMWB/ReadData_Out_reg[27]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[27]' (FD_1) to 'MEMWB/ReadData_Out_reg[28]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[28]' (FD_1) to 'MEMWB/ReadData_Out_reg[29]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[29]' (FD_1) to 'MEMWB/ReadData_Out_reg[30]'
INFO: [Synth 8-3886] merging instance 'MEMWB/ReadData_Out_reg[30]' (FD_1) to 'MEMWB/ReadData_Out_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEMWB/ReadData_Out_reg[31] )
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IFID/IFID_Instruction_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/RegWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/MemWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/RegDst_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/ALUSrc_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/ALUOp_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/ALUOp_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/ALUOp_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/ALUOp_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/ALUOp_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/ALUOp_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/HiLoCtl_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (instruction_decode/ctl/ZeroExtend_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/IFID_PCAdder_Out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/RegisterRead1_Out_reg[6]) is unused and will be removed from module TopLevel.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 464.313 ; gain = 233.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 464.313 ; gain = 233.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 474.078 ; gain = 242.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 474.078 ; gain = 242.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 474.078 ; gain = 242.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 474.078 ; gain = 242.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 474.078 ; gain = 242.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 474.078 ; gain = 242.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 474.078 ; gain = 242.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUF  |    32|
|2     |OBUFT |    96|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   128|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 474.078 ; gain = 242.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1132 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 474.078 ; gain = 242.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 474.078 ; gain = 242.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

175 Infos, 265 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 554.168 ; gain = 331.734
INFO: [Common 17-1381] The checkpoint 'E:/Fall 2017/ECE 369/LABS8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 554.168 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct 27 13:50:12 2017...
