# virtmcu Implementation Plan

**Goal**: Make QEMU behave like Renode — dynamic device loading, FDT-based ARM machine
instantiation, .repl parsing, and Robot Framework test parity.

**Base**: QEMU 11.0.0-rc3 + 33-patch arm-generic-fdt series (patchew 20260402215629)
**Target arch**: ARM (Cortex-A / Cortex-M) complete; RISC-V expansion starting in Phase 11
**Dev platform**: Linux required (Docker/WSL2 on macOS/Windows)

---

## Educational Content (Tutorials) Mandate

**For every completed phase, a corresponding tutorial lesson MUST be added.**

**Tutorial Guidelines:**
- **Audience:** Computer Science graduate students, researchers, and engineers.
- **Assumed Knowledge:** Solid CS background, but *no* deep computer architecture or low-level emulator internals experience.
- **Style & Structure:** 
  - Always explain terminology clearly upfront.
  - Provide step-by-step, hands-on lessons with reproducible code (e.g., Makefiles, source code).
  - Teach *practical skills* including how to use tools (like GDB, pytest, or dtc) and how to debug crashes or faults.
  - Explain the *internals* (how and why it works inside QEMU/virtmcu) so it's not just a black box.

---

## Regression Testing Mandate

**For every completed phase, an automated integration test MUST be added to prevent future regressions.**

**Testing Guidelines:**
- **Location:** Place tests in `test/phaseX/smoke_test.sh`. The test must be executable via bash.
- **Documentation:** Every script and supplementary file (like Python helpers) must be well-documented with header comments explaining *what* it tests and *how*.
- **Automation:** The root `Makefile` provides a `make test-integration` target. It automatically finds and runs all `test/*/smoke_test.sh` scripts sequentially. If any fail, the command aborts. 
- **Validation Requirement:** Never mark a Phase complete in this file until its features are covered by an automated test that passes `make test-integration`.

---

## Phase 0 — Repository Setup ✅

**Status**: Done

### Tasks
- [x] Directory scaffold: `hw/`, `tools/repl2qemu/`, `tools/testing/`, `scripts/`, `docs/`
- [x] `CLAUDE.md` — AI agent context file (architecture decisions, constraints, local paths)
- [x] `PLAN.md` — this file
- [x] `README.md` — human-readable overview
- [x] `docs/ARCHITECTURE.md` — consolidated QEMU vs Renode analysis (replaces the two
      duplicate .md files; Antigravity IDE artifacts removed)
- [x] `.gitignore` updated for `modules/`, `build/`, `*.so`, `*.dtb`, `.venv/`

---

## Phase 1 — QEMU Build with arm-generic-fdt ✅

**Goal**: A working QEMU binary on Linux with `--enable-modules` and the arm-generic-fdt
machine type. Validates that the patch series applies cleanly and FDT-based boot works.

**Acceptance criteria**:
- `scripts/run.sh --dtb minimal.dtb -nographic` starts and
  reaches the kernel entry point (verified via `-d exec,cpu_reset`).
- `qemu-system-arm -device help` lists `arm-generic-fdt` as a valid machine.

### Tasks
- [x] **1.1** Write `scripts/setup-qemu.sh`:
  - Confirm QEMU is loaded in `third_party/qemu` and at v11.0.0-rc3
  - Apply the 33-patch arm-generic-fdt series from local mailbox `patches/arm-generic-fdt-v3.mbx` via `git am --3way`
  - Apply the libqemu external time master patch via `python3 patches/apply_libqemu.py`
  - Apply the TCG quantum hook patch via `python3 patches/apply_zenoh_hook.py` (exposes a function pointer in `cpu-exec.c` since QOM devices cannot hook the TCG loop natively)
  - Configure: `../configure --enable-modules --enable-fdt --enable-plugins --enable-debug
      --target-list=arm-softmmu,arm-linux-user --prefix=$(pwd)/install`
  - Build: `make -j$(nproc)`

- [x] **1.2** Write a minimal `test/phase1/minimal.dts` for the arm-generic-fdt machine:
  - Single Cortex-A15 CPU, 128 MB RAM, PL011 UART at 0x09000000
  - Compile: `dtc -I dts -O dtb -o minimal.dtb minimal.dts`

- [x] **1.3** Write `scripts/run.sh` skeleton:
  - Accepts `--dtb`, `--kernel`, `--machine` args
  - Sets `QEMU_MODULE_DIR` to the library output directory
  - Execs `qemu-system-arm` with those environment variables

- [x] **1.4** Smoke-test: boot the minimal DTB, verify UART output reaches host terminal.
- [x] **1.5** Write tutorial lesson 1: Dynamic Machines, Device Trees, and Bare-Metal Debugging.

---

## Phase 2 — Dynamic QOM Plugin Infrastructure ✅

**Goal**: Compile a minimal out-of-tree QOM peripheral as a `.so`, load it into QEMU
via native module discovery + `scripts/run.sh`, and confirm the type appears in QOM.

**Acceptance criteria**:
- `./scripts/run.sh --dtb test/phase1/minimal.dtb -device dummy-device` starts QEMU
  without "unknown device" error.
- `info qom-tree` in QEMU monitor shows `dummy-device` attached.

### Tasks
- [x] **2.1** Write `hw/dummy/dummy.c` — minimal correct QOM SysBusDevice:
  - Include `qemu/osdep.h` first (always), then `hw/sysbus.h`
  - Use `OBJECT_DECLARE_SIMPLE_TYPE(DummyDevice, DUMMY_DEVICE)`
  - Use `DEFINE_TYPES(dummy_types)` (QEMU 7+ pattern, not `type_register_static`)
  - Implement MMIO read/write stubs (return 0, log access via `qemu_log_mask`)
  - No `#define BUILD_DSO` — this is not a QEMU macro

- [x] **2.2** Update QEMU module build configuration:
  - Add symlink to link `hw/` into QEMU's source tree
  - Add `hw/meson.build` to define `hw_virtmcu_modules`
  - Output: `hw-virtmcu-dummy.so` within QEMU's installed `lib/qemu/`

- [x] **2.3** Verify the native module loading:
  - `./scripts/run.sh --dtb test/phase1/minimal.dtb -device dummy-device -nographic`
  - Should auto-load `dummy-device` and print type registration trace, not "unknown device"

- [x] **2.4** Add a Rust template (optional, lower priority):
  - Crate in `hw/rust-dummy/` using `qemu-plugin` crate or raw FFI
  - Demonstrates the C/Rust peripheral interop story

- [x] **2.5** Write tutorial lesson 2: Creating and Loading Dynamic QOM Plugins in C (and optionally Rust).

---

## Phase 3 — repl2qemu Parser ✅

**Goal**: Parse a real Renode `.repl` file (STM32F4 Discovery or similar) and produce
a valid `.dtb` file that arm-generic-fdt can boot with.

**Acceptance criteria**:
- `python -m tools.repl2qemu test/phase3/test_board.repl --out-dtb out.dtb` produces `out.dtb` and prints
  the equivalent QEMU CLI command.
- `scripts/run.sh --dtb out.dtb` successfully boots the machine.

### Tasks
- [x] **3.1** Obtain reference `.repl` files from Renode's public repo:
  - `third_party/renode/platforms/cpus/stm32f4.repl` (Cortex-M4, STM32)
  - A Zynq or Cortex-A based board for arm-generic-fdt validation
  - Check: `ls third_party/renode/platforms/`

- [x] **3.2** Write `tools/repl2qemu/parser.py`:
  - Grammar covering:
    - Indent-mode device blocks: `name: ClassName @ sysbus <address>`
    - Properties: `key: value` / `key: "string"` / `key: <ref>`
    - Interrupts: `-> target@line`
    - `using` includes (skipped complex parts, resilient regex implementation)
  - AST node types: `Platform`, `Device`, `Property`, `Interrupt`, `Include`

- [x] **3.3** Write `tools/repl2qemu/fdt_emitter.py`:
  - Walk AST → emit DTS text
  - Map Renode types to DTS `compatible` strings:
    - `UART.PL011` → `"pl011"`
    - `Memory.MappedMemory` → DTS `qemu-memory-region` node
    - `Timers.ARM_GenericTimer` → `"armv8-timer"`
    - Interrupts: mapped correctly
  - Invoke `dtc` via subprocess to compile DTS → DTB

- [x] **3.4** Write `tools/repl2qemu/cli_generator.py`:
  - Walk AST → build QEMU CLI arg list
  - Map `--native-accel` arguments (see ADR-009):
    - If AST indicates Cortex-A and running on ARM host → append `-accel tcg` (KVM/hvf logic deferred)
    - If AST indicates Cortex-M → always append `-accel tcg` (M-profile incompatible with KVM)

- [x] **3.5** Write `tools/repl2qemu/__main__.py` (CLI entry point):
  - `python -m tools.repl2qemu input.repl [--out-dtb out.dtb] [--print-cmd]`

- [x] **3.6** Unit tests in `tests/repl2qemu/test_parser.py`:
  - Test tokenizer on known .repl snippets
  - Test DTS output for a 3-device platform

- [x] **3.7** Write tutorial lesson 3: Parsing .repl files and translating to Device Tree structures.
- [x] **3.8** Write integration test `test/phase3/smoke_test.sh`: parses a test `.repl`, asserts identical DTB output and runs "HI" bare-metal kernel.

---

## Phase 3.5 — YAML Platform Description & OpenUSD Alignment 🚧 (In Progress)

**Goal**: Transition to a modern, standardized hardware description format aligned with **OpenUSD**. This phase introduced a custom YAML schema designed to map 1:1 with future OpenUSD Prims, allowing cyber-nodes and physics to coexist in a single file.

**Acceptance criteria**:
- `python -m tools.repl2yaml test.repl --out test.yaml` successfully translates a legacy Renode file into the new format.
- `scripts/run.sh --yaml test.yaml -nographic` parses the YAML, emits a DTB, and boots the machine successfully.

### Tasks
- [x] **3.5.1** Document ADR-010: Formulate the vision for OpenUSD integration and decide on a custom YAML schema that mirrors USD's hierarchical, typed properties.
- [x] **3.5.2** Define the YAML Schema: Created a strongly-typed structure including `machine`, `cpus`, and `peripherals`.
- [x] **3.5.3** Write `tools/yaml2qemu.py`: Added a parser module that loads the `.yaml` file and drives the `FdtEmitter`.
- [x] **3.5.4** Write `tools/repl2yaml.py`: A migration utility to convert legacy Renode files to the new standard.
- [x] **3.5.5** Update `scripts/run.sh`: Added polymorphic support for `--yaml` files.
- [x] **3.5.6** Added `test/phase3.5/smoke_test.sh`: Verified the YAML pipeline end-to-end.
- [x] **3.5.7** Updated Tutorial Lesson 3: Added content explaining the YAML format and the OpenUSD Digital Twin vision.
- [x] **3.5.8** Update YAML schema and `yaml2qemu.py` to support hardware definitions for the new `zenoh-chardev` (Phase 8 UART) and `mmio-socket-bridge` (Phase 9 SystemC) peripherals.

**Needs from Marcin**:
- None for this phase.

---

## Phase 4 — Robot Framework QMP Library 🚧 (In Progress)

**Goal**: A test automation layer that provides Renode-compatible coverage backed by QEMU's
QMP protocol. Primary implementation is pytest + `qemu.qmp`; a `.robot` resource file is
maintained for compatibility with existing Renode test suites.

**Acceptance criteria**:
- A pytest test using `QmpBridge` that calls `Start Emulation`, `Wait For Line On UART`,
  `PC Should Be Equal`, and `Reset Emulation` passes against a running QEMU instance.
- A Robot Framework test using `qemu_keywords.robot` passes the same scenario.

**Note on timeouts**: In standalone mode QEMU runs at ~real-time so wall-clock timeouts
work. In `slaved-icount` mode QEMU runs at ~15% speed and wall-clock timeouts become
incorrect. Virtual-time-aware timeouts (polling `query-cpus-fast` for vtime) are deferred
to Phase 7 when slaved modes are active.

### Tasks
- [x] **4.1** Write `tools/testing/qmp_bridge.py`:
  - Async wrapper around `qemu.qmp` library
  - `connect(socket_path)`, `execute(cmd, args)`, `wait_for_event(event_name)`
  - UART monitoring: connect to QEMU chardev socket, non-blocking readline
  - Use `query-cpus-fast` (NOT deprecated `query-cpus`)
  - Expose `get_virtual_time_ns()` using accumulated clock advance state (for Phase 7)

- [x] **4.1b** Write `tools/testing/test_qmp.py` (pytest):
  - pytest fixtures: `qemu_process`, `qmp_bridge`, `uart_socket`
  - Test functions mirror the Robot keyword set (same coverage, better debuggability)
  - This is the **primary** test implementation; Robot keywords are the compatibility layer

  **Critical isolation constraint — standalone mode only for Phase 4 tests:**
  Phase 4 tests run without MuJoCo. If QEMU is launched with `-device zenoh-clock`
  (the Phase 7 plugin), it will block at the first TCG TB boundary waiting for a
  TimeAuthority clock advance that never arrives, hanging the test indefinitely.

  The `qemu_process` fixture **must** start QEMU without the zenoh-clock device. Enforce
  this explicitly — do not rely on the device being absent from the build. Either:
  - Use a QEMU command that never includes `-device zenoh-clock`, or
  - Confirm the fixture arguments list and assert the string is absent before launching.

  Phase 7 integration tests (task 7.4) are a separate pytest suite that starts a mock
  TimeAuthority alongside QEMU. They must not run in regular CI without the full
  FirmwareStudio stack.

- [x] **4.2** Write `tools/testing/qemu_keywords.robot`:
  - `Start Emulation` → `{"execute": "cont"}`
  - `Reset Emulation` → `{"execute": "system_reset"}`
  - `Pause Emulation` → `{"execute": "stop"}`
  - `PC Should Be Equal  ${addr}` → `query-cpus-fast`, assert `pc` field
  - `Wait For Line On UART  ${pattern}  ${timeout}` → chardev socket regex read
  - `Execute Monitor Command  ${cmd}` →
    `{"execute": "human-monitor-command", "arguments": {"command-line": "${cmd}"}}`
  - `Load ELF  ${path}` → pre-boot only; handled by CLI generator (not QMP)

- [x] **4.3** Write `tools/testing/conftest.py` (pytest fixtures for QMP tests)

- [x] **4.4** Integration test `tests/test_qmp_keywords.robot`:
  - Start QEMU with minimal DTB + simple bare-metal ELF (prints "HELLO" to UART)
  - `Wait For Line On UART  HELLO  timeout=10`
  - Assert pass

- [x] **4.5** Write tutorial lesson 4: Emulation Test Automation with QMP and Pytest.
- [x] **4.6** Add UART TX support to `tools/testing/qmp_bridge.py` and `qemu_keywords.robot` (e.g., `Write To UART` keyword) to enable automated testing of the interactive echo firmware (Phase 8).

---

## Phase 5 — Co-Simulation Bridge ✅

**Prerequisite**: Phases 1-4 complete and validated.

**Goal**: Enable SystemC peripheral models to connect to QEMU. Three paths are available
(see `docs/ARCHITECTURE.md` §9 for the full decision guide):

- **Path A** (chardev socket bridge): thin C++ adapter translates TLM transactions to
  virtmcu's Unix socket protocol. **Requires writing `hw/misc/mmio-socket-bridge.c` first**
  — QEMU does not natively serialize MMIO to sockets. Works for individual peripherals at
  <1 MHz access rate (see ADR-005).
- **Path B** (Remote Port, deferred): full TLM-2.0 co-simulation via AMD/Xilinx Remote
  Port. Required for Verilated FPGA fabric / complex SoC subsystems.
- **Path C** (qbox, future): adopt Qualcomm qbox's `libqemu-cxx` for tight TLM embedding.

**Source of Verilated models**: Any Verilated C++ models will come from Renode's
existing co-simulation setup (Renode's `CoSimulationPlugin` / `IntegrationLibrary`).
Migration means replacing those Renode headers with virtmcu's Remote Port interface.

**EtherBone (FPGA over UDP)**: Nice-to-have for Renode feature parity, not P0.
Implement after Path B is validated.

### Tasks
- [x] **5.1** Implement Path A prerequisite: write `hw/misc/mmio-socket-bridge.c` — a
      custom QOM `SysBusDevice` that registers a `MemoryRegion`, intercepts
      `MemoryRegionOps` read/write via a Unix socket request-response protocol, and
      forwards them to an external C++ SystemC adapter. QEMU does NOT natively serialize
      MMIO to chardev sockets — this device is required before Path A is usable.
      Then write `tools/systemc_adapter/` — C++ shim translating those socket messages
      to SystemC TLM-2.0 `b_transport` calls. Validate with a simple register-file model.
      *(No Python daemons. No Verilated models needed to start.)*
- [x] **5.2** (Deferred) Implement Path B: strip Renode `IntegrationLibrary` headers from existing
      Verilated models; integrate `libsystemctlm-soc`; write `hw/remote-port/` QOM device;
      validate end-to-end with one Renode-derived Verilated model.
- [ ] **5.3** (Deferred) *(P2)* Write `hw/etherbone/etherbone-bridge.c` — MMIO → UDP for FPGA-over-network. (Deferred to later; no implementation currently in `hw/`)
- [x] **5.4** Document Path A vs B vs C decision guide (already in `docs/ARCHITECTURE.md` §9).
- [x] **5.5** Write tutorial lesson 5: Hardware Co-simulation and SystemC bridges.

---

## Phase 6 — Multi-Node Coordination 🚧 (In Progress)

**Goal**: Deterministic multi-node network simulation replacing Renode's `WirelessMedium`,
implemented as a native Zenoh netdev backend inside QEMU.

**Important**: `-netdev socket,mcast=...` + icount does NOT give determinism. UDP multicast
delivery is scheduled by the host kernel regardless of QEMU's virtual clock. icount makes
QEMU's internal instruction counting deterministic but cannot control when the kernel
delivers a UDP datagram to QEMU's receive path.

**Design**:
- `hw/zenoh/zenoh-netdev.c` — custom QEMU `-netdev` backend (no Python coordinator):
  - TX: guest NIC raises DMA → netdev publishes frame to `sim/eth/frame/{node_id}/tx`
    with embedded virtual timestamp
  - RX: netdev subscribes `sim/eth/frame/{node_id}/rx`; incoming frames are buffered
    and injected into the guest NIC only when virtual time reaches the stamped arrival time
- A lightweight C/Rust coordinator process (not Python) subscribes all TX topics,
  applies the attenuation/distance model, and republishes to RX topics with adjusted
  virtual timestamps
- Determinism comes from virtual-timestamp ordering, not from UDP delivery timing

### Tasks
- [x] **6.0** Write `tools/zenoh_coordinator` in Rust using Tokio + Zenoh async API to coordinate virtual time frames.
- [x] **6.1** Write tutorial lesson 6: Deterministic multi-node networking and attenuation modeling.
- [x] **6.2** Update `tools/zenoh_coordinator` to subscribe and route `virtmcu/uart/*` topics, applying virtual time propagation delay for deterministic multi-node serial (Phase 8).
- [x] **6.3** Update `tools/zenoh_coordinator` to route SystemC shared medium messages (e.g., CAN bus frames) between nodes (Phase 9).

---

## Phase 7 — FirmwareStudio / MuJoCo External Time Master 🚧 (In Progress)

**Goal**: virtmcu becomes the QEMU layer of FirmwareStudio. MuJoCo drives physical
simulation; its `TimeAuthority` class advances QEMU's virtual clock one quantum at a time
over Zenoh, guaranteeing causal consistency between physics and firmware.

**Background**: FirmwareStudio (upstream repository) already has a working prototype:
- `physics/time_authority/` — Python `TimeAuthority` class running in MuJoCo container
- `cyber/patches/0001-add-libqemu-clocksock.patch` — QEMU patch that exposes a Unix socket
- `cyber/src/node_agent.py` — bridges Zenoh ↔ QEMU Unix socket
- `cyber/src/shm_bridge.py` — bridges IVSHMEM MMIO ↔ Zenoh for sensor/actuator I/O

virtmcu's job in Phase 7: replace the prototype with production-quality implementations.

### Three Clock Modes

| Mode | QEMU flag | Performance | Use when |
|---|---|---|---|
| `standalone` | (none) | 100% | Development, CI without physics |
| `slaved-suspend` | (none — native plugin) | ~95% | FirmwareStudio default — TB-boundary halt via hw/zenoh/ |
| `slaved-icount` | `-icount shift=0,align=off,sleep=off` | ~15–20% | Sub-quantum timing needed (PWM, hardware timers) |

Inspired by Qualcomm qbox's `libgssync` cooperative-suspend pattern:
`slaved-suspend` hooks into the TCG loop at translation-block boundaries — no icount
penalty, full TCG speed within each step. The ±1 TB jitter is irrelevant for control loops.
**This is implemented as a native C module, not via external Python QMP commands.**

### Design: External Time Master Protocol

```
MuJoCo (mj_step)
    → TimeAuthority.step(quantum_ns)
        → Zenoh: GET sim/clock/advance/{node_id}  payload=(delta_ns, mujoco_time_ns)
            → hw/zenoh/zenoh-clock.c (native C plugin inside QEMU)
                → Blocks QEMU TCG loop at translation-block boundary
                → (slaved-icount only) qemu_icount_bias += delta_ns
                → QEMU runs delta_ns ns of virtual time, then blocks again
                → Replies: ClockReady{vtime_ns, n_frames}
            ← Zenoh reply: ClockReady
        ← TimeAuthority routes Ethernet frames via sim/eth/frame topics
```

**slaved-icount** requires: `-icount shift=0,align=off,sleep=off`
**slaved-suspend** requires no extra flags — the plugin handles halting via TCG hooks.

### Performance of the External Clock Approach

The stepping protocol adds overhead per quantum (typically 1–10 ms of sim time per step):
- Zenoh round-trip (same machine, Unix socket backend): ~10–50 µs
- TCG hook block/resume: ~1 µs
- For a 1 kHz physics loop (1 ms quantums): stepping overhead is < 5% of wall time

**slaved-suspend (default)**: QEMU runs at full TCG speed within each quantum. The only
penalty is the ~50 µs Zenoh round-trip at quantum boundaries. For a 1 kHz loop that is
~5% overhead — negligible.

**slaved-icount (sub-quantum precision only)**: icount mode disables TCG translation block
chaining, reducing raw instruction throughput by ~5–10×. A Cortex-A15 in QEMU delivers
~100–200 MIPS without icount; ~20–40 MIPS with it. This is still sufficient for 1 kHz
PID loops (~10 000 instructions/iteration) with 2–4× headroom. At 10 kHz the margin
tightens; prefer slaved-suspend if the firmware does not need sub-quantum timer precision.

### Tasks
- [x] **7.1** Write `hw/zenoh/zenoh-clock.c` — native QOM device (SysBusDevice):
  - Links `zenoh-c` (added to QEMU Meson as a `dependency()`)
  - Declares a Zenoh queryable on `sim/clock/advance/{node_id}` at `realize` time
  - Assigns its blocking routine to the exposed `virtmcu_tcg_quantum_hook` function pointer (installed by `apply_zenoh_hook.py`). This is required because QEMU exports no dynamic APIs for QOM modules to hook the internal `cpu_exec` loop.
  - Compiles as `hw-virtmcu-zenoh.so` via the existing Meson module system

  **Critical implementation constraint — BQL (Big QEMU Lock):**
  The TCG vCPU thread holds the BQL while executing translated code. Blocking on a Zenoh
  reply without releasing it will deadlock the entire process: the main event loop thread
  (QMP socket, GDB stub, I/O) cannot acquire the BQL to service requests.

  Correct sequence for `slaved-suspend`:
  1. Call `cpu_exit(cpu)` to set the TB-exit flag; the TCG loop exits cleanly at the
     current TB boundary without blocking mid-translation.
  2. In the outer vCPU loop (between TB dispatch iterations), before re-entering the
     next TB, our hook fires.
  3. Call `bql_unlock()` to release the lock.
  4. Block on the Zenoh queryable reply from TimeAuthority.
  5. Call `bql_lock()` to re-acquire before returning to the TCG loop.

  This is the standard QEMU pattern for vCPU-thread blocking operations (same as
  `qemu_mutex_unlock_iothread()` / `qemu_mutex_lock_iothread()` used in device models).
  Never skip step 3 or omit step 5 — partial locking causes silent data corruption.

  For `slaved-icount`: same BQL sandwich applies; additionally call
  `cpu_icount_advance(cpu, delta_ns)` (or directly set `timers_state.qemu_icount_bias`)
  while holding the BQL after step 5.

- [x] **7.2** Write `hw/zenoh/zenoh-netdev.c` — custom `-netdev` backend:
  - Implements `NetClientInfo` with `receive` (host→guest) and `can_receive`
  - TX path: serializes frame + current virtual timestamp → Zenoh publish to
    `sim/eth/frame/{node_id}/tx`
  - Registered as `-netdev zenoh,id=...,node=...,router=...`

  **Critical implementation constraint — virtual-time frame injection:**
  QEMU does not poll internal state for timestamp thresholds. A netdev backend cannot
  "wait" for virtual time to reach an arbitrary value and then inject a frame
  spontaneously. Frame injection must be driven by QEMU's timer subsystem.

  Correct RX implementation:
  1. Zenoh subscription callback (fires in Zenoh's thread): parse incoming frame,
     extract `delivery_vtime`, insert into a **min-heap priority queue** keyed by
     `delivery_vtime`.
  2. After inserting, call `timer_mod(rx_timer, delivery_vtime_of_earliest_frame)` to
     arm (or re-arm) the `QEMUTimer`.
  3. Allocate the timer with `timer_new_ns(QEMU_CLOCK_VIRTUAL, rx_timer_cb, netdev)` at
     init time. `QEMU_CLOCK_VIRTUAL` ensures the timer fires relative to QEMU's virtual
     clock — in slaved-icount mode this is the icount clock; in slaved-suspend mode it
     fires when QEMU resumes and virtual time catches up.
  4. In `rx_timer_cb`: drain all frames from the priority queue whose
     `delivery_vtime <= qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL)`, calling
     `qemu_send_packet(nc, frame_data, frame_len)` for each. Re-arm the timer for the
     next earliest frame if the queue is non-empty.
  5. The Zenoh callback runs in a foreign thread; the timer callback runs in the QEMU
     main loop thread. The priority queue must be protected by a `QemuMutex`.

- [x] **7.3** Delete `tools/node_agent/` — superseded by hw/zenoh/

- [x] **7.4** Integration test: boot minimal firmware, step 1000 × 1 ms, assert
  firmware timestamps are deterministic across two identical runs.

- [x] **7.5** Replace FirmwareStudio's `cyber/` with a dependency on virtmcu:
  - `worlds/*.yml` Docker Compose files reference virtmcu's patched QEMU image
  - Remove `cyber/src/node_agent.py` — replaced by `hw/zenoh/` native plugin

- [x] **7.6** Write tutorial lesson 7: External time synchronization and determinism with Zenoh.
- [x] **7.7** Ensure `hw/zenoh/zenoh-clock.c` accurately exports sub-quantum timing constraints to the upcoming SAL/AAL layer (Phase 10) to guarantee physics interpolation aligns with virtual execution time.

---

## Phase 8 — Interactive and Multi-Node Serial (UART)

**Goal**: Extend deterministic I/O to serial ports and provide a "Human-in-the-Loop" interactive experience.

**Tasks**:
- [x] **8.1** **Interactive Echo Firmware**: Write a bare-metal ARM firmware that polls the PL011 UART and echoes characters back to the user.
- [x] **8.2** **Tutorial Lesson 8**: Document how to connect to virtual UARTs via host sockets (`nc` / `minicom`) and explain the polling vs. interrupt trade-offs.
- [x] **8.3** **Deterministic Zenoh Chardev**: Implement `hw/zenoh/zenoh-chardev.c`.
    - Implements the QEMU `Chardev` class.
    - TX: Publishes bytes to Zenoh with `QEMU_CLOCK_VIRTUAL` timestamps.
    - RX: Buffers bytes in a priority queue and injects them via `QEMUTimer` to guarantee multi-node UART determinism.
- [x] **8.4** **Multi-Node UART Test**: Integration test where Node 1 sends a string over UART to Node 2 via the `zenoh_coordinator`, asserting byte-perfect virtual-time delivery.

---

## Phase 9 — Advanced Co-Simulation: Shared Media (SystemC) ✅

**Goal**: Move beyond simple MMIO registers to modeling complex shared physical mediums (like CAN or SPI) in SystemC with asynchronous interrupt support.

**Tasks**:
- [x] **9.1** **Asynchronous IRQ Protocol**: Upgrade `virtmcu_proto.h` and `hw/misc/mmio-socket-bridge.c` to support `IRQ_SET/CLEAR` messages sent from the SystemC adapter back to QEMU.
- [x] **9.2** **Multi-threaded SystemC Adapter**: Rewrite `tools/systemc_adapter` to use `std::thread` for socket I/O, preventing the host blocking-calls from freezing the SystemC scheduler.
- [x] **9.3** **Educational CAN Model**: Implement a "CAN-lite" controller in SystemC and a `SharedMedium` bus module that handles arbitration and delivery between two QEMU nodes.
- [x] **9.4** **Tutorial Lesson 9**: Co-simulating shared buses. Explain how QEMU handles the CPU while SystemC handles the complex timing of the CAN physical layer.

---

## Phase 10 — Telemetry Injection & Physics Alignment (SAL/AAL)

**Goal**: Align with the Research Team's "Cyber-Physical Bridge" architecture. Implement standardized sensor/actuator abstraction layers and support industry-standard telemetry formats.

**Tasks**:
- [x] **10.1** **SAL/AAL Abstraction Interfaces**: Define C++ base classes for Sensor and Actuator Abstraction Layers (SAL/AAL) to provide a stable target for MuJoCo and RESD backends.
- [x] **10.2** **RESD Ingestion Engine**: Implement a native parser for **Renode Sensor Data (RESD)** format to support high-throughput, deterministic telemetry replay in standalone mode.
- [x] **10.3** **Zero-Copy MuJoCo Bridge**: Optimize the Phase 7 implementation using shared memory (`mjData`) for integrated physics-driven simulation.
- [x] **10.4** **OpenUSD Metadata Tool**: Write a utility to parse OpenUSD Robot Schemas and automatically generate the mapping boilerplate for virtmcu peripheral addresses.
- [x] **10.5** **Tutorial Lesson 10**: The Cyber-Physical Bridge. Using RESD for CI/CD and MuJoCo for control-loop validation.
- [x] **10.6** **Native Zenoh Actuator Support**: Implement `zenoh-actuator` QOM device to allow firmware to publish control signals directly to Zenoh topics (e.g. `firmware/control/{node}/{id}`).

---

## Phase 11 — RISC-V Expansion & Framework Maturation

**Goal**: Expand architecture support to RISC-V, resolve technical debt around virtual-time testing, establish Path B co-simulation (Remote Port), and formally migrate the upstream FirmwareStudio repository to use `virtmcu`.

**Tasks**:
- [x] **11.1** **RISC-V Machine Generation**: Extend the dynamic machine generation pipeline (`repl2qemu`) and QEMU patches to support RISC-V targets, removing the ARM-only restriction.
- [x] **11.2** **Virtual-Time-Aware Timeouts**: Update the Robot Framework QMP library (`qmp_bridge.py`) to poll `query-cpus-fast` for virtual time, replacing wall-clock timeouts for reliable testing in `slaved-icount` mode.
- [x] **11.3** **Remote Port Co-Simulation (Path B)**: Implement full TLM-2.0 co-simulation via AMD/Xilinx Remote Port to support Verilated FPGA fabrics and high-bandwidth SoC subsystems.
- [ ] **11.4** **FirmwareStudio Upstream Migration**: Refactor the parent FirmwareStudio project to delete Python-in-the-loop scripts (`node_agent.py`, `shm_bridge.py`), switch default clock to `slaved-suspend`, and adopt virtmcu's dynamic QEMU 11.0.0-rc3 container image.

---

## Phase 12 — Advanced Observability & Interactive APIs (COOJA-Inspired) ✅

**Status**: Done (Hardened)

### Tasks
- [x] **12.1** **Deterministic Telemetry Tracing (Timeline Enabler)**: Implement `hw/zenoh/zenoh-telemetry.c` to trace CPU sleep states (`WFI`/`WFE`), IRQ firings, and key peripheral state changes, publishing them to `sim/telemetry/trace/{node_id}` stamped with exact `QEMU_CLOCK_VIRTUAL` nanoseconds.
- [x] **12.2** **Dynamic Network Topology API (UDGM/DGRM Enabler)**: Expand `tools/zenoh_coordinator` to expose an RPC endpoint (e.g., `sim/network/control`) that accepts real-time link-quality matrices, packet drop probabilities, and distance updates.
- [x] **12.3** **Standardized UI Topics (Interactive Boards Enabler)**: Extend the SAL/AAL interface (from Phase 10) and implement `hw/zenoh/zenoh-ui.c` to bind generic human-interface peripherals (Buttons, LEDs) to standard `sim/ui/{node_id}/...` Zenoh topics.
- [x] **12.4** **Tutorial Lesson 12**: Advanced Observability. Teach how to capture and visualize deterministic QEMU execution traces and dynamically manipulate network topology.

### Phase 12 Technical Debt & Future Risks
- [x] **12.5** **Concurrency inside `irq_slots`**: Added `irq_slots_lock` (QemuMutex) to ensure thread-safety when IRQs are triggered outside the BQL.
- [x] **12.6** **Struct Protocol Rigidity**: Migrated telemetry to FlatBuffers for schema evolution.
- [ ] **12.7** **Safe QOM Path Resolution for IRQs**: (DEFERRED) Resolving canonical paths in `telemetry_irq_hook` is unsafe outside the BQL. A future revision should populate a name-cache during device realization or use `object_dynamic_cast` within a BQL-guaranteed wrapper.

---

## Phase 13 — AI Debugging & MCP Interface

**Goal**: Provide a Model Context Protocol (MCP) server that enables AI agents to semantically interact with the simulation. This allows an AI to provision boards, flash firmware, and debug running systems via high-level tools rather than raw shell commands.

**Tasks**:
- [x] **13.1** **MCP Lifecycle Tools**: Implement tools to `provision_board`, `flash_firmware`, `start_node`, and `stop_node`, wrapping the existing `yaml2qemu` and `run.sh` pipelines.
- [x] **13.2** **Semantic Debugging API**: Implement `read_cpu_state`, `read_memory`, and `inject_interrupt` by wrapping the `qmp_bridge.py` library.
- [x] **13.3** **Zenoh-MCP Bridge**: Implement resources to stream UART console output and network status directly into the MCP client's context.
- [x] **13.4** **Tutorial Lesson 13**: AI-Augmented Debugging. Teach how to use an MCP-enabled agent to diagnose a firmware crash (e.g., a stack overflow) in a multi-node environment.

---

## Phase 14 — Wireless & IoT RF Simulation (BLE, Thread, WiFi)

**Goal**: Provide deterministic, virtual-timestamped simulation of wireless transceivers to bridge the gap between simple Ethernet and complex IoT meshing.

**Tasks**:
- [x] **14.1** **HCI over Zenoh (BLE)**: Implement a Bluetooth HCI backend using QEMU's `-chardev` that publishes/subscribes to Zenoh topics instead of standard host bluetooth stacks, enabling deterministic BLE meshing between virtual nodes.
- [x] **14.2** **802.15.4 / Thread MAC**: Implement a generic 802.15.4 MAC layer MMIO peripheral or a standard SPI-based radio interface (like an nRF transceiver) that routes frames through the `zenoh_coordinator`.
- [x] **14.3** **RF Propagation Models**: Expand the `zenoh_coordinator` to apply Free Space Path Loss (FSPL) and Friis transmission calculations based on XYZ coordinates provided by the physics engine.
- [x] **14.4** **Tutorial Lesson 14**: Wireless Simulation. Simulating an IoT sensor network with dynamic RF attenuation.

### Phase 14 Technical Debt & Future Risks
- [ ] **14.5** **True 802.15.4 MAC State Machine**: `hw/zenoh/zenoh-802154.c` acts as a simple byte-pipe (FIFO). Real radios (e.g., nRF52840, AT86RF233) have complex state machines managing CSMA/CA, auto-ACKs, frame filtering by PAN ID/Short Address, and MAC-level timers. Guest firmware using standard Zephyr/Contiki drivers will fail without these hardware-level behaviors.
- [ ] **14.6** **O(N²) RF Coordinator Scaling**: The coordinator broadcasts every RF packet to every known node, calculating Euclidean distance for each pair. A dense mesh network (100+ nodes) will bottleneck the single-threaded `tokio` select loop, stalling the deterministic simulation. Requires spatial partitioning (e.g., quad-trees).
- [ ] **14.7** **Dynamic Topology vs. Static Hashmap**: The coordinator currently hardcodes the `node_positions` hash map. For true cyber-physical simulation, it must dynamically subscribe to `sim/telemetry/position` updates from the physics engine (e.g., MuJoCo).
- [ ] **14.8** **RF Header Schema Rigidity**: The `ZenohRfHeader` uses rigid, 14-byte packed C-structs. Adding RF metadata (e.g., antenna ID, multi-path hints) will break fleet compatibility. Needs a FlatBuffers/CBOR migration similar to Phase 12 telemetry.
- [ ] **14.9** **Isotropic RF Assumptions**: The current Free Space Path Loss (FSPL) model assumes perfect omnidirectional antennas and ignores multi-path fading, physical obstacles, and interference from overlapping transmissions.

---

## Phase 15 — Distribution & Packaging

**Goal**: Remove the friction of compiling QEMU from source. Distribute `virtmcu` as an easily installable suite.

**Tasks**:
- [ ] **15.1** **Python Tools PyPI Package**: Package `repl2qemu`, `yaml2qemu`, and `mcp_server` into a standalone PyPI package (`virtmcu-tools`).
- [ ] **15.2** **Binary Releases**: Establish a GitHub Actions pipeline to compile the patched `qemu-system-arm` and `hw-virtmcu-zenoh.so` binaries for `x86_64-linux` and `aarch64-linux` (and macOS if plugins issue is resolved).
- [ ] **15.3** **Tutorial Lesson 15**: Setup and Distribution. Installing and running `virtmcu` from binaries instead of source.

---

## Phase 16 — Performance & Determinism CI

**Goal**: Establish rigorous performance regression testing to ensure that the synchronization mechanisms (TCG hooks and Zenoh) do not silently degrade over time.

**Tasks**:
- [ ] **16.1** **IPS Benchmarking**: Add a CI step that runs a heavy mathematical payload in `standalone`, `slaved-suspend`, and `slaved-icount` modes and logs the Instructions-Per-Second (IPS).
- [ ] **16.2** **Latency Tracking**: Measure the exact Zenoh round-trip time per quantum in the CI environment and fail the build if it exceeds the 1ms threshold.
- [ ] **16.3** **Tutorial Lesson 16**: Profiling and Benchmarking virtmcu.

---

## Phase 17 — Security & Hardening (Fuzzing)

**Goal**: Protect the simulation boundary. Given that virtmcu ingests data from external networks and files, ensure the emulated environment cannot be crashed or escaped via malformed inputs.

**Tasks**:
- [ ] **17.1** **Network Boundary Fuzzing**: Implement a fuzzer (e.g., AFL++) against `hw/zenoh/zenoh-netdev.c` and `zenoh-chardev.c` to ensure corrupted Zenoh frames do not cause buffer overflows in the QEMU address space.
- [ ] **17.2** **Parser Fuzzing**: Apply fuzzing to `tools/repl2qemu/parser.py` and the YAML parsers to ensure malformed configuration files fail gracefully.
- [ ] **17.3** **Tutorial Lesson 17**: Securing the Digital Twin Boundary.

---

## Phase 18 — Native Rust Zenoh Migration (Oxidization)

**Goal**: Eliminate the `zenoh-c` FFI layer by rewriting the core Zenoh plugins (`hw/zenoh/`) in native Rust. This improves concurrency safety, simplifies the build process, and aligns with the long-term architectural goal of using Rust for all safe simulation-loop components.

**Tasks**:
- [ ] **18.1** **Rust-QOM Foundation**: Stabilize the Rust QOM bindings (from `hw/rust-dummy/`) into a reusable framework for implementing `SysBusDevice`, `NetClient`, and `Chardev` backends in Rust.
- [ ] **18.2** **Native Zenoh-Clock (Rust)**: Rewrite `zenoh-clock.c` in Rust. Use the native `zenoh` crate directly. Implement the BQL sandwich (`bql_unlock` -> `wait` -> `bql_lock`) using Rust safety patterns.
- [ ] **18.3** **Native Zenoh-Netdev (Rust)**: Rewrite `zenoh-netdev.c` in Rust. Replace the C heap with `std::collections::BinaryHeap` for deterministic virtual-time delivery.
- [ ] **18.4** **Native Zenoh-Chardev (Rust)**: Rewrite `zenoh-chardev.c` in Rust, enabling safe multi-node interactive UART communication.
- [ ] **18.5** **Native Zenoh-Telemetry (Rust)**: Rewrite `zenoh-telemetry.c` in Rust and integrate with the FlatBuffers tracing schema from Phase 12.
- [ ] **18.6** **Tutorial Lesson 18**: Developing QEMU Peripherals in Rust. Explain the `qom-rs` bindings and how to leverage Cargo for simulation plugins.

---

## Risks and Open Questions

| # | Risk | Mitigation |
|---|------|-----------|
| R1 | arm-generic-fdt patchew series may not apply cleanly to v11.0.0-rc3 HEAD | Pin to the exact commit the patchew was submitted against; cherry-pick conflicts manually |
| R2 | Native module approach fails on some macOS builds | Omit `--enable-plugins` on Darwin natively to bypass GLib symbol conflict |
| R3 | macOS `.so` loading is broken with `--enable-plugins` | Enforce Linux-only dev environment in CI |
| R4 | Native Zenoh plugin (`hw/zenoh/`) adds `zenoh-c` as a QEMU Meson dependency | Pin zenoh-c version; vendor as Meson `subproject()` to avoid system-library conflicts |
| R5 | Renode .repl parser has undocumented edge cases | Use Renode source (`third_party/renode`) as ground truth; diff parser output against Renode's own AST |
| R6 | `arm-generic-fdt` v3 patch series may have changed between patchew submission and merger | Track patchew thread; re-fetch if a v4 series is posted |
| R7 | icount mode reduces firmware execution speed ~5–10× | Acceptable for control loops ≤10 kHz; profile with `perf` if needed |
| R8 | FirmwareStudio `libqemu` patch uses placeholder git hashes (aaaa/bbbb) and may not apply | Must be manually rewritten with real context lines against QEMU 11.0.0-rc3 |
| R9 | `apply_zenoh_hook.py` function-pointer injection may break on QEMU `cpu-exec.c` refactors | Keep injection minimal (one function pointer + one call site); re-validate on every QEMU version bump |
| R10 | TCG cooperative-halt hooks may conflict with future QEMU upstream refactors | Keep hook surface minimal; track QEMU `accel/tcg/` API changes on each upstream bump |
| R11 | Deadlock in `zenoh-clock.c` shutdown | `z_session_drop` in the main thread can deadlock with Zenoh callbacks waiting for the BQL. Needs a non-blocking shutdown sequence. |

---

## Deferred / Won't Do

- Windows support (module loading fundamentally broken on Windows with current QEMU)
- RESD (Renode Sensor Data) format injection (COMPLETED in Phase 10)
- Antigravity IDE / agent_memory.json / mcp_servers.json (not project artifacts)
- `query-cpus` (deprecated — use `query-cpus-fast` only)

## Permanently Rejected Approaches

These were evaluated and will not be revisited unless the stated reasons change.
See `docs/ARCHITECTURE.md §10` for full rationale.

| Approach | Reason rejected |
|---|---|
| Python node_agent for clock sync (QMP stop/cont) | Asynchronous QMP dispatch gives indeterminate virtual-time halt boundaries; OS thread jitter breaks causal consistency (ADR-001) |
| Python vhost-user daemons for peripherals | ~1–5 µs/call IPC latency; catastrophic at >100 kHz access rates; violates No-Python-in-Loop (ADR-003) |
| `-netdev socket,mcast=...` for multi-node networking | UDP delivery is OS-scheduled, not gated on virtual time; icount mode does not fix this (ADR-002) |
| Robot Framework as primary test framework | Wall-clock timeouts break in slaved-icount mode; pytest + qemu.qmp is more debuggable and QEMU-upstream-aligned (ADR-004) |
| QEMU chardev sockets as native MMIO proxies | QEMU chardev is a byte stream for UARTs only; does not serialize MemoryRegionOps; custom bridge device required (ADR-005) |
| Full qbox/MINRES SystemC-as-kernel embedding | SystemC dependency is overkill; Zenoh provides equivalent IPC; TCG hook pattern from qbox adopted without the SystemC layer (ADR-001, §8) |
