;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV 207, <-20
	DJN -1, @-20
	SPL 0, #2
	SUB @24, -7
	SUB @24, -7
	ADD 130, 9
	ADD 852, 30
	JMZ 942, 202
	ADD 852, 30
	SUB 852, 30
	SUB <2, <2
	SPL 202, #-0
	SPL 2, #2
	ADD 2, @-0
	ADD 2, @-0
	SUB @24, -7
	SUB 300, 2
	SUB 300, 2
	SUB @-324, -37
	MOV 207, <-20
	ADD 852, @30
	MOV 207, <-20
	SPL 2, #2
	SUB <2, <2
	CMP @24, -7
	DAT #194, #520
	SUB @127, 6
	SUB @127, 6
	ADD 130, 9
	ADD 130, 9
	SPL 0, #2
	ADD 130, 9
	DAT #194, #20
	SUB 194, <20
	SUB <0, @2
	SUB @24, -7
	SPL 0, <-2
	ADD 210, 30
	ADD 249, @77
	SPL 0, <-2
	SPL 0, <-2
	MOV 207, <-20
	SPL 0, <-2
	MOV 207, <-20
	SPL 0, #2
	SPL 0, #2
	MOV -1, <-20
	ADD 210, 60
