Execute     source -notrace -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.26 sec.
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.487 sec.
INFO-FLOW: Workspace D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls opened at Fri Oct 31 14:48:26 +0800 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.528 sec.
Execute   apply_ini D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(7)
Execute     add_files D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp 
INFO: [HLS 200-10] Adding design file 'D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file_cflags=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp,-ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp,-ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(8)
Execute     add_files D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp -appendflags -cflags -ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(10)
Execute     add_files -tb D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file_cflags=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp,-ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp,-ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(11)
Execute     add_files -tb D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp -appendflags -cflags -ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=lz4CompressEngineRun' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.top=lz4CompressEngineRun' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(9)
Execute     set_top lz4CompressEngineRun 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(6)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg484-1' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg484-1' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(1)
Execute     set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 2.41 sec.
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.135 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.577 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=7ns' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'clock=7ns' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(4)
Execute     create_clock -period 7ns 
Execute       ap_set_clock -name default -period 7 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=10%' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=10%' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(5)
Execute     set_clock_uncertainty 10% 
Execute       ap_set_clock -name default -uncertainty 0.7 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.7ns.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.argv=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'cosim.argv=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(12)
Execute     config_cosim -argv D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.argv=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'csim.argv=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(13)
Execute     config_csim -argv D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.compile.pragma_strict_mode=1' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.compile.pragma_strict_mode=1' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(14)
Execute     config_compile -pragma_strict_mode=1 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.flow=syn' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'vivado.flow=syn' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(15)
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.rtl=verilog' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(16)
Execute     config_export -rtl=verilog 
Command   apply_ini done; 2.668 sec.
Execute   apply_ini D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.339 seconds; current allocated memory: 263.062 MB.
Execute       set_directive_top lz4CompressEngineRun -name=lz4CompressEngineRun 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang ../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp -foptimization-record-file=D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/all.directive.json -E -ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Werror=invalid-hls-pragmas -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=7 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.cpp.clang.out.log 2> D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/clang.out.log 2> D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/.systemc_flag -fix-errors D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.017 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/all.directive.json -fix-errors D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.179 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 2.52 sec.
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp -ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Werror=invalid-hls-pragmas -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=7 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot -I D:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.bc {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp.clang.out.log 2> D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'no_blocks' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/stream_downsizer.hpp:435:38)
WARNING: [HLS 207-5292] unused parameter 'argc' (../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:76:14)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.291 seconds; current allocated memory: 270.656 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.0.bc -args  "D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.g.bc"  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.g.bc -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.0.bc > D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.1.lower.bc -args D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.1.lower.bc > D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.104 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.2.m1.bc -args D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.2.m1.bc > D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 2.047 sec.
Execute       run_link_or_opt -opt -out D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.3.fpc.bc -args D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lz4CompressEngineRun -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=lz4CompressEngineRun -reflow-float-conversion -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.3.fpc.bc > D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.985 sec.
Execute       run_link_or_opt -out D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.4.m2.bc -args D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.4.m2.bc > D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.5.gdce.bc -args D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lz4CompressEngineRun 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=lz4CompressEngineRun -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.5.gdce.bc > D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=lz4CompressEngineRun -mllvm -hls-db-dir -mllvm D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-strict-mode-pragma-check-in-llvm-setting=true -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=7 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.7 -x ir D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.5.gdce.bc -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 5,667 Compile/Link D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 5,667 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,650 Unroll/Inline (step 1) D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,650 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,060 Unroll/Inline (step 2) D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,060 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 919 Unroll/Inline (step 3) D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 919 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 890 Unroll/Inline (step 4) D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 890 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 905 Array/Struct (step 1) D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 905 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 851 Array/Struct (step 2) D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 851 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 851 Array/Struct (step 3) D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 851 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 851 Array/Struct (step 4) D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 851 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 880 Array/Struct (step 5) D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 880 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 880 Performance (step 1) D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 880 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 854 Performance (step 2) D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 854 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 953 Performance (step 3) D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 902 Performance (step 4) D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 902 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 926 HW Transforms (step 1) D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 926 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,004 HW Transforms (step 2) D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,004 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 0.229 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_347_2' is marked as complete unroll implied by the pipeline pragma (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:347:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_363_3' is marked as complete unroll implied by the pipeline pragma (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:363:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_372_4' is marked as complete unroll implied by the pipeline pragma (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:372:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_3' is marked as complete unroll implied by the pipeline pragma (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:103:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_4' is marked as complete unroll implied by the pipeline pragma (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:128:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_142_5' is marked as complete unroll implied by the pipeline pragma (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:142:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_6' is marked as complete unroll implied by the pipeline pragma (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:158:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_166_7' is marked as complete unroll implied by the pipeline pragma (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:166:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_189_8' is marked as complete unroll implied by the pipeline pragma (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:189:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_347_2' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:347:27) in function 'xf::compression::lzBestMatchFilter<6, 65536>' completely with a factor of 5 (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:325:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_363_3' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:363:20) in function 'xf::compression::lzBestMatchFilter<6, 65536>' completely with a factor of 6 (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:325:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_372_4' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:372:27) in function 'xf::compression::lzBestMatchFilter<6, 65536>' completely with a factor of 6 (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:325:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_333_1' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:333:20) in function 'xf::compression::lzBestMatchFilter<6, 65536>' completely with a factor of 6 (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:325:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_3' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:103:27) in function 'xf::compression::lzCompress<6, 4, 65536, 6, 1, 1024, 64>' completely with a factor of 5 (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_4' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:128:27) in function 'xf::compression::lzCompress<6, 4, 65536, 6, 1, 1024, 64>' completely with a factor of 6 (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_142_5' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:142:20) in function 'xf::compression::lzCompress<6, 4, 65536, 6, 1, 1024, 64>' completely with a factor of 6 (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_6' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:158:27) in function 'xf::compression::lzCompress<6, 4, 65536, 6, 1, 1024, 64>' completely with a factor of 6 (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_166_7' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:166:31) in function 'xf::compression::lzCompress<6, 4, 65536, 6, 1, 1024, 64>' completely with a factor of 6 (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_189_8' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:189:27) in function 'xf::compression::lzCompress<6, 4, 65536, 6, 1, 1024, 64>' completely with a factor of 6 (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:58:0)
INFO: [HLS 214-188] Unrolling loop 'dict_flush' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:75:5) in function 'xf::compression::lzCompress<6, 4, 65536, 6, 1, 1024, 64>' partially with a factor of 4 (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:58:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_1' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:69:22) in function 'xf::compression::lzCompress<6, 4, 65536, 6, 1, 1024, 64>' completely with a factor of 6 (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:58:0)
INFO: [HLS 214-248] Applying array_partition to 'present_window': Complete partitioning on dimension 1. (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82:13)
INFO: [HLS 214-248] Applying array_partition to 'compare_window': Complete partitioning on dimension 1. (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:329:18)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'dict' due to pipeline pragma (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:76:9)
INFO: [HLS 214-248] Applying array_partition to 'dict': Cyclic partitioning with factor 4 on dimension 1. (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:66:17)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.978 seconds; current allocated memory: 272.113 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 272.121 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top lz4CompressEngineRun -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.0.bc -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 278.887 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.1.bc -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.2.prechk.bc -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 282.465 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.g.1.bc to D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.o.1.bc -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'xf::compression::lz4Compress<4096, 8>' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:384:1), detected/extracted 2 process function(s): 
	 'xf::compression::details::lz4CompressPart1<4096, 8>'
	 'xf::compression::details::lz4CompressPart2'.
INFO: [XFORM 203-712] Applying dataflow to function 'lz4CompressEngineRun' (../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:49:1), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'xf::compression::lzCompress<6, 4, 65536, 6, 1, 1024, 64>'
	 'xf::compression::lzBestMatchFilter<6, 65536>'
	 'xf::compression::lzBooster<255, 16384, 64>'
	 'xf::compression::lz4Compress<4096, 8>'.
Command         transform done; 1.778 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.o.1.tmp.bc -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617:32) to (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:638:13) in function 'xf::compression::lzBooster<255, 16384, 64>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:340:9) to (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:339:5) in function 'xf::compression::lzBestMatchFilter<6, 65536>'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::compression::lzCompress<6, 4, 65536, 6, 1, 1024, 64>' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:64:5)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::compression::lzBestMatchFilter<6, 65536>' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:325:5)...5 expression(s) balanced.
Command         transform done; 0.141 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.927 seconds; current allocated memory: 306.797 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.o.2.bc -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dict.3' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:66).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dict.2' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:66).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dict.1' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:66).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dict' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:66).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_mem' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:602).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dict.3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dict.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dict.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'dict'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'local_mem'.
Execute           auto_get_db
Command         transform done; 0.285 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.o.3.bc -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-1450] Process lz4CompressPart1<4096, 8> has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
Command         transform done; 0.141 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 442.980 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.525 sec.
Command     elaborate done; 23.834 sec.
Execute     ap_eval exec zip -j D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'lz4CompressEngineRun' ...
Execute       ap_set_top_model lz4CompressEngineRun 
WARNING: [SYN 201-103] Legalizing function name 'lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush' to 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush'.
WARNING: [SYN 201-103] Legalizing function name 'lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2' to 'lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2'.
WARNING: [SYN 201-103] Legalizing function name 'lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress' to 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress'.
WARNING: [SYN 201-103] Legalizing function name 'lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover' to 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover'.
WARNING: [SYN 201-103] Legalizing function name 'lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes' to 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes'.
WARNING: [SYN 201-103] Legalizing function name 'lzCompress<6, 4, 65536, 6, 1, 1024, 64>' to 'lzCompress_6_4_65536_6_1_1024_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter' to 'lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter'.
WARNING: [SYN 201-103] Legalizing function name 'lzBestMatchFilter<6, 65536>' to 'lzBestMatchFilter_6_65536_s'.
WARNING: [SYN 201-103] Legalizing function name 'lzBooster<255, 16384, 64>_Pipeline_lz_booster' to 'lzBooster_255_16384_64_Pipeline_lz_booster'.
WARNING: [SYN 201-103] Legalizing function name 'lzBooster<255, 16384, 64>' to 'lzBooster_255_16384_64_s'.
WARNING: [SYN 201-103] Legalizing function name 'lz4CompressPart1<4096, 8>_Pipeline_lz4_divide' to 'lz4CompressPart1_4096_8_Pipeline_lz4_divide'.
WARNING: [SYN 201-103] Legalizing function name 'lz4CompressPart1<4096, 8>' to 'lz4CompressPart1_4096_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'lz4Compress<4096, 8>' to 'lz4Compress_4096_8_s'.
Command       ap_set_top_model done; 1.312 sec.
Execute       get_model_list lz4CompressEngineRun -filter all-wo-channel -topdown 
Execute       preproc_iomode -model lz4CompressEngineRun 
Execute       preproc_iomode -model lz4Compress<4096, 8> 
Execute       preproc_iomode -model lz4CompressPart2 
Execute       preproc_iomode -model lz4CompressPart2_Pipeline_lz4_compress 
Execute       preproc_iomode -model lz4CompressPart1<4096, 8> 
Execute       preproc_iomode -model lz4CompressPart1<4096, 8>_Pipeline_lz4_divide 
Execute       preproc_iomode -model lzBooster<255, 16384, 64> 
Execute       preproc_iomode -model lzBooster<255, 16384, 64>_Pipeline_lz_booster 
Execute       preproc_iomode -model lzBestMatchFilter<6, 65536> 
Execute       preproc_iomode -model lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter 
Execute       preproc_iomode -model lzCompress<6, 4, 65536, 6, 1, 1024, 64> 
Execute       preproc_iomode -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes 
Execute       preproc_iomode -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover 
Execute       preproc_iomode -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress 
Execute       preproc_iomode -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 
Execute       preproc_iomode -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list lz4CompressEngineRun -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>} {lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter} {lzBestMatchFilter<6, 65536>} {lzBooster<255, 16384, 64>_Pipeline_lz_booster} {lzBooster<255, 16384, 64>} {lz4CompressPart1<4096, 8>_Pipeline_lz4_divide} {lz4CompressPart1<4096, 8>} lz4CompressPart2_Pipeline_lz4_compress lz4CompressPart2 {lz4Compress<4096, 8>} lz4CompressEngineRun
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush ...
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush 
Execute       apply_spec_resource_limit lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush 
INFO-FLOW: Configuring Module : lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 ...
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 
Execute       apply_spec_resource_limit lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 
INFO-FLOW: Configuring Module : lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress ...
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress 
Execute       apply_spec_resource_limit lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress 
INFO-FLOW: Configuring Module : lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover ...
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover 
Execute       apply_spec_resource_limit lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover 
INFO-FLOW: Configuring Module : lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes ...
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes 
Execute       apply_spec_resource_limit lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes 
INFO-FLOW: Configuring Module : lzCompress<6, 4, 65536, 6, 1, 1024, 64> ...
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64> 
Execute       apply_spec_resource_limit lzCompress<6, 4, 65536, 6, 1, 1024, 64> 
INFO-FLOW: Configuring Module : lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter ...
Execute       set_default_model lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter 
Execute       apply_spec_resource_limit lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter 
INFO-FLOW: Configuring Module : lzBestMatchFilter<6, 65536> ...
Execute       set_default_model lzBestMatchFilter<6, 65536> 
Execute       apply_spec_resource_limit lzBestMatchFilter<6, 65536> 
INFO-FLOW: Configuring Module : lzBooster<255, 16384, 64>_Pipeline_lz_booster ...
Execute       set_default_model lzBooster<255, 16384, 64>_Pipeline_lz_booster 
Execute       apply_spec_resource_limit lzBooster<255, 16384, 64>_Pipeline_lz_booster 
INFO-FLOW: Configuring Module : lzBooster<255, 16384, 64> ...
Execute       set_default_model lzBooster<255, 16384, 64> 
Execute       apply_spec_resource_limit lzBooster<255, 16384, 64> 
INFO-FLOW: Configuring Module : lz4CompressPart1<4096, 8>_Pipeline_lz4_divide ...
Execute       set_default_model lz4CompressPart1<4096, 8>_Pipeline_lz4_divide 
Execute       apply_spec_resource_limit lz4CompressPart1<4096, 8>_Pipeline_lz4_divide 
INFO-FLOW: Configuring Module : lz4CompressPart1<4096, 8> ...
Execute       set_default_model lz4CompressPart1<4096, 8> 
Execute       apply_spec_resource_limit lz4CompressPart1<4096, 8> 
INFO-FLOW: Configuring Module : lz4CompressPart2_Pipeline_lz4_compress ...
Execute       set_default_model lz4CompressPart2_Pipeline_lz4_compress 
Execute       apply_spec_resource_limit lz4CompressPart2_Pipeline_lz4_compress 
INFO-FLOW: Configuring Module : lz4CompressPart2 ...
Execute       set_default_model lz4CompressPart2 
Execute       apply_spec_resource_limit lz4CompressPart2 
INFO-FLOW: Configuring Module : lz4Compress<4096, 8> ...
Execute       set_default_model lz4Compress<4096, 8> 
Execute       apply_spec_resource_limit lz4Compress<4096, 8> 
INFO-FLOW: Configuring Module : lz4CompressEngineRun ...
Execute       set_default_model lz4CompressEngineRun 
Execute       apply_spec_resource_limit lz4CompressEngineRun 
INFO-FLOW: Model list for preprocess: entry_proc {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>} {lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter} {lzBestMatchFilter<6, 65536>} {lzBooster<255, 16384, 64>_Pipeline_lz_booster} {lzBooster<255, 16384, 64>} {lz4CompressPart1<4096, 8>_Pipeline_lz4_divide} {lz4CompressPart1<4096, 8>} lz4CompressPart2_Pipeline_lz4_compress lz4CompressPart2 {lz4Compress<4096, 8>} lz4CompressEngineRun
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush ...
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush 
Execute       cdfg_preprocess -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush 
Execute       rtl_gen_preprocess lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush 
INFO-FLOW: Preprocessing Module: lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 ...
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 
Execute       cdfg_preprocess -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 
Execute       rtl_gen_preprocess lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 
INFO-FLOW: Preprocessing Module: lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress ...
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress 
Execute       cdfg_preprocess -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress 
Execute       rtl_gen_preprocess lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress 
INFO-FLOW: Preprocessing Module: lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover ...
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover 
Execute       cdfg_preprocess -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover 
Execute       rtl_gen_preprocess lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover 
INFO-FLOW: Preprocessing Module: lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes ...
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes 
Execute       cdfg_preprocess -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes 
Execute       rtl_gen_preprocess lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes 
INFO-FLOW: Preprocessing Module: lzCompress<6, 4, 65536, 6, 1, 1024, 64> ...
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64> 
Execute       cdfg_preprocess -model lzCompress<6, 4, 65536, 6, 1, 1024, 64> 
Execute       rtl_gen_preprocess lzCompress<6, 4, 65536, 6, 1, 1024, 64> 
INFO-FLOW: Preprocessing Module: lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter ...
Execute       set_default_model lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter 
Execute       cdfg_preprocess -model lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter 
Execute       rtl_gen_preprocess lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter 
INFO-FLOW: Preprocessing Module: lzBestMatchFilter<6, 65536> ...
Execute       set_default_model lzBestMatchFilter<6, 65536> 
Execute       cdfg_preprocess -model lzBestMatchFilter<6, 65536> 
Execute       rtl_gen_preprocess lzBestMatchFilter<6, 65536> 
INFO-FLOW: Preprocessing Module: lzBooster<255, 16384, 64>_Pipeline_lz_booster ...
Execute       set_default_model lzBooster<255, 16384, 64>_Pipeline_lz_booster 
Execute       cdfg_preprocess -model lzBooster<255, 16384, 64>_Pipeline_lz_booster 
Execute       rtl_gen_preprocess lzBooster<255, 16384, 64>_Pipeline_lz_booster 
INFO-FLOW: Preprocessing Module: lzBooster<255, 16384, 64> ...
Execute       set_default_model lzBooster<255, 16384, 64> 
Execute       cdfg_preprocess -model lzBooster<255, 16384, 64> 
Execute       rtl_gen_preprocess lzBooster<255, 16384, 64> 
INFO-FLOW: Preprocessing Module: lz4CompressPart1<4096, 8>_Pipeline_lz4_divide ...
Execute       set_default_model lz4CompressPart1<4096, 8>_Pipeline_lz4_divide 
Execute       cdfg_preprocess -model lz4CompressPart1<4096, 8>_Pipeline_lz4_divide 
Execute       rtl_gen_preprocess lz4CompressPart1<4096, 8>_Pipeline_lz4_divide 
INFO-FLOW: Preprocessing Module: lz4CompressPart1<4096, 8> ...
Execute       set_default_model lz4CompressPart1<4096, 8> 
Execute       cdfg_preprocess -model lz4CompressPart1<4096, 8> 
Execute       rtl_gen_preprocess lz4CompressPart1<4096, 8> 
INFO-FLOW: Preprocessing Module: lz4CompressPart2_Pipeline_lz4_compress ...
Execute       set_default_model lz4CompressPart2_Pipeline_lz4_compress 
Execute       cdfg_preprocess -model lz4CompressPart2_Pipeline_lz4_compress 
Execute       rtl_gen_preprocess lz4CompressPart2_Pipeline_lz4_compress 
INFO-FLOW: Preprocessing Module: lz4CompressPart2 ...
Execute       set_default_model lz4CompressPart2 
Execute       cdfg_preprocess -model lz4CompressPart2 
Execute       rtl_gen_preprocess lz4CompressPart2 
INFO-FLOW: Preprocessing Module: lz4Compress<4096, 8> ...
Execute       set_default_model lz4Compress<4096, 8> 
Execute       cdfg_preprocess -model lz4Compress<4096, 8> 
Execute       rtl_gen_preprocess lz4Compress<4096, 8> 
INFO-FLOW: Preprocessing Module: lz4CompressEngineRun ...
Execute       set_default_model lz4CompressEngineRun 
Execute       cdfg_preprocess -model lz4CompressEngineRun 
Execute       rtl_gen_preprocess lz4CompressEngineRun 
INFO-FLOW: Model list for synthesis: entry_proc {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>} {lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter} {lzBestMatchFilter<6, 65536>} {lzBooster<255, 16384, 64>_Pipeline_lz_booster} {lzBooster<255, 16384, 64>} {lz4CompressPart1<4096, 8>_Pipeline_lz4_divide} {lz4CompressPart1<4096, 8>} lz4CompressPart2_Pipeline_lz4_compress lz4CompressPart2 {lz4Compress<4096, 8>} lz4CompressEngineRun
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.535 seconds; current allocated memory: 445.711 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 446.910 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush 
Execute       schedule -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'dict_flush'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 448.352 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush.sched.adb -f 
INFO-FLOW: Finish scheduling lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush.
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush 
Execute       bind -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 448.488 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush.bind.adb -f 
INFO-FLOW: Finish binding lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 
Execute       schedule -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 448.934 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2.sched.adb -f 
INFO-FLOW: Finish scheduling lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2.
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 
Execute       bind -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.637 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.673 seconds; current allocated memory: 449.254 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2.bind.adb -f 
INFO-FLOW: Finish binding lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress 
Execute       schedule -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lz_compress'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 12, loop 'lz_compress'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.216 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 456.973 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress.sched.adb -f 
INFO-FLOW: Finish scheduling lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress.
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress 
Execute       bind -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 456.996 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress.bind.adb -f 
INFO-FLOW: Finish binding lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover 
Execute       schedule -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 457.020 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover.sched.adb -f 
INFO-FLOW: Finish scheduling lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover.
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover 
Execute       bind -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 457.020 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover.bind.adb -f 
INFO-FLOW: Finish binding lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes 
Execute       schedule -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 457.035 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes.sched.adb -f 
INFO-FLOW: Finish scheduling lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes.
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes 
Execute       bind -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 457.055 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes.bind.adb -f 
INFO-FLOW: Finish binding lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzCompress_6_4_65536_6_1_1024_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64> 
Execute       schedule -model lzCompress<6, 4, 65536, 6, 1, 1024, 64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 457.246 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling lzCompress<6, 4, 65536, 6, 1, 1024, 64>.
Execute       set_default_model lzCompress<6, 4, 65536, 6, 1, 1024, 64> 
Execute       bind -model lzCompress<6, 4, 65536, 6, 1, 1024, 64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 457.426 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_s.bind.adb -f 
INFO-FLOW: Finish binding lzCompress<6, 4, 65536, 6, 1, 1024, 64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter 
Execute       schedule -model lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 4, loop 'lz_bestMatchFilter'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 457.477 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter.sched.adb -f 
INFO-FLOW: Finish scheduling lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter.
Execute       set_default_model lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter 
Execute       bind -model lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 457.625 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter.bind.adb -f 
INFO-FLOW: Finish binding lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzBestMatchFilter_6_65536_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lzBestMatchFilter<6, 65536> 
Execute       schedule -model lzBestMatchFilter<6, 65536> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 457.828 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_s.sched.adb -f 
INFO-FLOW: Finish scheduling lzBestMatchFilter<6, 65536>.
Execute       set_default_model lzBestMatchFilter<6, 65536> 
Execute       bind -model lzBestMatchFilter<6, 65536> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 458.074 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_s.bind.adb -f 
INFO-FLOW: Finish binding lzBestMatchFilter<6, 65536>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzBooster_255_16384_64_Pipeline_lz_booster' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lzBooster<255, 16384, 64>_Pipeline_lz_booster 
Execute       schedule -model lzBooster<255, 16384, 64>_Pipeline_lz_booster 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lz_booster'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 6, loop 'lz_booster'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 458.750 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_Pipeline_lz_booster.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_Pipeline_lz_booster.sched.adb -f 
INFO-FLOW: Finish scheduling lzBooster<255, 16384, 64>_Pipeline_lz_booster.
Execute       set_default_model lzBooster<255, 16384, 64>_Pipeline_lz_booster 
Execute       bind -model lzBooster<255, 16384, 64>_Pipeline_lz_booster 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 458.883 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_Pipeline_lz_booster.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_Pipeline_lz_booster.bind.adb -f 
INFO-FLOW: Finish binding lzBooster<255, 16384, 64>_Pipeline_lz_booster.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lzBooster_255_16384_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lzBooster<255, 16384, 64> 
Execute       schedule -model lzBooster<255, 16384, 64> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 459.023 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_s.sched.adb -f 
INFO-FLOW: Finish scheduling lzBooster<255, 16384, 64>.
Execute       set_default_model lzBooster<255, 16384, 64> 
Execute       bind -model lzBooster<255, 16384, 64> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_mem' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.266 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.305 seconds; current allocated memory: 459.211 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_s.bind.adb -f 
INFO-FLOW: Finish binding lzBooster<255, 16384, 64>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lz4CompressPart1_4096_8_Pipeline_lz4_divide' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lz4CompressPart1<4096, 8>_Pipeline_lz4_divide 
Execute       schedule -model lz4CompressPart1<4096, 8>_Pipeline_lz4_divide 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lz4_divide'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'lz4_divide'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 459.566 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_Pipeline_lz4_divide.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_Pipeline_lz4_divide.sched.adb -f 
INFO-FLOW: Finish scheduling lz4CompressPart1<4096, 8>_Pipeline_lz4_divide.
Execute       set_default_model lz4CompressPart1<4096, 8>_Pipeline_lz4_divide 
Execute       bind -model lz4CompressPart1<4096, 8>_Pipeline_lz4_divide 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 459.586 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_Pipeline_lz4_divide.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_Pipeline_lz4_divide.bind.adb -f 
INFO-FLOW: Finish binding lz4CompressPart1<4096, 8>_Pipeline_lz4_divide.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lz4CompressPart1_4096_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lz4CompressPart1<4096, 8> 
Execute       schedule -model lz4CompressPart1<4096, 8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 459.855 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_s.sched.adb -f 
INFO-FLOW: Finish scheduling lz4CompressPart1<4096, 8>.
Execute       set_default_model lz4CompressPart1<4096, 8> 
Execute       bind -model lz4CompressPart1<4096, 8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 460.207 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_s.bind.adb -f 
INFO-FLOW: Finish binding lz4CompressPart1<4096, 8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lz4CompressPart2_Pipeline_lz4_compress' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lz4CompressPart2_Pipeline_lz4_compress 
Execute       schedule -model lz4CompressPart2_Pipeline_lz4_compress 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lz4_compress'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 6, loop 'lz4_compress'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 463.414 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2_Pipeline_lz4_compress.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2_Pipeline_lz4_compress.sched.adb -f 
INFO-FLOW: Finish scheduling lz4CompressPart2_Pipeline_lz4_compress.
Execute       set_default_model lz4CompressPart2_Pipeline_lz4_compress 
Execute       bind -model lz4CompressPart2_Pipeline_lz4_compress 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 463.414 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2_Pipeline_lz4_compress.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2_Pipeline_lz4_compress.bind.adb -f 
INFO-FLOW: Finish binding lz4CompressPart2_Pipeline_lz4_compress.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lz4CompressPart2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lz4CompressPart2 
Execute       schedule -model lz4CompressPart2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 463.438 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2.sched.adb -f 
INFO-FLOW: Finish scheduling lz4CompressPart2.
Execute       set_default_model lz4CompressPart2 
Execute       bind -model lz4CompressPart2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.338 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.369 seconds; current allocated memory: 463.438 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2.bind.adb -f 
INFO-FLOW: Finish binding lz4CompressPart2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lz4Compress_4096_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lz4Compress<4096, 8> 
Execute       schedule -model lz4Compress<4096, 8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 463.477 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4Compress_4096_8_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4Compress_4096_8_s.sched.adb -f 
INFO-FLOW: Finish scheduling lz4Compress<4096, 8>.
Execute       set_default_model lz4Compress<4096, 8> 
Execute       bind -model lz4Compress<4096, 8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 463.512 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4Compress_4096_8_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4Compress_4096_8_s.bind.adb -f 
INFO-FLOW: Finish binding lz4Compress<4096, 8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lz4CompressEngineRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model lz4CompressEngineRun 
Execute       schedule -model lz4CompressEngineRun 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_lz4Compress_4096_8_U0 (from entry_proc_U0 to lz4Compress_4096_8_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 463.512 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.sched.adb -f 
INFO-FLOW: Finish scheduling lz4CompressEngineRun.
Execute       set_default_model lz4CompressEngineRun 
Execute       bind -model lz4CompressEngineRun 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 463.520 MB.
Execute       syn_report -verbosereport -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.bind.adb -f 
INFO-FLOW: Finish binding lz4CompressEngineRun.
Execute       get_model_list lz4CompressEngineRun -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush 
Execute       rtl_gen_preprocess lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 
Execute       rtl_gen_preprocess lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress 
Execute       rtl_gen_preprocess lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover 
Execute       rtl_gen_preprocess lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes 
Execute       rtl_gen_preprocess lzCompress<6, 4, 65536, 6, 1, 1024, 64> 
Execute       rtl_gen_preprocess lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter 
Execute       rtl_gen_preprocess lzBestMatchFilter<6, 65536> 
Execute       rtl_gen_preprocess lzBooster<255, 16384, 64>_Pipeline_lz_booster 
Execute       rtl_gen_preprocess lzBooster<255, 16384, 64> 
Execute       rtl_gen_preprocess lz4CompressPart1<4096, 8>_Pipeline_lz4_divide 
Execute       rtl_gen_preprocess lz4CompressPart1<4096, 8> 
Execute       rtl_gen_preprocess lz4CompressPart2_Pipeline_lz4_compress 
Execute       rtl_gen_preprocess lz4CompressPart2 
Execute       rtl_gen_preprocess lz4Compress<4096, 8> 
Execute       rtl_gen_preprocess lz4CompressEngineRun 
INFO-FLOW: Model list for RTL generation: entry_proc {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>} {lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter} {lzBestMatchFilter<6, 65536>} {lzBooster<255, 16384, 64>_Pipeline_lz_booster} {lzBooster<255, 16384, 64>} {lz4CompressPart1<4096, 8>_Pipeline_lz4_divide} {lz4CompressPart1<4096, 8>} lz4CompressPart2_Pipeline_lz4_compress lz4CompressPart2 {lz4Compress<4096, 8>} lz4CompressEngineRun
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix lz4CompressEngineRun_ -sub_prefix lz4CompressEngineRun_ -mg_file D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 464.656 MB.
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/vhdl/lz4CompressEngineRun_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/verilog/lz4CompressEngineRun_entry_proc 
Execute       syn_report -csynth -model entry_proc -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model entry_proc -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model entry_proc -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model entry_proc -f -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush -top_prefix lz4CompressEngineRun_ -sub_prefix lz4CompressEngineRun_ -mg_file D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 466.141 MB.
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       gen_rtl lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/vhdl/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush 
Execute       gen_rtl lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/verilog/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush 
Execute       syn_report -csynth -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush -f -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush.adb 
Execute       db_write -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush -bindview -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush -p D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 -top_prefix lz4CompressEngineRun_ -sub_prefix lz4CompressEngineRun_ -mg_file D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 466.789 MB.
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       gen_rtl lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/vhdl/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2 
Execute       gen_rtl lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/verilog/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2 
Execute       syn_report -csynth -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 -f -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2.adb 
Execute       db_write -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 -bindview -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2 -p D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress -top_prefix lz4CompressEngineRun_ -sub_prefix lz4CompressEngineRun_ -mg_file D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress' pipeline 'lz_compress' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_408_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress'.
Command       create_rtl_model done; 0.219 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.399 seconds; current allocated memory: 472.016 MB.
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       gen_rtl lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/vhdl/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress 
Execute       gen_rtl lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/verilog/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress 
Execute       syn_report -csynth -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress -f -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress.adb 
Command       db_write done; 0.118 sec.
Execute       db_write -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress -bindview -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress -p D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover -top_prefix lz4CompressEngineRun_ -sub_prefix lz4CompressEngineRun_ -mg_file D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover' pipeline 'lz_compress_leftover' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.742 seconds; current allocated memory: 480.848 MB.
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       gen_rtl lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/vhdl/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover 
Execute       gen_rtl lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/verilog/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover 
Execute       syn_report -csynth -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover -f -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover.adb 
Execute       db_write -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover -bindview -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover -p D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes -top_prefix lz4CompressEngineRun_ -sub_prefix lz4CompressEngineRun_ -mg_file D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes' pipeline 'lz_left_bytes' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 480.848 MB.
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       gen_rtl lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/vhdl/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes 
Execute       gen_rtl lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/verilog/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes 
Execute       syn_report -csynth -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes -f -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes.adb 
Execute       db_write -model lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes -bindview -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes -p D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzCompress_6_4_65536_6_1_1024_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lzCompress<6, 4, 65536, 6, 1, 1024, 64> -top_prefix lz4CompressEngineRun_ -sub_prefix lz4CompressEngineRun_ -mg_file D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzCompress_6_4_65536_6_1_1024_64_s'.
INFO: [RTMG 210-278] Implementing memory 'lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s_dict_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 481.281 MB.
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       gen_rtl lzCompress<6, 4, 65536, 6, 1, 1024, 64> -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/vhdl/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s 
Execute       gen_rtl lzCompress<6, 4, 65536, 6, 1, 1024, 64> -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/verilog/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s 
Execute       syn_report -csynth -model lzCompress<6, 4, 65536, 6, 1, 1024, 64> -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzCompress_6_4_65536_6_1_1024_64_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model lzCompress<6, 4, 65536, 6, 1, 1024, 64> -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzCompress_6_4_65536_6_1_1024_64_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model lzCompress<6, 4, 65536, 6, 1, 1024, 64> -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model lzCompress<6, 4, 65536, 6, 1, 1024, 64> -f -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_s.adb 
Execute       db_write -model lzCompress<6, 4, 65536, 6, 1, 1024, 64> -bindview -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lzCompress<6, 4, 65536, 6, 1, 1024, 64> -p D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter -top_prefix lz4CompressEngineRun_ -sub_prefix lz4CompressEngineRun_ -mg_file D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter' pipeline 'lz_bestMatchFilter' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 483.199 MB.
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       gen_rtl lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/vhdl/lz4CompressEngineRun_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter 
Execute       gen_rtl lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/verilog/lz4CompressEngineRun_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter 
Execute       syn_report -csynth -model lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter -f -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter.adb 
Execute       db_write -model lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter -bindview -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter -p D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzBestMatchFilter_6_65536_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lzBestMatchFilter<6, 65536> -top_prefix lz4CompressEngineRun_ -sub_prefix lz4CompressEngineRun_ -mg_file D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_13_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzBestMatchFilter_6_65536_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 485.625 MB.
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       gen_rtl lzBestMatchFilter<6, 65536> -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/vhdl/lz4CompressEngineRun_lzBestMatchFilter_6_65536_s 
Execute       gen_rtl lzBestMatchFilter<6, 65536> -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/verilog/lz4CompressEngineRun_lzBestMatchFilter_6_65536_s 
Execute       syn_report -csynth -model lzBestMatchFilter<6, 65536> -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzBestMatchFilter_6_65536_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model lzBestMatchFilter<6, 65536> -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzBestMatchFilter_6_65536_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model lzBestMatchFilter<6, 65536> -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model lzBestMatchFilter<6, 65536> -f -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_s.adb 
Execute       db_write -model lzBestMatchFilter<6, 65536> -bindview -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lzBestMatchFilter<6, 65536> -p D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzBooster_255_16384_64_Pipeline_lz_booster' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lzBooster<255, 16384, 64>_Pipeline_lz_booster -top_prefix lz4CompressEngineRun_ -sub_prefix lz4CompressEngineRun_ -mg_file D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_Pipeline_lz_booster.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'skip_len_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'matchFlag_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'match_len_reg' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lzBooster_255_16384_64_Pipeline_lz_booster' pipeline 'lz_booster' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzBooster_255_16384_64_Pipeline_lz_booster'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 487.137 MB.
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       gen_rtl lzBooster<255, 16384, 64>_Pipeline_lz_booster -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/vhdl/lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster 
Execute       gen_rtl lzBooster<255, 16384, 64>_Pipeline_lz_booster -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/verilog/lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster 
Execute       syn_report -csynth -model lzBooster<255, 16384, 64>_Pipeline_lz_booster -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzBooster_255_16384_64_Pipeline_lz_booster_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model lzBooster<255, 16384, 64>_Pipeline_lz_booster -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzBooster_255_16384_64_Pipeline_lz_booster_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model lzBooster<255, 16384, 64>_Pipeline_lz_booster -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_Pipeline_lz_booster.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model lzBooster<255, 16384, 64>_Pipeline_lz_booster -f -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_Pipeline_lz_booster.adb 
Execute       db_write -model lzBooster<255, 16384, 64>_Pipeline_lz_booster -bindview -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lzBooster<255, 16384, 64>_Pipeline_lz_booster -p D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_Pipeline_lz_booster 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lzBooster_255_16384_64_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lzBooster<255, 16384, 64> -top_prefix lz4CompressEngineRun_ -sub_prefix lz4CompressEngineRun_ -mg_file D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'guard_variable_for_void_lzBooster_stream_stream_unsigned_int_nextMatchCh' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'nextMatchCh' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'match_loc_reg' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lzBooster_255_16384_64_s'.
INFO: [RTMG 210-278] Implementing memory 'lz4CompressEngineRun_lzBooster_255_16384_64_s_local_mem_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 489.500 MB.
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       gen_rtl lzBooster<255, 16384, 64> -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/vhdl/lz4CompressEngineRun_lzBooster_255_16384_64_s 
Execute       gen_rtl lzBooster<255, 16384, 64> -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/verilog/lz4CompressEngineRun_lzBooster_255_16384_64_s 
Execute       syn_report -csynth -model lzBooster<255, 16384, 64> -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzBooster_255_16384_64_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model lzBooster<255, 16384, 64> -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lzBooster_255_16384_64_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model lzBooster<255, 16384, 64> -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model lzBooster<255, 16384, 64> -f -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_s.adb 
Execute       db_write -model lzBooster<255, 16384, 64> -bindview -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lzBooster<255, 16384, 64> -p D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lz4CompressPart1_4096_8_Pipeline_lz4_divide' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lz4CompressPart1<4096, 8>_Pipeline_lz4_divide -top_prefix lz4CompressEngineRun_ -sub_prefix lz4CompressEngineRun_ -mg_file D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_Pipeline_lz4_divide.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lz4CompressPart1_4096_8_Pipeline_lz4_divide' pipeline 'lz4_divide' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lz4CompressPart1_4096_8_Pipeline_lz4_divide'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 490.656 MB.
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       gen_rtl lz4CompressPart1<4096, 8>_Pipeline_lz4_divide -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/vhdl/lz4CompressEngineRun_lz4CompressPart1_4096_8_Pipeline_lz4_divide 
Execute       gen_rtl lz4CompressPart1<4096, 8>_Pipeline_lz4_divide -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/verilog/lz4CompressEngineRun_lz4CompressPart1_4096_8_Pipeline_lz4_divide 
Execute       syn_report -csynth -model lz4CompressPart1<4096, 8>_Pipeline_lz4_divide -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lz4CompressPart1_4096_8_Pipeline_lz4_divide_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model lz4CompressPart1<4096, 8>_Pipeline_lz4_divide -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lz4CompressPart1_4096_8_Pipeline_lz4_divide_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model lz4CompressPart1<4096, 8>_Pipeline_lz4_divide -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_Pipeline_lz4_divide.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model lz4CompressPart1<4096, 8>_Pipeline_lz4_divide -f -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_Pipeline_lz4_divide.adb 
Execute       db_write -model lz4CompressPart1<4096, 8>_Pipeline_lz4_divide -bindview -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lz4CompressPart1<4096, 8>_Pipeline_lz4_divide -p D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_Pipeline_lz4_divide 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lz4CompressPart1_4096_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lz4CompressPart1<4096, 8> -top_prefix lz4CompressEngineRun_ -sub_prefix lz4CompressEngineRun_ -mg_file D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lz4CompressPart1_4096_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 492.480 MB.
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       gen_rtl lz4CompressPart1<4096, 8> -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/vhdl/lz4CompressEngineRun_lz4CompressPart1_4096_8_s 
Execute       gen_rtl lz4CompressPart1<4096, 8> -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/verilog/lz4CompressEngineRun_lz4CompressPart1_4096_8_s 
Execute       syn_report -csynth -model lz4CompressPart1<4096, 8> -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lz4CompressPart1_4096_8_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model lz4CompressPart1<4096, 8> -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lz4CompressPart1_4096_8_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model lz4CompressPart1<4096, 8> -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model lz4CompressPart1<4096, 8> -f -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_s.adb 
Execute       db_write -model lz4CompressPart1<4096, 8> -bindview -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lz4CompressPart1<4096, 8> -p D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lz4CompressPart2_Pipeline_lz4_compress' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lz4CompressPart2_Pipeline_lz4_compress -top_prefix lz4CompressEngineRun_ -sub_prefix lz4CompressEngineRun_ -mg_file D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2_Pipeline_lz4_compress.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'lz4CompressPart2_Pipeline_lz4_compress' pipeline 'lz4_compress' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'lz4CompressPart2_Pipeline_lz4_compress'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 494.043 MB.
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       gen_rtl lz4CompressPart2_Pipeline_lz4_compress -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/vhdl/lz4CompressEngineRun_lz4CompressPart2_Pipeline_lz4_compress 
Execute       gen_rtl lz4CompressPart2_Pipeline_lz4_compress -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/verilog/lz4CompressEngineRun_lz4CompressPart2_Pipeline_lz4_compress 
Execute       syn_report -csynth -model lz4CompressPart2_Pipeline_lz4_compress -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lz4CompressPart2_Pipeline_lz4_compress_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model lz4CompressPart2_Pipeline_lz4_compress -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lz4CompressPart2_Pipeline_lz4_compress_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model lz4CompressPart2_Pipeline_lz4_compress -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2_Pipeline_lz4_compress.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model lz4CompressPart2_Pipeline_lz4_compress -f -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2_Pipeline_lz4_compress.adb 
Execute       db_write -model lz4CompressPart2_Pipeline_lz4_compress -bindview -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lz4CompressPart2_Pipeline_lz4_compress -p D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2_Pipeline_lz4_compress 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lz4CompressPart2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lz4CompressPart2 -top_prefix lz4CompressEngineRun_ -sub_prefix lz4CompressEngineRun_ -mg_file D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lz4CompressPart2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.933 seconds; current allocated memory: 498.309 MB.
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       gen_rtl lz4CompressPart2 -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/vhdl/lz4CompressEngineRun_lz4CompressPart2 
Execute       gen_rtl lz4CompressPart2 -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/verilog/lz4CompressEngineRun_lz4CompressPart2 
Execute       syn_report -csynth -model lz4CompressPart2 -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lz4CompressPart2_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model lz4CompressPart2 -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lz4CompressPart2_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model lz4CompressPart2 -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model lz4CompressPart2 -f -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2.adb 
Execute       db_write -model lz4CompressPart2 -bindview -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lz4CompressPart2 -p D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lz4Compress_4096_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lz4Compress<4096, 8> -top_prefix lz4CompressEngineRun_ -sub_prefix lz4CompressEngineRun_ -mg_file D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4Compress_4096_8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'lz4Compress_4096_8_s'.
INFO: [RTMG 210-285] Implementing FIFO 'lit_outStream_U(lz4CompressEngineRun_fifo_w8_d65536_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'lenOffset_Stream_U(lz4CompressEngineRun_fifo_w64_d512_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_size_c_U(lz4CompressEngineRun_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_lz4CompressPart2_U0_U(lz4CompressEngineRun_start_for_lz4CompressPart2_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 498.719 MB.
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       gen_rtl lz4Compress<4096, 8> -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/vhdl/lz4CompressEngineRun_lz4Compress_4096_8_s 
Execute       gen_rtl lz4Compress<4096, 8> -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/verilog/lz4CompressEngineRun_lz4Compress_4096_8_s 
Execute       syn_report -csynth -model lz4Compress<4096, 8> -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lz4Compress_4096_8_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model lz4Compress<4096, 8> -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lz4Compress_4096_8_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model lz4Compress<4096, 8> -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4Compress_4096_8_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model lz4Compress<4096, 8> -f -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4Compress_4096_8_s.adb 
Execute       db_write -model lz4Compress<4096, 8> -bindview -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lz4Compress<4096, 8> -p D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4Compress_4096_8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lz4CompressEngineRun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model lz4CompressEngineRun -top_prefix  -sub_prefix lz4CompressEngineRun_ -mg_file D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'lz4CompressEngineRun/inStream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lz4CompressEngineRun/lz4Out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lz4CompressEngineRun/lz4Out_eos' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lz4CompressEngineRun/lz4OutSize' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lz4CompressEngineRun/max_lit_limit' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lz4CompressEngineRun/input_size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lz4CompressEngineRun/core_idx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lz4CompressEngineRun' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lz4CompressEngineRun'.
INFO: [RTMG 210-285] Implementing FIFO 'core_idx_c_U(lz4CompressEngineRun_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'compressdStream_U(lz4CompressEngineRun_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_size_c2_U(lz4CompressEngineRun_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bestMatchStream_U(lz4CompressEngineRun_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_size_c1_U(lz4CompressEngineRun_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'boosterStream_U(lz4CompressEngineRun_fifo_w32_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'input_size_c_U(lz4CompressEngineRun_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_lz4Compress_4096_8_U0_U(lz4CompressEngineRun_start_for_lz4Compress_4096_8_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_lzBestMatchFilter_6_65536_U0_U(lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_lzBooster_255_16384_64_U0_U(lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0)' using Shift Registers.
Command       create_rtl_model done; 0.198 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.396 seconds; current allocated memory: 499.984 MB.
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       gen_rtl lz4CompressEngineRun -istop -style xilinx -f -lang vhdl -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/vhdl/lz4CompressEngineRun 
Execute       gen_rtl lz4CompressEngineRun -istop -style xilinx -f -lang vlog -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/verilog/lz4CompressEngineRun 
Execute       syn_report -csynth -model lz4CompressEngineRun -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lz4CompressEngineRun_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model lz4CompressEngineRun -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/lz4CompressEngineRun_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model lz4CompressEngineRun -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model lz4CompressEngineRun -f -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.adb 
Execute       db_write -model lz4CompressEngineRun -bindview -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info lz4CompressEngineRun -p D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun 
Execute       export_constraint_db -f -tool general -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.constraint.tcl 
Execute       syn_report -designview -model lz4CompressEngineRun -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.design.xml 
Execute       syn_report -csynthDesign -model lz4CompressEngineRun -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth.rpt -MHOut D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -wcfg -model lz4CompressEngineRun -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model lz4CompressEngineRun -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.protoinst 
Execute       sc_get_clocks lz4CompressEngineRun 
Execute       sc_get_portdomain lz4CompressEngineRun 
INFO-FLOW: Model list for RTL component generation: entry_proc {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_dict_flush} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Outline_VITIS_LOOP_84_2} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_compress_leftover} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>_Pipeline_lz_left_bytes} {lzCompress<6, 4, 65536, 6, 1, 1024, 64>} {lzBestMatchFilter<6, 65536>_Pipeline_lz_bestMatchFilter} {lzBestMatchFilter<6, 65536>} {lzBooster<255, 16384, 64>_Pipeline_lz_booster} {lzBooster<255, 16384, 64>} {lz4CompressPart1<4096, 8>_Pipeline_lz4_divide} {lz4CompressPart1<4096, 8>} lz4CompressPart2_Pipeline_lz4_compress lz4CompressPart2 {lz4Compress<4096, 8>} lz4CompressEngineRun
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush] ... 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush.compgen.tcl 
INFO-FLOW: Found component lz4CompressEngineRun_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2] ... 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2.compgen.tcl 
INFO-FLOW: Handling components in module [lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress] ... 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress.compgen.tcl 
INFO-FLOW: Found component lz4CompressEngineRun_sparsemux_9_2_408_1_1.
INFO-FLOW: Append model lz4CompressEngineRun_sparsemux_9_2_408_1_1
INFO-FLOW: Found component lz4CompressEngineRun_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover] ... 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover.compgen.tcl 
INFO-FLOW: Found component lz4CompressEngineRun_sparsemux_11_3_8_1_1.
INFO-FLOW: Append model lz4CompressEngineRun_sparsemux_11_3_8_1_1
INFO-FLOW: Found component lz4CompressEngineRun_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes] ... 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes.compgen.tcl 
INFO-FLOW: Found component lz4CompressEngineRun_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lzCompress_6_4_65536_6_1_1024_64_s] ... 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_s.compgen.tcl 
INFO-FLOW: Found component lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s_dict_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s_dict_RAM_2P_BRAM_1R1W
INFO-FLOW: Handling components in module [lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter] ... 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter.compgen.tcl 
INFO-FLOW: Found component lz4CompressEngineRun_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lzBestMatchFilter_6_65536_s] ... 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_s.compgen.tcl 
INFO-FLOW: Found component lz4CompressEngineRun_sparsemux_13_3_32_1_1.
INFO-FLOW: Append model lz4CompressEngineRun_sparsemux_13_3_32_1_1
INFO-FLOW: Handling components in module [lzBooster_255_16384_64_Pipeline_lz_booster] ... 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_Pipeline_lz_booster.compgen.tcl 
INFO-FLOW: Found component lz4CompressEngineRun_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lzBooster_255_16384_64_s] ... 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_s.compgen.tcl 
INFO-FLOW: Found component lz4CompressEngineRun_lzBooster_255_16384_64_s_local_mem_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model lz4CompressEngineRun_lzBooster_255_16384_64_s_local_mem_RAM_2P_BRAM_1R1W
INFO-FLOW: Handling components in module [lz4CompressPart1_4096_8_Pipeline_lz4_divide] ... 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_Pipeline_lz4_divide.compgen.tcl 
INFO-FLOW: Found component lz4CompressEngineRun_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lz4CompressPart1_4096_8_s] ... 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_s.compgen.tcl 
INFO-FLOW: Handling components in module [lz4CompressPart2_Pipeline_lz4_compress] ... 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2_Pipeline_lz4_compress.compgen.tcl 
INFO-FLOW: Found component lz4CompressEngineRun_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [lz4CompressPart2] ... 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2.compgen.tcl 
INFO-FLOW: Handling components in module [lz4Compress_4096_8_s] ... 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4Compress_4096_8_s.compgen.tcl 
INFO-FLOW: Found component lz4CompressEngineRun_fifo_w8_d65536_B.
INFO-FLOW: Append model lz4CompressEngineRun_fifo_w8_d65536_B
INFO-FLOW: Found component lz4CompressEngineRun_fifo_w64_d512_B.
INFO-FLOW: Append model lz4CompressEngineRun_fifo_w64_d512_B
INFO-FLOW: Found component lz4CompressEngineRun_fifo_w32_d2_S.
INFO-FLOW: Append model lz4CompressEngineRun_fifo_w32_d2_S
INFO-FLOW: Found component lz4CompressEngineRun_start_for_lz4CompressPart2_U0.
INFO-FLOW: Append model lz4CompressEngineRun_start_for_lz4CompressPart2_U0
INFO-FLOW: Handling components in module [lz4CompressEngineRun] ... 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.compgen.tcl 
INFO-FLOW: Found component lz4CompressEngineRun_fifo_w32_d5_S.
INFO-FLOW: Append model lz4CompressEngineRun_fifo_w32_d5_S
INFO-FLOW: Found component lz4CompressEngineRun_fifo_w32_d8_S.
INFO-FLOW: Append model lz4CompressEngineRun_fifo_w32_d8_S
INFO-FLOW: Found component lz4CompressEngineRun_fifo_w32_d2_S_x.
INFO-FLOW: Append model lz4CompressEngineRun_fifo_w32_d2_S_x
INFO-FLOW: Found component lz4CompressEngineRun_fifo_w32_d8_S.
INFO-FLOW: Append model lz4CompressEngineRun_fifo_w32_d8_S
INFO-FLOW: Found component lz4CompressEngineRun_fifo_w32_d2_S_x.
INFO-FLOW: Append model lz4CompressEngineRun_fifo_w32_d2_S_x
INFO-FLOW: Found component lz4CompressEngineRun_fifo_w32_d8_S.
INFO-FLOW: Append model lz4CompressEngineRun_fifo_w32_d8_S
INFO-FLOW: Found component lz4CompressEngineRun_fifo_w32_d2_S_x.
INFO-FLOW: Append model lz4CompressEngineRun_fifo_w32_d2_S_x
INFO-FLOW: Found component lz4CompressEngineRun_start_for_lz4Compress_4096_8_U0.
INFO-FLOW: Append model lz4CompressEngineRun_start_for_lz4Compress_4096_8_U0
INFO-FLOW: Found component lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0.
INFO-FLOW: Append model lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0
INFO-FLOW: Found component lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0.
INFO-FLOW: Append model lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush
INFO-FLOW: Append model lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2
INFO-FLOW: Append model lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress
INFO-FLOW: Append model lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover
INFO-FLOW: Append model lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes
INFO-FLOW: Append model lzCompress_6_4_65536_6_1_1024_64_s
INFO-FLOW: Append model lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter
INFO-FLOW: Append model lzBestMatchFilter_6_65536_s
INFO-FLOW: Append model lzBooster_255_16384_64_Pipeline_lz_booster
INFO-FLOW: Append model lzBooster_255_16384_64_s
INFO-FLOW: Append model lz4CompressPart1_4096_8_Pipeline_lz4_divide
INFO-FLOW: Append model lz4CompressPart1_4096_8_s
INFO-FLOW: Append model lz4CompressPart2_Pipeline_lz4_compress
INFO-FLOW: Append model lz4CompressPart2
INFO-FLOW: Append model lz4Compress_4096_8_s
INFO-FLOW: Append model lz4CompressEngineRun
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: lz4CompressEngineRun_flow_control_loop_pipe_sequential_init lz4CompressEngineRun_sparsemux_9_2_408_1_1 lz4CompressEngineRun_flow_control_loop_pipe_sequential_init lz4CompressEngineRun_sparsemux_11_3_8_1_1 lz4CompressEngineRun_flow_control_loop_pipe_sequential_init lz4CompressEngineRun_flow_control_loop_pipe_sequential_init lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s_dict_RAM_2P_BRAM_1R1W lz4CompressEngineRun_flow_control_loop_pipe_sequential_init lz4CompressEngineRun_sparsemux_13_3_32_1_1 lz4CompressEngineRun_flow_control_loop_pipe_sequential_init lz4CompressEngineRun_lzBooster_255_16384_64_s_local_mem_RAM_2P_BRAM_1R1W lz4CompressEngineRun_flow_control_loop_pipe_sequential_init lz4CompressEngineRun_flow_control_loop_pipe_sequential_init lz4CompressEngineRun_fifo_w8_d65536_B lz4CompressEngineRun_fifo_w64_d512_B lz4CompressEngineRun_fifo_w32_d2_S lz4CompressEngineRun_start_for_lz4CompressPart2_U0 lz4CompressEngineRun_fifo_w32_d5_S lz4CompressEngineRun_fifo_w32_d8_S lz4CompressEngineRun_fifo_w32_d2_S_x lz4CompressEngineRun_fifo_w32_d8_S lz4CompressEngineRun_fifo_w32_d2_S_x lz4CompressEngineRun_fifo_w32_d8_S lz4CompressEngineRun_fifo_w32_d2_S_x lz4CompressEngineRun_start_for_lz4Compress_4096_8_U0 lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0 lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0 entry_proc lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2 lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes lzCompress_6_4_65536_6_1_1024_64_s lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter lzBestMatchFilter_6_65536_s lzBooster_255_16384_64_Pipeline_lz_booster lzBooster_255_16384_64_s lz4CompressPart1_4096_8_Pipeline_lz4_divide lz4CompressPart1_4096_8_s lz4CompressPart2_Pipeline_lz4_compress lz4CompressPart2 lz4Compress_4096_8_s lz4CompressEngineRun
INFO-FLOW: Generating D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lz4CompressEngineRun_sparsemux_9_2_408_1_1
INFO-FLOW: To file: write model lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lz4CompressEngineRun_sparsemux_11_3_8_1_1
INFO-FLOW: To file: write model lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s_dict_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lz4CompressEngineRun_sparsemux_13_3_32_1_1
INFO-FLOW: To file: write model lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lz4CompressEngineRun_lzBooster_255_16384_64_s_local_mem_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model lz4CompressEngineRun_fifo_w8_d65536_B
INFO-FLOW: To file: write model lz4CompressEngineRun_fifo_w64_d512_B
INFO-FLOW: To file: write model lz4CompressEngineRun_fifo_w32_d2_S
INFO-FLOW: To file: write model lz4CompressEngineRun_start_for_lz4CompressPart2_U0
INFO-FLOW: To file: write model lz4CompressEngineRun_fifo_w32_d5_S
INFO-FLOW: To file: write model lz4CompressEngineRun_fifo_w32_d8_S
INFO-FLOW: To file: write model lz4CompressEngineRun_fifo_w32_d2_S_x
INFO-FLOW: To file: write model lz4CompressEngineRun_fifo_w32_d8_S
INFO-FLOW: To file: write model lz4CompressEngineRun_fifo_w32_d2_S_x
INFO-FLOW: To file: write model lz4CompressEngineRun_fifo_w32_d8_S
INFO-FLOW: To file: write model lz4CompressEngineRun_fifo_w32_d2_S_x
INFO-FLOW: To file: write model lz4CompressEngineRun_start_for_lz4Compress_4096_8_U0
INFO-FLOW: To file: write model lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0
INFO-FLOW: To file: write model lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush
INFO-FLOW: To file: write model lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2
INFO-FLOW: To file: write model lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress
INFO-FLOW: To file: write model lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover
INFO-FLOW: To file: write model lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes
INFO-FLOW: To file: write model lzCompress_6_4_65536_6_1_1024_64_s
INFO-FLOW: To file: write model lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter
INFO-FLOW: To file: write model lzBestMatchFilter_6_65536_s
INFO-FLOW: To file: write model lzBooster_255_16384_64_Pipeline_lz_booster
INFO-FLOW: To file: write model lzBooster_255_16384_64_s
INFO-FLOW: To file: write model lz4CompressPart1_4096_8_Pipeline_lz4_divide
INFO-FLOW: To file: write model lz4CompressPart1_4096_8_s
INFO-FLOW: To file: write model lz4CompressPart2_Pipeline_lz4_compress
INFO-FLOW: To file: write model lz4CompressPart2
INFO-FLOW: To file: write model lz4Compress_4096_8_s
INFO-FLOW: To file: write model lz4CompressEngineRun
INFO-FLOW: Generating D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=7.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/vhdl' dstVlogDir='D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/vlog' tclDir='D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db' modelList='lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_sparsemux_9_2_408_1_1
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_sparsemux_11_3_8_1_1
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s_dict_RAM_2P_BRAM_1R1W
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_sparsemux_13_3_32_1_1
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_lzBooster_255_16384_64_s_local_mem_RAM_2P_BRAM_1R1W
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_fifo_w8_d65536_B
lz4CompressEngineRun_fifo_w64_d512_B
lz4CompressEngineRun_fifo_w32_d2_S
lz4CompressEngineRun_start_for_lz4CompressPart2_U0
lz4CompressEngineRun_fifo_w32_d5_S
lz4CompressEngineRun_fifo_w32_d8_S
lz4CompressEngineRun_fifo_w32_d2_S_x
lz4CompressEngineRun_fifo_w32_d8_S
lz4CompressEngineRun_fifo_w32_d2_S_x
lz4CompressEngineRun_fifo_w32_d8_S
lz4CompressEngineRun_fifo_w32_d2_S_x
lz4CompressEngineRun_start_for_lz4Compress_4096_8_U0
lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0
lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0
entry_proc
lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush
lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2
lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress
lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover
lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes
lzCompress_6_4_65536_6_1_1024_64_s
lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter
lzBestMatchFilter_6_65536_s
lzBooster_255_16384_64_Pipeline_lz_booster
lzBooster_255_16384_64_s
lz4CompressPart1_4096_8_Pipeline_lz4_divide
lz4CompressPart1_4096_8_s
lz4CompressPart2_Pipeline_lz4_compress
lz4CompressPart2
lz4Compress_4096_8_s
lz4CompressEngineRun
' expOnly='0'
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/entry_proc.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_s.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_s.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_Pipeline_lz_booster.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_s.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_Pipeline_lz4_divide.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_s.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2_Pipeline_lz4_compress.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4Compress_4096_8_s.compgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.716 seconds; current allocated memory: 504.191 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='lz4CompressEngineRun_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name lz4CompressPart2
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 1.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_sparsemux_9_2_408_1_1
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_sparsemux_11_3_8_1_1
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s_dict_RAM_2P_BRAM_1R1W
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_sparsemux_13_3_32_1_1
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_lzBooster_255_16384_64_s_local_mem_RAM_2P_BRAM_1R1W
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_fifo_w8_d65536_B
lz4CompressEngineRun_fifo_w64_d512_B
lz4CompressEngineRun_fifo_w32_d2_S
lz4CompressEngineRun_start_for_lz4CompressPart2_U0
lz4CompressEngineRun_fifo_w32_d5_S
lz4CompressEngineRun_fifo_w32_d8_S
lz4CompressEngineRun_fifo_w32_d2_S_x
lz4CompressEngineRun_fifo_w32_d8_S
lz4CompressEngineRun_fifo_w32_d2_S_x
lz4CompressEngineRun_fifo_w32_d8_S
lz4CompressEngineRun_fifo_w32_d2_S_x
lz4CompressEngineRun_start_for_lz4Compress_4096_8_U0
lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0
lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0
entry_proc
lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush
lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2
lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress
lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover
lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes
lzCompress_6_4_65536_6_1_1024_64_s
lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter
lzBestMatchFilter_6_65536_s
lzBooster_255_16384_64_Pipeline_lz_booster
lzBooster_255_16384_64_s
lz4CompressPart1_4096_8_Pipeline_lz4_divide
lz4CompressPart1_4096_8_s
lz4CompressPart2_Pipeline_lz4_compress
lz4CompressPart2
lz4Compress_4096_8_s
lz4CompressEngineRun
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/top-io-be.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.compgen.dataonly.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_s.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_s.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_Pipeline_lz_booster.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_s.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_Pipeline_lz4_divide.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_s.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2_Pipeline_lz4_compress.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4Compress_4096_8_s.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.constraint.tcl 
Execute       sc_get_clocks lz4CompressEngineRun 
Execute       source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST lz4CompressEngineRun MODULE2INSTS {lz4CompressEngineRun lz4CompressEngineRun lzCompress_6_4_65536_6_1_1024_64_s lzCompress_6_4_65536_6_1_1024_64_U0 lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush_fu_150 lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2 grp_lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2_fu_158 lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_fu_174 lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover_fu_197 lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes_fu_208 lzBestMatchFilter_6_65536_s lzBestMatchFilter_6_65536_U0 lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135 lzBooster_255_16384_64_s lzBooster_255_16384_64_U0 lzBooster_255_16384_64_Pipeline_lz_booster grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169 entry_proc entry_proc_U0 lz4Compress_4096_8_s lz4Compress_4096_8_U0 lz4CompressPart1_4096_8_s lz4CompressPart1_4096_8_U0 lz4CompressPart1_4096_8_Pipeline_lz4_divide grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158 lz4CompressPart2 lz4CompressPart2_U0 lz4CompressPart2_Pipeline_lz4_compress grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91} INST2MODULE {lz4CompressEngineRun lz4CompressEngineRun lzCompress_6_4_65536_6_1_1024_64_U0 lzCompress_6_4_65536_6_1_1024_64_s grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush_fu_150 lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush grp_lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2_fu_158 lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2 grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_fu_174 lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover_fu_197 lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes_fu_208 lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes lzBestMatchFilter_6_65536_U0 lzBestMatchFilter_6_65536_s grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135 lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter lzBooster_255_16384_64_U0 lzBooster_255_16384_64_s grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169 lzBooster_255_16384_64_Pipeline_lz_booster entry_proc_U0 entry_proc lz4Compress_4096_8_U0 lz4Compress_4096_8_s lz4CompressPart1_4096_8_U0 lz4CompressPart1_4096_8_s grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158 lz4CompressPart1_4096_8_Pipeline_lz4_divide lz4CompressPart2_U0 lz4CompressPart2 grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91 lz4CompressPart2_Pipeline_lz4_compress} INSTDATA {lz4CompressEngineRun {DEPTH 1 CHILDREN {lzCompress_6_4_65536_6_1_1024_64_U0 lzBestMatchFilter_6_65536_U0 lzBooster_255_16384_64_U0 entry_proc_U0 lz4Compress_4096_8_U0}} lzCompress_6_4_65536_6_1_1024_64_U0 {DEPTH 2 CHILDREN {grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush_fu_150 grp_lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2_fu_158 grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_fu_174 grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover_fu_197 grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes_fu_208}} grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush_fu_150 {DEPTH 3 CHILDREN {}} grp_lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2_fu_158 {DEPTH 3 CHILDREN {}} grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_fu_174 {DEPTH 3 CHILDREN {}} grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover_fu_197 {DEPTH 3 CHILDREN {}} grp_lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes_fu_208 {DEPTH 3 CHILDREN {}} lzBestMatchFilter_6_65536_U0 {DEPTH 2 CHILDREN grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135} grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135 {DEPTH 3 CHILDREN {}} lzBooster_255_16384_64_U0 {DEPTH 2 CHILDREN grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169} grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_169 {DEPTH 3 CHILDREN {}} entry_proc_U0 {DEPTH 2 CHILDREN {}} lz4Compress_4096_8_U0 {DEPTH 2 CHILDREN {lz4CompressPart1_4096_8_U0 lz4CompressPart2_U0}} lz4CompressPart1_4096_8_U0 {DEPTH 3 CHILDREN grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158} grp_lz4CompressPart1_4096_8_Pipeline_lz4_divide_fu_158 {DEPTH 4 CHILDREN {}} lz4CompressPart2_U0 {DEPTH 3 CHILDREN grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91} grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91 {DEPTH 4 CHILDREN {}}} MODULEDATA {lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_160_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:75 VARIABLE add_ln75 LOOP dict_flush BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln84_fu_186_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:84 VARIABLE icmp_ln84 LOOP VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln84_fu_242_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:84 VARIABLE add_ln84 LOOP VITIS_LOOP_84_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln93_fu_519_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93 VARIABLE icmp_ln93 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME currIdx_reg_fu_704_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:99 VARIABLE currIdx_reg LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_592_p2 SOURCE {} VARIABLE tmp1 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_548_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:123 VARIABLE add_ln123 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_1_fu_604_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:123 VARIABLE add_ln123_1 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_408_1_1_U18 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:126 VARIABLE dictReadValue_reg LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME len_fu_742_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME done_fu_751_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_fu_766_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_1_fu_771_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_1 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_1_fu_777_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_1 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_2_fu_785_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_2 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_1_fu_802_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_1 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_2_fu_807_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_2 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_3_fu_813_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_3 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_4_fu_1385_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_4 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_2_fu_828_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_2 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_3_fu_1394_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_3 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_5_fu_1398_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_5 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_6_fu_1404_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_6 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_3_fu_842_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_3 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_4_fu_1412_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_4 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_7_fu_1417_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_7 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_8_fu_1423_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_8 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_4_fu_856_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_4 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln168_fu_1757_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE or_ln168 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_9_fu_1761_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_9 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_66_fu_1766_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_66 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln178_fu_1431_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178 VARIABLE icmp_ln178 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln179_fu_1436_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179 VARIABLE sub_ln179 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln179_fu_1451_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179 VARIABLE icmp_ln179 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_offset_fu_1457_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183 VARIABLE match_offset LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln180_fu_1773_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180 VARIABLE icmp_ln180 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln185_fu_1778_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE icmp_ln185 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln185_1_fu_1784_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE icmp_ln185_1 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln185_fu_1789_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE or_ln185 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME len_11_fu_879_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_11 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME done_5_fu_888_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_5 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_6_fu_903_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_6 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_6_fu_908_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_6 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_12_fu_914_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_12 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_13_fu_922_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_13 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_7_fu_939_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_7 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_7_fu_944_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_7 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_14_fu_950_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_14 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_15_fu_1466_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_15 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_8_fu_965_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_8 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_8_fu_1475_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_8 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_16_fu_1479_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_16 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_17_fu_1485_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_17 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_9_fu_979_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_9 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_9_fu_1493_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_9 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_18_fu_1498_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_18 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_19_fu_1504_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_19 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_10_fu_993_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_10 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln168_5_fu_1795_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE or_ln168_5 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_20_fu_1799_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_20 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_67_fu_1804_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_67 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln178_1_fu_1512_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178 VARIABLE icmp_ln178_1 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln179_1_fu_1517_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179 VARIABLE sub_ln179_1 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln179_1_fu_1532_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179 VARIABLE icmp_ln179_1 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_offset_1_fu_1811_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183 VARIABLE match_offset_1 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln180_1_fu_1816_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180 VARIABLE icmp_ln180_1 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln185_2_fu_1822_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE icmp_ln185_2 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln185_3_fu_1828_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE icmp_ln185_3 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln185_1_fu_1834_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE or_ln185_1 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME len_22_fu_1016_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_22 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME done_10_fu_1541_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_10 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_12_fu_1030_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_12 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_11_fu_1546_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_11 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_23_fu_1551_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_23 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_24_fu_1558_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_24 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_13_fu_1044_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_13 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_12_fu_1566_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_12 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_25_fu_1571_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_25 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_26_fu_1577_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_26 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_14_fu_1058_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_14 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_13_fu_1585_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_13 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_27_fu_1846_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_27 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_28_fu_1852_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_28 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_15_fu_1072_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_15 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_14_fu_1859_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_14 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_29_fu_1863_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_29 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_30_fu_1869_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_30 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_16_fu_1086_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_16 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln168_10_fu_2014_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE or_ln168_10 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_31_fu_2018_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_31 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_68_fu_2023_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_68 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln178_2_fu_1877_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178 VARIABLE icmp_ln178_2 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln179_2_fu_1882_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179 VARIABLE sub_ln179_2 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln179_2_fu_1897_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179 VARIABLE icmp_ln179_2 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_offset_2_fu_1903_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183 VARIABLE match_offset_2 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln180_2_fu_2038_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180 VARIABLE icmp_ln180_2 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln185_4_fu_2043_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE icmp_ln185_4 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln185_5_fu_2049_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE icmp_ln185_5 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln185_2_fu_2054_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE or_ln185_2 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME len_33_fu_1109_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_33 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME done_15_fu_1593_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_15 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_18_fu_1123_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_18 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_16_fu_1598_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_16 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_34_fu_1603_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_34 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_35_fu_1610_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_35 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_19_fu_1137_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_19 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_17_fu_1618_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_17 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_36_fu_1623_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_36 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_37_fu_1629_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_37 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_20_fu_1151_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_20 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_18_fu_1637_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_18 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_38_fu_1912_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_38 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_39_fu_1918_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_39 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_21_fu_1165_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_21 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_19_fu_1925_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_19 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_40_fu_2063_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_40 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_41_fu_2068_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_41 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_22_fu_1179_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_22 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln168_15_fu_2257_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE or_ln168_15 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_42_fu_2074_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_42 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_69_fu_2261_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_69 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln178_3_fu_2080_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178 VARIABLE icmp_ln178_3 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln179_3_fu_2085_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179 VARIABLE sub_ln179_3 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln179_3_fu_2100_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179 VARIABLE icmp_ln179_3 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_offset_3_fu_2106_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183 VARIABLE match_offset_3 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln180_3_fu_2275_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180 VARIABLE icmp_ln180_3 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln185_6_fu_2280_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE icmp_ln185_6 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln185_7_fu_2286_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE icmp_ln185_7 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln185_3_fu_2291_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE or_ln185_3 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME len_44_fu_1202_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_44 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME done_20_fu_1207_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_20 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_24_fu_1222_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_24 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_21_fu_1227_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_21 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_45_fu_1645_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_45 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_46_fu_1652_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_46 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_25_fu_1242_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_25 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_22_fu_1659_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_22 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_47_fu_1663_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_47 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_48_fu_1669_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_48 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_26_fu_1256_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_26 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_23_fu_1681_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_23 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_49_fu_1686_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_49 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_50_fu_1692_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_50 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_27_fu_1270_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_27 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_24_fu_1700_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_24 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_51_fu_1929_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_51 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_52_fu_1934_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_52 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_28_fu_1284_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_28 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln168_20_fu_1940_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE or_ln168_20 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_53_fu_1944_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_53 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_70_fu_1950_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_70 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln178_4_fu_2115_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178 VARIABLE icmp_ln178_4 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln179_4_fu_2120_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179 VARIABLE sub_ln179_4 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln179_4_fu_2135_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179 VARIABLE icmp_ln179_4 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_offset_4_fu_2297_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183 VARIABLE match_offset_4 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln180_4_fu_2302_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180 VARIABLE icmp_ln180_4 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln185_8_fu_2308_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE icmp_ln185_8 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln185_9_fu_2313_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE icmp_ln185_9 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln185_4_fu_2319_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE or_ln185_4 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME len_55_fu_1307_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_55 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME done_25_fu_1708_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_25 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_30_fu_1321_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_30 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_26_fu_1713_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_26 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_56_fu_1718_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_56 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_57_fu_1725_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_57 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_31_fu_1335_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_31 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_27_fu_1733_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_27 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_58_fu_1738_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_58 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_59_fu_1744_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_59 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_32_fu_1349_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_32 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_28_fu_1752_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_28 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_60_fu_2328_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_60 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_61_fu_2334_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_61 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_33_fu_1363_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_33 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME done_29_fu_2341_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE done_29 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_62_fu_2345_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_62 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_63_fu_2351_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_63 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln168_34_fu_1377_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE icmp_ln168_34 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln168_25_fu_2443_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE or_ln168_25 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME len_64_fu_2447_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:169 VARIABLE len_64 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME len_71_fu_2452_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:168 VARIABLE len_71 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln178_5_fu_2144_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:178 VARIABLE icmp_ln178_5 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln179_5_fu_2149_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179 VARIABLE sub_ln179_5 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln179_5_fu_2164_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:179 VARIABLE icmp_ln179_5 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_offset_5_fu_2359_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:183 VARIABLE match_offset_5 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln180_5_fu_2467_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:180 VARIABLE icmp_ln180_5 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln185_10_fu_2472_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE icmp_ln185_10 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln185_11_fu_2478_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE icmp_ln185_11 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln185_5_fu_2483_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:185 VARIABLE or_ln185_5 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_6_fu_1958_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_6 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_7_fu_1963_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_7 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_8_fu_1977_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_8 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_fu_1982_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME match_length_1_fu_1988_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE match_length_1 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln191_fu_2170_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE icmp_ln191 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_9_fu_1996_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_9 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_10_fu_2001_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_10 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_11_fu_2174_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_11 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_12_fu_2180_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_12 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_1_fu_2185_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_1 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME match_length_3_fu_2190_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE match_length_3 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln191_1_fu_2196_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE icmp_ln191_1 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_13_fu_2202_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_13 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_14_fu_2207_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_14 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_15_fu_2213_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_15 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_16_fu_2219_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_16 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_2_fu_2224_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_2 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME match_length_5_fu_2364_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE match_length_5 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln191_2_fu_2369_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE icmp_ln191_2 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_17_fu_2375_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_17 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_18_fu_2380_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_18 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_19_fu_2386_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_19 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_20_fu_2392_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_20 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_3_fu_2397_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_3 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME match_length_7_fu_2403_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE match_length_7 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln191_3_fu_2489_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE icmp_ln191_3 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_21_fu_2411_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_21 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_22_fu_2416_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_22 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_23_fu_2493_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_23 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_24_fu_2499_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_24 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_4_fu_2504_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_4 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME match_length_9_fu_2509_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE match_length_9 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln191_4_fu_2515_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE icmp_ln191_4 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_25_fu_2521_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_25 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_26_fu_2526_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_26 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_27_fu_2532_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_27 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_28_fu_2538_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_28 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln191_5_fu_2543_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE and_ln191_5 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln191_fu_2549_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE or_ln191 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln191_1_fu_2553_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE or_ln191_1 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln191_fu_2236_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE select_ln191 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln191_2_fu_2244_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE or_ln191_2 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln191_1_fu_2563_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE select_ln191_1 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln191_2_fu_2428_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE select_ln191_2 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln191_3_fu_2570_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE select_ln191_3 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln191_3_fu_2577_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE or_ln191_3 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln191_4_fu_2249_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE select_ln191_4 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln191_5_fu_2583_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE select_ln191_5 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME match_length_11_fu_2590_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:191 VARIABLE match_length_11 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_645_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93 VARIABLE i_2 LOOP lz_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln205_fu_111_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:205 VARIABLE icmp_ln205 LOOP lz_compress_leftover BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_8_1_1_U37 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:208 VARIABLE outValue LOOP lz_compress_leftover BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_fu_145_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:205 VARIABLE add_ln205 LOOP lz_compress_leftover BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln212_fu_69_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:212 VARIABLE icmp_ln212 LOOP lz_left_bytes BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME l_2_fu_75_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:212 VARIABLE l_2 LOOP lz_left_bytes BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} lzCompress_6_4_65536_6_1_1024_64_s {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME dict_U SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:66 VARIABLE dict LOOP {} BUNDLEDNAME {} DSP 0 BRAM 12 URAM 0 STORAGESUBTYPE {} STORAGESIZE {408 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME dict_1_U SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:66 VARIABLE dict_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 12 URAM 0 STORAGESUBTYPE {} STORAGESIZE {408 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME dict_2_U SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:66 VARIABLE dict_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 12 URAM 0 STORAGESUBTYPE {} STORAGESIZE {408 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME dict_3_U SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:66 VARIABLE dict_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 12 URAM 0 STORAGESUBTYPE {} STORAGESIZE {408 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_216_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:64 VARIABLE icmp_ln64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub27_fu_276_p2 SOURCE {} VARIABLE sub27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln93_fu_282_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:93 VARIABLE icmp_ln93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln82_fu_332_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82 VARIABLE select_ln82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln82_1_fu_340_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82 VARIABLE select_ln82_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln82_2_fu_348_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82 VARIABLE select_ln82_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln82_3_fu_356_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82 VARIABLE select_ln82_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln82_4_fu_364_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_compress.hpp:82 VARIABLE select_ln82_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 48 URAM 0}} lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln339_fu_273_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:339 VARIABLE icmp_ln339 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_fu_338_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:368 VARIABLE add_ln368 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_1_fu_355_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:368 VARIABLE add_ln368_1 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_2_fu_372_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:368 VARIABLE add_ln368_2 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_3_fu_389_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:368 VARIABLE add_ln368_3 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_4_fu_407_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:368 VARIABLE add_ln368_4 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln374_fu_417_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE icmp_ln374 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME best_match_fu_423_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE best_match LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln374_1_fu_429_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE icmp_ln374_1 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln374_fu_435_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE xor_ln374 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln374_2_fu_441_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE icmp_ln374_2 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln374_1_fu_447_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE xor_ln374_1 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln374_3_fu_453_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE icmp_ln374_3 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln374_2_fu_459_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE xor_ln374_2 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln374_4_fu_465_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE icmp_ln374_4 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln374_3_fu_471_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE xor_ln374_3 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln374_5_fu_477_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE icmp_ln374_5 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln374_4_fu_483_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE xor_ln374_4 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln374_fu_489_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE and_ln374 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln374_1_fu_495_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE and_ln374_1 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln374_2_fu_501_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE and_ln374_2 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln374_3_fu_507_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE and_ln374_3 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME best_match_1_fu_513_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE best_match_1 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME bestMatchStream_din SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:374 VARIABLE outValue_5 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_278_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:339 VARIABLE i_9 LOOP lz_bestMatchFilter BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} lzBestMatchFilter_6_65536_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln327_fu_156_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:327 VARIABLE icmp_ln327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln388_fu_216_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:388 VARIABLE icmp_ln388 LOOP lz_bestMatchFilter_left_over BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_222_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:388 VARIABLE add_ln388 LOOP lz_bestMatchFilter_left_over BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_13_3_32_1_1_U67 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:390 VARIABLE tmp_s LOOP lz_bestMatchFilter_left_over BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} lzBooster_255_16384_64_Pipeline_lz_booster {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln617_fu_237_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617 VARIABLE icmp_ln617 LOOP lz_booster BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_5_fu_279_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617 VARIABLE i_5 LOOP lz_booster BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME boostFlag_fu_273_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:630 VARIABLE boostFlag LOOP lz_booster BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME skip_condition_fu_308_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:634 VARIABLE skip_condition LOOP lz_booster BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln635_fu_322_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635 VARIABLE icmp_ln635 LOOP lz_booster BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln635_1_fu_328_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635 VARIABLE icmp_ln635_1 LOOP lz_booster BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln635_fu_333_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635 VARIABLE and_ln635 LOOP lz_booster BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME match_condition_fu_339_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:635 VARIABLE match_condition LOOP lz_booster BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln639_fu_345_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:639 VARIABLE add_ln639 LOOP lz_booster BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln646_fu_375_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:646 VARIABLE sub_ln646 LOOP lz_booster BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME outFlag_fu_390_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:647 VARIABLE outFlag LOOP lz_booster BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln652_fu_395_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:652 VARIABLE icmp_ln652 LOOP lz_booster BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln654_fu_405_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:654 VARIABLE add_ln654 LOOP lz_booster BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln654_fu_410_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:654 VARIABLE select_ln654 LOOP lz_booster BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln643_fu_432_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:643 VARIABLE add_ln643 LOOP lz_booster BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln642_fu_444_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:642 VARIABLE add_ln642 LOOP lz_booster BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} lzBooster_255_16384_64_s {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME local_mem_U SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:602 VARIABLE local_mem LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16384 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln601_fu_191_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:601 VARIABLE icmp_ln601 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_238_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln617_fu_244_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617 VARIABLE icmp_ln617 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln617_fu_257_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617 VARIABLE xor_ln617 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln617_fu_262_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617 VARIABLE or_ln617 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln617_fu_268_p3 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:617 VARIABLE select_ln617 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln669_fu_289_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669 VARIABLE icmp_ln669 LOOP lz_booster_left_bytes BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_295_p2 SOURCE D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw/lz_optional.hpp:669 VARIABLE i_6 LOOP lz_booster_left_bytes BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 8 URAM 0}} lz4CompressPart1_4096_8_Pipeline_lz4_divide {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln68_fu_206_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:68} VARIABLE icmp_ln68 LOOP lz4_divide BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME has_match_fu_231_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:78} VARIABLE has_match LOOP lz4_divide BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME lit_overflow_fu_247_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:79} VARIABLE lit_overflow LOOP lz4_divide BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln82_fu_253_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:82} VARIABLE icmp_ln82 LOOP lz4_divide BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln82_1_fu_258_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:82} VARIABLE xor_ln82_1 LOOP lz4_divide BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln82_fu_264_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:82} VARIABLE xor_ln82 LOOP lz4_divide BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln82_fu_270_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:82} VARIABLE or_ln82 LOOP lz4_divide BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lit_count_3_fu_286_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:102} VARIABLE lit_count_3 LOOP lz4_divide BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_299_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:95} VARIABLE add_ln95 LOOP lz4_divide BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln106_fu_323_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:106} VARIABLE select_ln106 LOOP lz4_divide BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_11_fu_333_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:106} VARIABLE i_11 LOOP lz4_divide BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} lz4CompressPart1_4096_8_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_177_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:51} VARIABLE icmp_ln51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_183_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} lz4CompressPart2_Pipeline_lz4_compress {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln173_fu_333_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173} VARIABLE icmp_ln173 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln173_fu_338_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173} VARIABLE xor_ln173 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln173_fu_344_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:173} VARIABLE or_ln173 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME should_write_fu_350_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:179} VARIABLE should_write LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln192_fu_375_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:192} VARIABLE icmp_ln192 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln192_1_fu_431_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:192} VARIABLE icmp_ln192_1 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME is_special_end_1_fu_436_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:192} VARIABLE is_special_end_1 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln193_fu_381_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:193} VARIABLE or_ln193 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME is_normal_end_1_fu_387_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:193} VARIABLE is_normal_end_1 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME lit_len_ge_15_1_fu_393_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:194} VARIABLE lit_len_ge_15_1 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME lit_len_gt_0_1_fu_399_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:195} VARIABLE lit_len_gt_0_1 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME match_len_ge_15_1_fu_405_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:196} VARIABLE match_len_ge_15_1 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_offset_plus_one_1_fu_441_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:199} VARIABLE match_offset_plus_one_1 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME match_len_ge_255_fu_545_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:326} VARIABLE match_len_ge_255 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME outValue_10_fu_555_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:327} VARIABLE outValue_10 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_length_15_fu_563_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:330} VARIABLE match_length_15 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln329_fu_569_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:329} VARIABLE xor_ln329 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME readOffsetFlag_8_fu_575_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:329} VARIABLE readOffsetFlag_8 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME match_length_16_fu_580_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:329} VARIABLE match_length_16 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_fu_588_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:144} VARIABLE select_ln144 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln321_fu_622_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:321} VARIABLE select_ln321 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME readOffsetFlag_7_fu_630_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:321} VARIABLE readOffsetFlag_7 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME write_lit_length_2_fu_484_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:299} VARIABLE write_lit_length_2 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln301_fu_490_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:301} VARIABLE icmp_ln301 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME next_state_2_fu_660_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:302} VARIABLE next_state_2 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME readOffsetFlag_6_fu_668_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:301} VARIABLE readOffsetFlag_6 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME next_state_3_fu_673_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:301} VARIABLE next_state_3 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME lit_len_ge_255_fu_697_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:285} VARIABLE lit_len_ge_255 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME outValue_6_fu_707_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:286} VARIABLE outValue_6 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lit_length_5_fu_715_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:289} VARIABLE lit_length_5 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME lit_length_6_fu_721_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:288} VARIABLE lit_length_6 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln143_fu_729_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:143} VARIABLE select_ln143 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inIdx_3_fu_755_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:228} VARIABLE inIdx_3 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME inIdx_4_fu_760_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:230} VARIABLE inIdx_4 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln237_fu_767_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237} VARIABLE or_ln237 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME lit_ending_fu_773_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:237} VARIABLE lit_ending LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME lit_token_fu_782_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:246} VARIABLE lit_token LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME lit_token_1_fu_790_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:244} VARIABLE lit_token_1 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME match_token_1_fu_801_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:250} VARIABLE match_token_1 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lit_length_2_fu_817_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:262} VARIABLE lit_length_2 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME lit_length_3_fu_822_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:264} VARIABLE lit_length_3 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME lit_length_4_fu_829_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261} VARIABLE lit_length_4 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln261_1_fu_837_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261} VARIABLE select_ln261_1 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln261_fu_845_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261} VARIABLE or_ln261 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME next_state_tmp_fu_851_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:261} VARIABLE next_state_tmp LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME match_length_13_fu_863_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:272} VARIABLE match_length_13 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME match_length_14_fu_868_p3 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:271} VARIABLE match_length_14 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME compressedSize_2_fu_421_p2 SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:343} VARIABLE compressedSize_2 LOOP lz4_compress BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} lz4Compress_4096_8_s {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME lit_outStream_U SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:384} VARIABLE lit_outStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 65536 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME lenOffset_Stream_U SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:385} VARIABLE lenOffset_Stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE stream STORAGESIZE {64 512 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME input_size_c_U SOURCE {D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:393} VARIABLE input_size_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 0 BRAM 36 URAM 0}} lz4CompressEngineRun {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME core_idx_c_U SOURCE ../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67 VARIABLE core_idx_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 5 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME compressdStream_U SOURCE ../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:56 VARIABLE compressdStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME input_size_c2_U SOURCE ../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67 VARIABLE input_size_c2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME bestMatchStream_U SOURCE ../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:57 VARIABLE bestMatchStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME input_size_c1_U SOURCE ../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67 VARIABLE input_size_c1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME boosterStream_U SOURCE ../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:58 VARIABLE boosterStream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 8 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME input_size_c_U SOURCE ../data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp:67 VARIABLE input_size_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 0 BRAM 92 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} lz4CompressPart2 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.6 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.83 seconds; current allocated memory: 516.023 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for lz4CompressEngineRun.
INFO: [VLOG 209-307] Generating Verilog RTL for lz4CompressEngineRun.
Execute       syn_report -model lz4CompressEngineRun -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.73 MHz
Command     autosyn done; 22.6 sec.
Command   csynth_design done; 46.739 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.27 sec.
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.548 sec.
INFO-FLOW: Workspace D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls opened at Fri Oct 31 14:49:59 +0800 2025
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 2.164 sec.
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.246 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 2.833 sec.
Execute   apply_ini D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(7)
Execute     add_files D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp 
INFO: [HLS 200-10] Adding design file 'D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file_cflags=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp,-ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp,-ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(8)
Execute     add_files D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp -appendflags -cflags -ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(10)
Execute     add_files -tb D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file_cflags=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp,-ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp,-ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(11)
Execute     add_files -tb D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp -appendflags -cflags -ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=lz4CompressEngineRun' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.top=lz4CompressEngineRun' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(9)
Execute     set_top lz4CompressEngineRun 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(6)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg484-1' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg484-1' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(1)
Execute     set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
Command       create_platform done; 0.216 sec.
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.291 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=7ns' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'clock=7ns' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(4)
Execute     create_clock -period 7ns 
Execute       ap_set_clock -name default -period 7 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=10%' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=10%' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(5)
Execute     set_clock_uncertainty 10% 
Execute       ap_set_clock -name default -uncertainty 0.7 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.7ns.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.argv=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'cosim.argv=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(12)
Execute     config_cosim -argv D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.argv=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'csim.argv=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(13)
Execute     config_csim -argv D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.compile.pragma_strict_mode=1' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.compile.pragma_strict_mode=1' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(14)
Execute     config_compile -pragma_strict_mode=1 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.flow=syn' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'vivado.flow=syn' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(15)
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.rtl=verilog' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(16)
Execute     config_export -rtl=verilog 
Command   apply_ini done; 0.374 sec.
Execute   apply_ini D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/config.cmdline 
Execute   ::AP::init_summary_file cosim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   cosim_design 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=7.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I D:/Xilinx/Vitis/2024.2/include -I include D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp -o D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/./sim/autowrap/testbench/lz4_compress_test.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --sysroot=D:/Xilinx/Vitis/2024.2/tps/mingw/10.0.0/win64.o/nt > D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.cpp.clang.autosim-tb.out.log 2> D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4_compress_test.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/./sim/autowrap/testbench/lz4_compress_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/./sim/autowrap/testbench/lz4_compress_test.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec D:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/./sim/autowrap/testbench/lz4_compress_test.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.954 sec.
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.826 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.DependenceCheck.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 25.146 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 43.197 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.314 sec.
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source D:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.572 sec.
INFO-FLOW: Workspace D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls opened at Fri Oct 31 14:51:22 +0800 2025
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.973 sec.
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.066 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 2.68 sec.
Execute   apply_ini D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(7)
Execute     add_files D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp 
INFO: [HLS 200-10] Adding design file 'D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file_cflags=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp,-ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp,-ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(8)
Execute     add_files D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp -appendflags -cflags -ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(10)
Execute     add_files -tb D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file_cflags=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp,-ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp,-ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(11)
Execute     add_files -tb D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/lz4_compress_test.cpp -appendflags -cflags -ID:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=lz4CompressEngineRun' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.top=lz4CompressEngineRun' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(9)
Execute     set_top lz4CompressEngineRun 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(6)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg484-1' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg484-1' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(1)
Execute     set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
Command       create_platform done; 0.239 sec.
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.319 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=7ns' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'clock=7ns' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(4)
Execute     create_clock -period 7ns 
Execute       ap_set_clock -name default -period 7 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=10%' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=10%' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(5)
Execute     set_clock_uncertainty 10% 
Execute       ap_set_clock -name default -uncertainty 0.7 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.7ns.
Execute     send_msg_by_id INFO @200-1465@%s 'cosim.argv=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'cosim.argv=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(12)
Execute     config_cosim -argv D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.argv=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'csim.argv=D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(13)
Execute     config_csim -argv D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/tests/lz4_compress/sample.txt.encoded 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.compile.pragma_strict_mode=1' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.compile.pragma_strict_mode=1' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(14)
Execute     config_compile -pragma_strict_mode=1 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.flow=syn' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'vivado.flow=syn' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(15)
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.rtl=verilog' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from D:/Xillinx_Project/PROJECT/lz4_cmpress/hls_config.cfg(16)
Execute     config_export -rtl=verilog 
Command   apply_ini done; 0.415 sec.
Execute   apply_ini D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/config.cmdline 
Execute   ::AP::init_summary_file vivado-syn 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   export_design -flow syn 
Execute     config_export -flow=syn 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow syn -format ip_catalog -rtl verilog
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=7.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=lz4CompressEngineRun xml_exists=0
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to lz4CompressEngineRun
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=44 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_sparsemux_9_2_408_1_1
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_sparsemux_11_3_8_1_1
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_lzCompress_6_4_65536_6_1_1024_64_s_dict_RAM_2P_BRAM_1R1W
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_sparsemux_13_3_32_1_1
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_lzBooster_255_16384_64_s_local_mem_RAM_2P_BRAM_1R1W
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
lz4CompressEngineRun_fifo_w8_d65536_B
lz4CompressEngineRun_fifo_w64_d512_B
lz4CompressEngineRun_fifo_w32_d2_S
lz4CompressEngineRun_start_for_lz4CompressPart2_U0
lz4CompressEngineRun_fifo_w32_d5_S
lz4CompressEngineRun_fifo_w32_d8_S
lz4CompressEngineRun_fifo_w32_d2_S_x
lz4CompressEngineRun_fifo_w32_d8_S
lz4CompressEngineRun_fifo_w32_d2_S_x
lz4CompressEngineRun_fifo_w32_d8_S
lz4CompressEngineRun_fifo_w32_d2_S_x
lz4CompressEngineRun_start_for_lz4Compress_4096_8_U0
lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0
lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0
entry_proc
lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush
lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2
lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress
lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover
lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes
lzCompress_6_4_65536_6_1_1024_64_s
lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter
lzBestMatchFilter_6_65536_s
lzBooster_255_16384_64_Pipeline_lz_booster
lzBooster_255_16384_64_s
lz4CompressPart1_4096_8_Pipeline_lz4_divide
lz4CompressPart1_4096_8_s
lz4CompressPart2_Pipeline_lz4_compress
lz4CompressPart2
lz4Compress_4096_8_s
lz4CompressEngineRun
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/top-io-be.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.rtl_wrap.cfg.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.compgen.dataonly.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_dict_flush.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Outline_VITIS_LOOP_84_2.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_compress_leftover.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_Pipeline_lz_left_bytes.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzCompress_6_4_65536_6_1_1024_64_s.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBestMatchFilter_6_65536_s.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_Pipeline_lz_booster.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lzBooster_255_16384_64_s.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_Pipeline_lz4_divide.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart1_4096_8_s.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2_Pipeline_lz4_compress.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressPart2.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4Compress_4096_8_s.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.constraint.tcl 
Execute     sc_get_clocks lz4CompressEngineRun 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.constraint.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.constraint.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/lz4CompressEngineRun.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/impl/verilog/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix lz4CompressEngineRun_ TopModuleNoPrefix lz4CompressEngineRun TopModuleWithPrefix lz4CompressEngineRun' export_design_flow='syn' impl_dir='D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg484-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000022873C6ACFC' export_design_flow='syn' export_rpt='D:/Xillinx_Project/PROJECT/lz4_cmpress/lz4CompressEngineRun/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s lz4CompressEngineRun/lz4CompressEngineRun.zip 
INFO: [HLS 200-802] Generated output file lz4CompressEngineRun/lz4CompressEngineRun.zip
Command   export_design done; 189.74 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
