
Test_LL_library.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000015e0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080016ec  080016ec  000116ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001704  08001704  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08001704  08001704  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001704  08001704  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001704  08001704  00011704  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001708  08001708  00011708  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  0800170c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  08001710  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08001710  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002002d  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003ade  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000f5e  00000000  00000000  00023b4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000620  00000000  00000000  00024ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000487  00000000  00000000  000250d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00012582  00000000  00000000  00025557  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000481b  00000000  00000000  00037ad9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0005fca4  00000000  00000000  0003c2f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001864  00000000  00000000  0009bf98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  0009d7fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000004 	.word	0x20000004
 8000128:	00000000 	.word	0x00000000
 800012c:	080016d4 	.word	0x080016d4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000008 	.word	0x20000008
 8000148:	080016d4 	.word	0x080016d4

0800014c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	f003 0307 	and.w	r3, r3, #7
 800015a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800015c:	4b0c      	ldr	r3, [pc, #48]	; (8000190 <__NVIC_SetPriorityGrouping+0x44>)
 800015e:	68db      	ldr	r3, [r3, #12]
 8000160:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000162:	68ba      	ldr	r2, [r7, #8]
 8000164:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000168:	4013      	ands	r3, r2
 800016a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800016c:	68fb      	ldr	r3, [r7, #12]
 800016e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000170:	68bb      	ldr	r3, [r7, #8]
 8000172:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000174:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000178:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800017c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800017e:	4a04      	ldr	r2, [pc, #16]	; (8000190 <__NVIC_SetPriorityGrouping+0x44>)
 8000180:	68bb      	ldr	r3, [r7, #8]
 8000182:	60d3      	str	r3, [r2, #12]
}
 8000184:	bf00      	nop
 8000186:	3714      	adds	r7, #20
 8000188:	46bd      	mov	sp, r7
 800018a:	bc80      	pop	{r7}
 800018c:	4770      	bx	lr
 800018e:	bf00      	nop
 8000190:	e000ed00 	.word	0xe000ed00

08000194 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <LL_RCC_HSI_Enable+0x18>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	4a03      	ldr	r2, [pc, #12]	; (80001ac <LL_RCC_HSI_Enable+0x18>)
 800019e:	f043 0301 	orr.w	r3, r3, #1
 80001a2:	6013      	str	r3, [r2, #0]
}
 80001a4:	bf00      	nop
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bc80      	pop	{r7}
 80001aa:	4770      	bx	lr
 80001ac:	40021000 	.word	0x40021000

080001b0 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80001b0:	b480      	push	{r7}
 80001b2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80001b4:	4b06      	ldr	r3, [pc, #24]	; (80001d0 <LL_RCC_HSI_IsReady+0x20>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	f003 0302 	and.w	r3, r3, #2
 80001bc:	2b02      	cmp	r3, #2
 80001be:	bf0c      	ite	eq
 80001c0:	2301      	moveq	r3, #1
 80001c2:	2300      	movne	r3, #0
 80001c4:	b2db      	uxtb	r3, r3
}
 80001c6:	4618      	mov	r0, r3
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bc80      	pop	{r7}
 80001cc:	4770      	bx	lr
 80001ce:	bf00      	nop
 80001d0:	40021000 	.word	0x40021000

080001d4 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 80001dc:	4b06      	ldr	r3, [pc, #24]	; (80001f8 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	00db      	lsls	r3, r3, #3
 80001e8:	4903      	ldr	r1, [pc, #12]	; (80001f8 <LL_RCC_HSI_SetCalibTrimming+0x24>)
 80001ea:	4313      	orrs	r3, r2
 80001ec:	600b      	str	r3, [r1, #0]
}
 80001ee:	bf00      	nop
 80001f0:	370c      	adds	r7, #12
 80001f2:	46bd      	mov	sp, r7
 80001f4:	bc80      	pop	{r7}
 80001f6:	4770      	bx	lr
 80001f8:	40021000 	.word	0x40021000

080001fc <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80001fc:	b480      	push	{r7}
 80001fe:	b083      	sub	sp, #12
 8000200:	af00      	add	r7, sp, #0
 8000202:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000204:	4b06      	ldr	r3, [pc, #24]	; (8000220 <LL_RCC_SetSysClkSource+0x24>)
 8000206:	685b      	ldr	r3, [r3, #4]
 8000208:	f023 0203 	bic.w	r2, r3, #3
 800020c:	4904      	ldr	r1, [pc, #16]	; (8000220 <LL_RCC_SetSysClkSource+0x24>)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	4313      	orrs	r3, r2
 8000212:	604b      	str	r3, [r1, #4]
}
 8000214:	bf00      	nop
 8000216:	370c      	adds	r7, #12
 8000218:	46bd      	mov	sp, r7
 800021a:	bc80      	pop	{r7}
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop
 8000220:	40021000 	.word	0x40021000

08000224 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000224:	b480      	push	{r7}
 8000226:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000228:	4b03      	ldr	r3, [pc, #12]	; (8000238 <LL_RCC_GetSysClkSource+0x14>)
 800022a:	685b      	ldr	r3, [r3, #4]
 800022c:	f003 030c 	and.w	r3, r3, #12
}
 8000230:	4618      	mov	r0, r3
 8000232:	46bd      	mov	sp, r7
 8000234:	bc80      	pop	{r7}
 8000236:	4770      	bx	lr
 8000238:	40021000 	.word	0x40021000

0800023c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800023c:	b480      	push	{r7}
 800023e:	b083      	sub	sp, #12
 8000240:	af00      	add	r7, sp, #0
 8000242:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000244:	4b06      	ldr	r3, [pc, #24]	; (8000260 <LL_RCC_SetAHBPrescaler+0x24>)
 8000246:	685b      	ldr	r3, [r3, #4]
 8000248:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800024c:	4904      	ldr	r1, [pc, #16]	; (8000260 <LL_RCC_SetAHBPrescaler+0x24>)
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	4313      	orrs	r3, r2
 8000252:	604b      	str	r3, [r1, #4]
}
 8000254:	bf00      	nop
 8000256:	370c      	adds	r7, #12
 8000258:	46bd      	mov	sp, r7
 800025a:	bc80      	pop	{r7}
 800025c:	4770      	bx	lr
 800025e:	bf00      	nop
 8000260:	40021000 	.word	0x40021000

08000264 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000264:	b480      	push	{r7}
 8000266:	b083      	sub	sp, #12
 8000268:	af00      	add	r7, sp, #0
 800026a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800026c:	4b06      	ldr	r3, [pc, #24]	; (8000288 <LL_RCC_SetAPB1Prescaler+0x24>)
 800026e:	685b      	ldr	r3, [r3, #4]
 8000270:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000274:	4904      	ldr	r1, [pc, #16]	; (8000288 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	4313      	orrs	r3, r2
 800027a:	604b      	str	r3, [r1, #4]
}
 800027c:	bf00      	nop
 800027e:	370c      	adds	r7, #12
 8000280:	46bd      	mov	sp, r7
 8000282:	bc80      	pop	{r7}
 8000284:	4770      	bx	lr
 8000286:	bf00      	nop
 8000288:	40021000 	.word	0x40021000

0800028c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 800028c:	b480      	push	{r7}
 800028e:	b083      	sub	sp, #12
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000294:	4b06      	ldr	r3, [pc, #24]	; (80002b0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000296:	685b      	ldr	r3, [r3, #4]
 8000298:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800029c:	4904      	ldr	r1, [pc, #16]	; (80002b0 <LL_RCC_SetAPB2Prescaler+0x24>)
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	4313      	orrs	r3, r2
 80002a2:	604b      	str	r3, [r1, #4]
}
 80002a4:	bf00      	nop
 80002a6:	370c      	adds	r7, #12
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bc80      	pop	{r7}
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	40021000 	.word	0x40021000

080002b4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80002b4:	b480      	push	{r7}
 80002b6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <LL_RCC_PLL_Enable+0x18>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a03      	ldr	r2, [pc, #12]	; (80002cc <LL_RCC_PLL_Enable+0x18>)
 80002be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80002c2:	6013      	str	r3, [r2, #0]
}
 80002c4:	bf00      	nop
 80002c6:	46bd      	mov	sp, r7
 80002c8:	bc80      	pop	{r7}
 80002ca:	4770      	bx	lr
 80002cc:	40021000 	.word	0x40021000

080002d0 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80002d0:	b480      	push	{r7}
 80002d2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80002d4:	4b06      	ldr	r3, [pc, #24]	; (80002f0 <LL_RCC_PLL_IsReady+0x20>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80002e0:	bf0c      	ite	eq
 80002e2:	2301      	moveq	r3, #1
 80002e4:	2300      	movne	r3, #0
 80002e6:	b2db      	uxtb	r3, r3
}
 80002e8:	4618      	mov	r0, r3
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bc80      	pop	{r7}
 80002ee:	4770      	bx	lr
 80002f0:	40021000 	.word	0x40021000

080002f4 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 80002f4:	b480      	push	{r7}
 80002f6:	b083      	sub	sp, #12
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
 80002fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 80002fe:	4b08      	ldr	r3, [pc, #32]	; (8000320 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 8000300:	685b      	ldr	r3, [r3, #4]
 8000302:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 800030c:	683b      	ldr	r3, [r7, #0]
 800030e:	430b      	orrs	r3, r1
 8000310:	4903      	ldr	r1, [pc, #12]	; (8000320 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 8000312:	4313      	orrs	r3, r2
 8000314:	604b      	str	r3, [r1, #4]
             (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
#endif /*RCC_CFGR2_PREDIV1SRC*/
#endif /*RCC_CFGR2_PREDIV1*/
}
 8000316:	bf00      	nop
 8000318:	370c      	adds	r7, #12
 800031a:	46bd      	mov	sp, r7
 800031c:	bc80      	pop	{r7}
 800031e:	4770      	bx	lr
 8000320:	40021000 	.word	0x40021000

08000324 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000324:	b480      	push	{r7}
 8000326:	b085      	sub	sp, #20
 8000328:	af00      	add	r7, sp, #0
 800032a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800032c:	4b08      	ldr	r3, [pc, #32]	; (8000350 <LL_APB1_GRP1_EnableClock+0x2c>)
 800032e:	69da      	ldr	r2, [r3, #28]
 8000330:	4907      	ldr	r1, [pc, #28]	; (8000350 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	4313      	orrs	r3, r2
 8000336:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000338:	4b05      	ldr	r3, [pc, #20]	; (8000350 <LL_APB1_GRP1_EnableClock+0x2c>)
 800033a:	69da      	ldr	r2, [r3, #28]
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	4013      	ands	r3, r2
 8000340:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000342:	68fb      	ldr	r3, [r7, #12]
}
 8000344:	bf00      	nop
 8000346:	3714      	adds	r7, #20
 8000348:	46bd      	mov	sp, r7
 800034a:	bc80      	pop	{r7}
 800034c:	4770      	bx	lr
 800034e:	bf00      	nop
 8000350:	40021000 	.word	0x40021000

08000354 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000354:	b480      	push	{r7}
 8000356:	b085      	sub	sp, #20
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800035c:	4b08      	ldr	r3, [pc, #32]	; (8000380 <LL_APB2_GRP1_EnableClock+0x2c>)
 800035e:	699a      	ldr	r2, [r3, #24]
 8000360:	4907      	ldr	r1, [pc, #28]	; (8000380 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	4313      	orrs	r3, r2
 8000366:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000368:	4b05      	ldr	r3, [pc, #20]	; (8000380 <LL_APB2_GRP1_EnableClock+0x2c>)
 800036a:	699a      	ldr	r2, [r3, #24]
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	4013      	ands	r3, r2
 8000370:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000372:	68fb      	ldr	r3, [r7, #12]
}
 8000374:	bf00      	nop
 8000376:	3714      	adds	r7, #20
 8000378:	46bd      	mov	sp, r7
 800037a:	bc80      	pop	{r7}
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	40021000 	.word	0x40021000

08000384 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000384:	b480      	push	{r7}
 8000386:	b083      	sub	sp, #12
 8000388:	af00      	add	r7, sp, #0
 800038a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 800038c:	4b06      	ldr	r3, [pc, #24]	; (80003a8 <LL_FLASH_SetLatency+0x24>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	f023 0207 	bic.w	r2, r3, #7
 8000394:	4904      	ldr	r1, [pc, #16]	; (80003a8 <LL_FLASH_SetLatency+0x24>)
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	4313      	orrs	r3, r2
 800039a:	600b      	str	r3, [r1, #0]
}
 800039c:	bf00      	nop
 800039e:	370c      	adds	r7, #12
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bc80      	pop	{r7}
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	40022000 	.word	0x40022000

080003ac <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80003ac:	b480      	push	{r7}
 80003ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80003b0:	4b03      	ldr	r3, [pc, #12]	; (80003c0 <LL_FLASH_GetLatency+0x14>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	f003 0307 	and.w	r3, r3, #7
}
 80003b8:	4618      	mov	r0, r3
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bc80      	pop	{r7}
 80003be:	4770      	bx	lr
 80003c0:	40022000 	.word	0x40022000

080003c4 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 80003c4:	b480      	push	{r7}
 80003c6:	b083      	sub	sp, #12
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	f043 0201 	orr.w	r2, r3, #1
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	601a      	str	r2, [r3, #0]
}
 80003d8:	bf00      	nop
 80003da:	370c      	adds	r7, #12
 80003dc:	46bd      	mov	sp, r7
 80003de:	bc80      	pop	{r7}
 80003e0:	4770      	bx	lr

080003e2 <LL_TIM_DisableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_DisableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
{
 80003e2:	b480      	push	{r7}
 80003e4:	b083      	sub	sp, #12
 80003e6:	af00      	add	r7, sp, #0
 80003e8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	f023 0201 	bic.w	r2, r3, #1
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	601a      	str	r2, [r3, #0]
}
 80003f6:	bf00      	nop
 80003f8:	370c      	adds	r7, #12
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bc80      	pop	{r7}
 80003fe:	4770      	bx	lr

08000400 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000400:	b480      	push	{r7}
 8000402:	b083      	sub	sp, #12
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	601a      	str	r2, [r3, #0]
}
 8000414:	bf00      	nop
 8000416:	370c      	adds	r7, #12
 8000418:	46bd      	mov	sp, r7
 800041a:	bc80      	pop	{r7}
 800041c:	4770      	bx	lr

0800041e <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 800041e:	b480      	push	{r7}
 8000420:	b083      	sub	sp, #12
 8000422:	af00      	add	r7, sp, #0
 8000424:	6078      	str	r0, [r7, #4]
 8000426:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	689b      	ldr	r3, [r3, #8]
 800042c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000430:	f023 0307 	bic.w	r3, r3, #7
 8000434:	683a      	ldr	r2, [r7, #0]
 8000436:	431a      	orrs	r2, r3
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	609a      	str	r2, [r3, #8]
}
 800043c:	bf00      	nop
 800043e:	370c      	adds	r7, #12
 8000440:	46bd      	mov	sp, r7
 8000442:	bc80      	pop	{r7}
 8000444:	4770      	bx	lr

08000446 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000446:	b480      	push	{r7}
 8000448:	b083      	sub	sp, #12
 800044a:	af00      	add	r7, sp, #0
 800044c:	6078      	str	r0, [r7, #4]
 800044e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	685b      	ldr	r3, [r3, #4]
 8000454:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000458:	683b      	ldr	r3, [r7, #0]
 800045a:	431a      	orrs	r2, r3
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	605a      	str	r2, [r3, #4]
}
 8000460:	bf00      	nop
 8000462:	370c      	adds	r7, #12
 8000464:	46bd      	mov	sp, r7
 8000466:	bc80      	pop	{r7}
 8000468:	4770      	bx	lr

0800046a <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 800046a:	b480      	push	{r7}
 800046c:	b083      	sub	sp, #12
 800046e:	af00      	add	r7, sp, #0
 8000470:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	689b      	ldr	r3, [r3, #8]
 8000476:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	609a      	str	r2, [r3, #8]
}
 800047e:	bf00      	nop
 8000480:	370c      	adds	r7, #12
 8000482:	46bd      	mov	sp, r7
 8000484:	bc80      	pop	{r7}
 8000486:	4770      	bx	lr

08000488 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000488:	b480      	push	{r7}
 800048a:	b083      	sub	sp, #12
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	68db      	ldr	r3, [r3, #12]
 8000494:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	60da      	str	r2, [r3, #12]
}
 800049c:	bf00      	nop
 800049e:	370c      	adds	r7, #12
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bc80      	pop	{r7}
 80004a4:	4770      	bx	lr

080004a6 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80004a6:	b480      	push	{r7}
 80004a8:	b083      	sub	sp, #12
 80004aa:	af00      	add	r7, sp, #0
 80004ac:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	691b      	ldr	r3, [r3, #16]
 80004b2:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	695b      	ldr	r3, [r3, #20]
 80004be:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	615a      	str	r2, [r3, #20]
}
 80004c6:	bf00      	nop
 80004c8:	370c      	adds	r7, #12
 80004ca:	46bd      	mov	sp, r7
 80004cc:	bc80      	pop	{r7}
 80004ce:	4770      	bx	lr

080004d0 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80004d0:	b480      	push	{r7}
 80004d2:	b083      	sub	sp, #12
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
 80004d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80004da:	683b      	ldr	r3, [r7, #0]
 80004dc:	0a1b      	lsrs	r3, r3, #8
 80004de:	b29a      	uxth	r2, r3
 80004e0:	687b      	ldr	r3, [r7, #4]
 80004e2:	611a      	str	r2, [r3, #16]
}
 80004e4:	bf00      	nop
 80004e6:	370c      	adds	r7, #12
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bc80      	pop	{r7}
 80004ec:	4770      	bx	lr

080004ee <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80004ee:	b480      	push	{r7}
 80004f0:	b083      	sub	sp, #12
 80004f2:	af00      	add	r7, sp, #0
 80004f4:	6078      	str	r0, [r7, #4]
 80004f6:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80004f8:	683b      	ldr	r3, [r7, #0]
 80004fa:	0a1b      	lsrs	r3, r3, #8
 80004fc:	b29a      	uxth	r2, r3
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	615a      	str	r2, [r3, #20]
}
 8000502:	bf00      	nop
 8000504:	370c      	adds	r7, #12
 8000506:	46bd      	mov	sp, r7
 8000508:	bc80      	pop	{r7}
 800050a:	4770      	bx	lr

0800050c <LL_GPIO_AF_Remap_SWJ_NOJTAG>:
  * @rmtoll MAPR          SWJ_CFG           LL_GPIO_AF_Remap_SWJ_NOJTAG
  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_Remap_SWJ_NOJTAG(void)
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0
  MODIFY_REG(AFIO->MAPR, AFIO_MAPR_SWJ_CFG, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);
 8000510:	4b05      	ldr	r3, [pc, #20]	; (8000528 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x1c>)
 8000512:	685b      	ldr	r3, [r3, #4]
 8000514:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000518:	4a03      	ldr	r2, [pc, #12]	; (8000528 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x1c>)
 800051a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800051e:	6053      	str	r3, [r2, #4]
}
 8000520:	bf00      	nop
 8000522:	46bd      	mov	sp, r7
 8000524:	bc80      	pop	{r7}
 8000526:	4770      	bx	lr
 8000528:	40010000 	.word	0x40010000

0800052c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b08a      	sub	sp, #40	; 0x28
 8000530:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_AFIO);
 8000532:	2001      	movs	r0, #1
 8000534:	f7ff ff0e 	bl	8000354 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000538:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800053c:	f7ff fef2 	bl	8000324 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000540:	2003      	movs	r0, #3
 8000542:	f7ff fe03 	bl	800014c <__NVIC_SetPriorityGrouping>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  LL_GPIO_AF_Remap_SWJ_NOJTAG();
 8000546:	f7ff ffe1 	bl	800050c <LL_GPIO_AF_Remap_SWJ_NOJTAG>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800054a:	f000 f851 	bl	80005f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800054e:	f000 f917 	bl	8000780 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000552:	f000 f8bf 	bl	80006d4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000556:	f000 f88b 	bl	8000670 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  int count=0;
 800055a:	2300      	movs	r3, #0
 800055c:	627b      	str	r3, [r7, #36]	; 0x24
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  //row:0
	  write_serial_in_parallel_out_register_plus(0b10000000);
 800055e:	2080      	movs	r0, #128	; 0x80
 8000560:	f000 f964 	bl	800082c <write_serial_in_parallel_out_register_plus>
	  write_serial_in_parallel_out_register_minus_yellow(0b11000011);
 8000564:	20c3      	movs	r0, #195	; 0xc3
 8000566:	f000 fabd 	bl	8000ae4 <write_serial_in_parallel_out_register_minus_yellow>
	  LL_mDelay(2);
 800056a:	2002      	movs	r0, #2
 800056c:	f001 f85c 	bl	8001628 <LL_mDelay>
	  //row:1
	  write_serial_in_parallel_out_register_plus(0b01000000);
 8000570:	2040      	movs	r0, #64	; 0x40
 8000572:	f000 f95b 	bl	800082c <write_serial_in_parallel_out_register_plus>
	  write_serial_in_parallel_out_register_minus_yellow(0b10111101);
 8000576:	20bd      	movs	r0, #189	; 0xbd
 8000578:	f000 fab4 	bl	8000ae4 <write_serial_in_parallel_out_register_minus_yellow>
	  LL_mDelay(2);
 800057c:	2002      	movs	r0, #2
 800057e:	f001 f853 	bl	8001628 <LL_mDelay>
	  //row:2
	  write_serial_in_parallel_out_register_plus(0b00100000);
 8000582:	2020      	movs	r0, #32
 8000584:	f000 f952 	bl	800082c <write_serial_in_parallel_out_register_plus>
	  write_serial_in_parallel_out_register_minus_yellow(0b01011010);
 8000588:	205a      	movs	r0, #90	; 0x5a
 800058a:	f000 faab 	bl	8000ae4 <write_serial_in_parallel_out_register_minus_yellow>
	  LL_mDelay(2);
 800058e:	2002      	movs	r0, #2
 8000590:	f001 f84a 	bl	8001628 <LL_mDelay>
	  //row:3
	  write_serial_in_parallel_out_register_plus(0b00010000);
 8000594:	2010      	movs	r0, #16
 8000596:	f000 f949 	bl	800082c <write_serial_in_parallel_out_register_plus>
	  write_serial_in_parallel_out_register_minus_yellow(0b01111110);
 800059a:	207e      	movs	r0, #126	; 0x7e
 800059c:	f000 faa2 	bl	8000ae4 <write_serial_in_parallel_out_register_minus_yellow>
	  LL_mDelay(2);
 80005a0:	2002      	movs	r0, #2
 80005a2:	f001 f841 	bl	8001628 <LL_mDelay>
	  //row:4
	  write_serial_in_parallel_out_register_plus(0b00001000);
 80005a6:	2008      	movs	r0, #8
 80005a8:	f000 f940 	bl	800082c <write_serial_in_parallel_out_register_plus>
	  write_serial_in_parallel_out_register_minus_yellow(0b01011010);
 80005ac:	205a      	movs	r0, #90	; 0x5a
 80005ae:	f000 fa99 	bl	8000ae4 <write_serial_in_parallel_out_register_minus_yellow>
	  LL_mDelay(2);
 80005b2:	2002      	movs	r0, #2
 80005b4:	f001 f838 	bl	8001628 <LL_mDelay>
	  //row:5
	  write_serial_in_parallel_out_register_plus(0b00000100);
 80005b8:	2004      	movs	r0, #4
 80005ba:	f000 f937 	bl	800082c <write_serial_in_parallel_out_register_plus>
	  write_serial_in_parallel_out_register_minus_yellow(0b01100110);
 80005be:	2066      	movs	r0, #102	; 0x66
 80005c0:	f000 fa90 	bl	8000ae4 <write_serial_in_parallel_out_register_minus_yellow>
	  LL_mDelay(2);
 80005c4:	2002      	movs	r0, #2
 80005c6:	f001 f82f 	bl	8001628 <LL_mDelay>
	  //row:6
	  write_serial_in_parallel_out_register_plus(0b00000010);
 80005ca:	2002      	movs	r0, #2
 80005cc:	f000 f92e 	bl	800082c <write_serial_in_parallel_out_register_plus>
	  write_serial_in_parallel_out_register_minus_yellow(0b10111101);
 80005d0:	20bd      	movs	r0, #189	; 0xbd
 80005d2:	f000 fa87 	bl	8000ae4 <write_serial_in_parallel_out_register_minus_yellow>
	  LL_mDelay(2);
 80005d6:	2002      	movs	r0, #2
 80005d8:	f001 f826 	bl	8001628 <LL_mDelay>
	  //row:7
	  write_serial_in_parallel_out_register_plus(0b00000001);
 80005dc:	2001      	movs	r0, #1
 80005de:	f000 f925 	bl	800082c <write_serial_in_parallel_out_register_plus>
	  write_serial_in_parallel_out_register_minus_yellow(0b11000011);
 80005e2:	20c3      	movs	r0, #195	; 0xc3
 80005e4:	f000 fa7e 	bl	8000ae4 <write_serial_in_parallel_out_register_minus_yellow>
	  LL_mDelay(2);
 80005e8:	2002      	movs	r0, #2
 80005ea:	f001 f81d 	bl	8001628 <LL_mDelay>
  {
 80005ee:	e7b6      	b.n	800055e <main+0x32>

080005f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 80005f4:	2002      	movs	r0, #2
 80005f6:	f7ff fec5 	bl	8000384 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 80005fa:	bf00      	nop
 80005fc:	f7ff fed6 	bl	80003ac <LL_FLASH_GetLatency>
 8000600:	4603      	mov	r3, r0
 8000602:	2b02      	cmp	r3, #2
 8000604:	d1fa      	bne.n	80005fc <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8000606:	2010      	movs	r0, #16
 8000608:	f7ff fde4 	bl	80001d4 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 800060c:	f7ff fdc2 	bl	8000194 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000610:	bf00      	nop
 8000612:	f7ff fdcd 	bl	80001b0 <LL_RCC_HSI_IsReady>
 8000616:	4603      	mov	r3, r0
 8000618:	2b01      	cmp	r3, #1
 800061a:	d1fa      	bne.n	8000612 <SystemClock_Config+0x22>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI_DIV_2, LL_RCC_PLL_MUL_16);
 800061c:	f44f 1160 	mov.w	r1, #3670016	; 0x380000
 8000620:	2000      	movs	r0, #0
 8000622:	f7ff fe67 	bl	80002f4 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8000626:	f7ff fe45 	bl	80002b4 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 800062a:	bf00      	nop
 800062c:	f7ff fe50 	bl	80002d0 <LL_RCC_PLL_IsReady>
 8000630:	4603      	mov	r3, r0
 8000632:	2b01      	cmp	r3, #1
 8000634:	d1fa      	bne.n	800062c <SystemClock_Config+0x3c>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000636:	2000      	movs	r0, #0
 8000638:	f7ff fe00 	bl	800023c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 800063c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000640:	f7ff fe10 	bl	8000264 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000644:	2000      	movs	r0, #0
 8000646:	f7ff fe21 	bl	800028c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 800064a:	2002      	movs	r0, #2
 800064c:	f7ff fdd6 	bl	80001fc <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000650:	bf00      	nop
 8000652:	f7ff fde7 	bl	8000224 <LL_RCC_GetSysClkSource>
 8000656:	4603      	mov	r3, r0
 8000658:	2b08      	cmp	r3, #8
 800065a:	d1fa      	bne.n	8000652 <SystemClock_Config+0x62>
  {

  }
  LL_Init1msTick(64000000);
 800065c:	4803      	ldr	r0, [pc, #12]	; (800066c <SystemClock_Config+0x7c>)
 800065e:	f000 ffd5 	bl	800160c <LL_Init1msTick>
  LL_SetSystemCoreClock(64000000);
 8000662:	4802      	ldr	r0, [pc, #8]	; (800066c <SystemClock_Config+0x7c>)
 8000664:	f001 f804 	bl	8001670 <LL_SetSystemCoreClock>
}
 8000668:	bf00      	nop
 800066a:	bd80      	pop	{r7, pc}
 800066c:	03d09000 	.word	0x03d09000

08000670 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b086      	sub	sp, #24
 8000674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000676:	1d3b      	adds	r3, r7, #4
 8000678:	2200      	movs	r2, #0
 800067a:	601a      	str	r2, [r3, #0]
 800067c:	605a      	str	r2, [r3, #4]
 800067e:	609a      	str	r2, [r3, #8]
 8000680:	60da      	str	r2, [r3, #12]
 8000682:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8000684:	2001      	movs	r0, #1
 8000686:	f7ff fe4d 	bl	8000324 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 63;
 800068a:	233f      	movs	r3, #63	; 0x3f
 800068c:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800068e:	2300      	movs	r3, #0
 8000690:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 65535;
 8000692:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000696:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000698:	2300      	movs	r3, #0
 800069a:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 800069c:	1d3b      	adds	r3, r7, #4
 800069e:	4619      	mov	r1, r3
 80006a0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80006a4:	f000 fe44 	bl	8001330 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 80006a8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80006ac:	f7ff fea8 	bl	8000400 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 80006b0:	2100      	movs	r1, #0
 80006b2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80006b6:	f7ff feb2 	bl	800041e <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 80006ba:	2100      	movs	r1, #0
 80006bc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80006c0:	f7ff fec1 	bl	8000446 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 80006c4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80006c8:	f7ff fecf 	bl	800046a <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80006cc:	bf00      	nop
 80006ce:	3718      	adds	r7, #24
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}

080006d4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b08c      	sub	sp, #48	; 0x30
 80006d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80006da:	f107 0314 	add.w	r3, r7, #20
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	605a      	str	r2, [r3, #4]
 80006e4:	609a      	str	r2, [r3, #8]
 80006e6:	60da      	str	r2, [r3, #12]
 80006e8:	611a      	str	r2, [r3, #16]
 80006ea:	615a      	str	r2, [r3, #20]
 80006ec:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ee:	463b      	mov	r3, r7
 80006f0:	2200      	movs	r2, #0
 80006f2:	601a      	str	r2, [r3, #0]
 80006f4:	605a      	str	r2, [r3, #4]
 80006f6:	609a      	str	r2, [r3, #8]
 80006f8:	60da      	str	r2, [r3, #12]
 80006fa:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80006fc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000700:	f7ff fe10 	bl	8000324 <LL_APB1_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8000704:	2004      	movs	r0, #4
 8000706:	f7ff fe25 	bl	8000354 <LL_APB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 800070a:	f240 4304 	movw	r3, #1028	; 0x404
 800070e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000710:	2309      	movs	r3, #9
 8000712:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8000714:	2303      	movs	r3, #3
 8000716:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000718:	2300      	movs	r3, #0
 800071a:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800071c:	463b      	mov	r3, r7
 800071e:	4619      	mov	r1, r3
 8000720:	4815      	ldr	r0, [pc, #84]	; (8000778 <MX_USART2_UART_Init+0xa4>)
 8000722:	f000 fc56 	bl	8000fd2 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8000726:	f640 0308 	movw	r3, #2056	; 0x808
 800072a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 800072c:	2304      	movs	r3, #4
 800072e:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000730:	463b      	mov	r3, r7
 8000732:	4619      	mov	r1, r3
 8000734:	4810      	ldr	r0, [pc, #64]	; (8000778 <MX_USART2_UART_Init+0xa4>)
 8000736:	f000 fc4c 	bl	8000fd2 <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 800073a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800073e:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000740:	2300      	movs	r3, #0
 8000742:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000744:	2300      	movs	r3, #0
 8000746:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000748:	2300      	movs	r3, #0
 800074a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800074c:	230c      	movs	r3, #12
 800074e:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000750:	2300      	movs	r3, #0
 8000752:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000754:	2300      	movs	r3, #0
 8000756:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_USART_Init(USART2, &USART_InitStruct);
 8000758:	f107 0314 	add.w	r3, r7, #20
 800075c:	4619      	mov	r1, r3
 800075e:	4807      	ldr	r0, [pc, #28]	; (800077c <MX_USART2_UART_Init+0xa8>)
 8000760:	f000 feda 	bl	8001518 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8000764:	4805      	ldr	r0, [pc, #20]	; (800077c <MX_USART2_UART_Init+0xa8>)
 8000766:	f7ff fe9e 	bl	80004a6 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 800076a:	4804      	ldr	r0, [pc, #16]	; (800077c <MX_USART2_UART_Init+0xa8>)
 800076c:	f7ff fe8c 	bl	8000488 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000770:	bf00      	nop
 8000772:	3730      	adds	r7, #48	; 0x30
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	40010800 	.word	0x40010800
 800077c:	40004400 	.word	0x40004400

08000780 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b086      	sub	sp, #24
 8000784:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000786:	1d3b      	adds	r3, r7, #4
 8000788:	2200      	movs	r2, #0
 800078a:	601a      	str	r2, [r3, #0]
 800078c:	605a      	str	r2, [r3, #4]
 800078e:	609a      	str	r2, [r3, #8]
 8000790:	60da      	str	r2, [r3, #12]
 8000792:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8000794:	2004      	movs	r0, #4
 8000796:	f7ff fddd 	bl	8000354 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 800079a:	2008      	movs	r0, #8
 800079c:	f7ff fdda 	bl	8000354 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOC);
 80007a0:	2010      	movs	r0, #16
 80007a2:	f7ff fdd7 	bl	8000354 <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, MR_3_Pin|MR_2_Pin|DSA_3_Pin|DSA_1_Pin);
 80007a6:	491c      	ldr	r1, [pc, #112]	; (8000818 <MX_GPIO_Init+0x98>)
 80007a8:	481c      	ldr	r0, [pc, #112]	; (800081c <MX_GPIO_Init+0x9c>)
 80007aa:	f7ff fea0 	bl	80004ee <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, CP_2_Pin|DSA_2_Pin|CP_1_Pin|MR_1_Pin);
 80007ae:	491c      	ldr	r1, [pc, #112]	; (8000820 <MX_GPIO_Init+0xa0>)
 80007b0:	481c      	ldr	r0, [pc, #112]	; (8000824 <MX_GPIO_Init+0xa4>)
 80007b2:	f7ff fe9c 	bl	80004ee <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CP_3_GPIO_Port, CP_3_Pin);
 80007b6:	f248 0180 	movw	r1, #32896	; 0x8080
 80007ba:	481b      	ldr	r0, [pc, #108]	; (8000828 <MX_GPIO_Init+0xa8>)
 80007bc:	f7ff fe97 	bl	80004ee <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = MR_3_Pin|MR_2_Pin|DSA_3_Pin|DSA_1_Pin;
 80007c0:	4b15      	ldr	r3, [pc, #84]	; (8000818 <MX_GPIO_Init+0x98>)
 80007c2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80007c4:	2301      	movs	r3, #1
 80007c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80007c8:	2302      	movs	r3, #2
 80007ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80007cc:	2300      	movs	r3, #0
 80007ce:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d0:	1d3b      	adds	r3, r7, #4
 80007d2:	4619      	mov	r1, r3
 80007d4:	4811      	ldr	r0, [pc, #68]	; (800081c <MX_GPIO_Init+0x9c>)
 80007d6:	f000 fbfc 	bl	8000fd2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CP_2_Pin|DSA_2_Pin|CP_1_Pin|MR_1_Pin;
 80007da:	4b11      	ldr	r3, [pc, #68]	; (8000820 <MX_GPIO_Init+0xa0>)
 80007dc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80007de:	2301      	movs	r3, #1
 80007e0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80007e2:	2302      	movs	r3, #2
 80007e4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80007e6:	2300      	movs	r3, #0
 80007e8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ea:	1d3b      	adds	r3, r7, #4
 80007ec:	4619      	mov	r1, r3
 80007ee:	480d      	ldr	r0, [pc, #52]	; (8000824 <MX_GPIO_Init+0xa4>)
 80007f0:	f000 fbef 	bl	8000fd2 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CP_3_Pin;
 80007f4:	f248 0380 	movw	r3, #32896	; 0x8080
 80007f8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80007fa:	2301      	movs	r3, #1
 80007fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80007fe:	2302      	movs	r3, #2
 8000800:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000802:	2300      	movs	r3, #0
 8000804:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CP_3_GPIO_Port, &GPIO_InitStruct);
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	4619      	mov	r1, r3
 800080a:	4807      	ldr	r0, [pc, #28]	; (8000828 <MX_GPIO_Init+0xa8>)
 800080c:	f000 fbe1 	bl	8000fd2 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000810:	bf00      	nop
 8000812:	3718      	adds	r7, #24
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	04078087 	.word	0x04078087
 800081c:	40010800 	.word	0x40010800
 8000820:	04445054 	.word	0x04445054
 8000824:	40010c00 	.word	0x40010c00
 8000828:	40011000 	.word	0x40011000

0800082c <write_serial_in_parallel_out_register_plus>:
	LL_mDelay(100);
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_10);
	LL_mDelay(100);
}

void write_serial_in_parallel_out_register_plus(unsigned char data){
 800082c:	b580      	push	{r7, lr}
 800082e:	b084      	sub	sp, #16
 8000830:	af00      	add	r7, sp, #0
 8000832:	4603      	mov	r3, r0
 8000834:	71fb      	strb	r3, [r7, #7]
	 *      data      1    1   0   0   0  0   0   1
	 *
	 *
	 */
	//all reset
	LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8000836:	49a6      	ldr	r1, [pc, #664]	; (8000ad0 <write_serial_in_parallel_out_register_plus+0x2a4>)
 8000838:	48a6      	ldr	r0, [pc, #664]	; (8000ad4 <write_serial_in_parallel_out_register_plus+0x2a8>)
 800083a:	f7ff fe58 	bl	80004ee <LL_GPIO_ResetOutputPin>
	delay_us(1);
 800083e:	2001      	movs	r0, #1
 8000840:	f000 faa2 	bl	8000d88 <delay_us>
	LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_8);
 8000844:	49a2      	ldr	r1, [pc, #648]	; (8000ad0 <write_serial_in_parallel_out_register_plus+0x2a4>)
 8000846:	48a3      	ldr	r0, [pc, #652]	; (8000ad4 <write_serial_in_parallel_out_register_plus+0x2a8>)
 8000848:	f7ff fe42 	bl	80004d0 <LL_GPIO_SetOutputPin>

	//Q7
	unsigned int bitValue = bitRead(data, 0);
 800084c:	79fb      	ldrb	r3, [r7, #7]
 800084e:	f003 0301 	and.w	r3, r3, #1
 8000852:	60fb      	str	r3, [r7, #12]

	switch(bitValue){
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d003      	beq.n	8000862 <write_serial_in_parallel_out_register_plus+0x36>
 800085a:	68fb      	ldr	r3, [r7, #12]
 800085c:	2b01      	cmp	r3, #1
 800085e:	d005      	beq.n	800086c <write_serial_in_parallel_out_register_plus+0x40>
 8000860:	e009      	b.n	8000876 <write_serial_in_parallel_out_register_plus+0x4a>
		case 0 :
			LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_14); //data=low
 8000862:	499d      	ldr	r1, [pc, #628]	; (8000ad8 <write_serial_in_parallel_out_register_plus+0x2ac>)
 8000864:	489d      	ldr	r0, [pc, #628]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000866:	f7ff fe42 	bl	80004ee <LL_GPIO_ResetOutputPin>
			break;
 800086a:	e004      	b.n	8000876 <write_serial_in_parallel_out_register_plus+0x4a>

		case 1 :
			LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_14); //data=high
 800086c:	499a      	ldr	r1, [pc, #616]	; (8000ad8 <write_serial_in_parallel_out_register_plus+0x2ac>)
 800086e:	489b      	ldr	r0, [pc, #620]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000870:	f7ff fe2e 	bl	80004d0 <LL_GPIO_SetOutputPin>
			break;
 8000874:	bf00      	nop

	}

	delay_us(1);
 8000876:	2001      	movs	r0, #1
 8000878:	f000 fa86 	bl	8000d88 <delay_us>

	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_10);  //clock pulse 1
 800087c:	4998      	ldr	r1, [pc, #608]	; (8000ae0 <write_serial_in_parallel_out_register_plus+0x2b4>)
 800087e:	4897      	ldr	r0, [pc, #604]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000880:	f7ff fe26 	bl	80004d0 <LL_GPIO_SetOutputPin>

	delay_us(1);
 8000884:	2001      	movs	r0, #1
 8000886:	f000 fa7f 	bl	8000d88 <delay_us>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_10);
 800088a:	4995      	ldr	r1, [pc, #596]	; (8000ae0 <write_serial_in_parallel_out_register_plus+0x2b4>)
 800088c:	4893      	ldr	r0, [pc, #588]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 800088e:	f7ff fe2e 	bl	80004ee <LL_GPIO_ResetOutputPin>

	delay_us(1);
 8000892:	2001      	movs	r0, #1
 8000894:	f000 fa78 	bl	8000d88 <delay_us>

	//Q6
	bitValue = bitRead(data, 1);
 8000898:	79fb      	ldrb	r3, [r7, #7]
 800089a:	085b      	lsrs	r3, r3, #1
 800089c:	b2db      	uxtb	r3, r3
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	60fb      	str	r3, [r7, #12]
	switch(bitValue){
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d003      	beq.n	80008b2 <write_serial_in_parallel_out_register_plus+0x86>
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	2b01      	cmp	r3, #1
 80008ae:	d005      	beq.n	80008bc <write_serial_in_parallel_out_register_plus+0x90>
 80008b0:	e009      	b.n	80008c6 <write_serial_in_parallel_out_register_plus+0x9a>
		case 0 :
			LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_14); //data=low
 80008b2:	4989      	ldr	r1, [pc, #548]	; (8000ad8 <write_serial_in_parallel_out_register_plus+0x2ac>)
 80008b4:	4889      	ldr	r0, [pc, #548]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 80008b6:	f7ff fe1a 	bl	80004ee <LL_GPIO_ResetOutputPin>
			break;
 80008ba:	e004      	b.n	80008c6 <write_serial_in_parallel_out_register_plus+0x9a>

		case 1 :
			LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_14); //data=high
 80008bc:	4986      	ldr	r1, [pc, #536]	; (8000ad8 <write_serial_in_parallel_out_register_plus+0x2ac>)
 80008be:	4887      	ldr	r0, [pc, #540]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 80008c0:	f7ff fe06 	bl	80004d0 <LL_GPIO_SetOutputPin>
			break;
 80008c4:	bf00      	nop

	}

	delay_us(1);
 80008c6:	2001      	movs	r0, #1
 80008c8:	f000 fa5e 	bl	8000d88 <delay_us>

	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_10);  //clock pulse 2
 80008cc:	4984      	ldr	r1, [pc, #528]	; (8000ae0 <write_serial_in_parallel_out_register_plus+0x2b4>)
 80008ce:	4883      	ldr	r0, [pc, #524]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 80008d0:	f7ff fdfe 	bl	80004d0 <LL_GPIO_SetOutputPin>

	delay_us(1);
 80008d4:	2001      	movs	r0, #1
 80008d6:	f000 fa57 	bl	8000d88 <delay_us>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_10);
 80008da:	4981      	ldr	r1, [pc, #516]	; (8000ae0 <write_serial_in_parallel_out_register_plus+0x2b4>)
 80008dc:	487f      	ldr	r0, [pc, #508]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 80008de:	f7ff fe06 	bl	80004ee <LL_GPIO_ResetOutputPin>

	delay_us(1);
 80008e2:	2001      	movs	r0, #1
 80008e4:	f000 fa50 	bl	8000d88 <delay_us>

	//Q5
	bitValue = bitRead(data, 2);
 80008e8:	79fb      	ldrb	r3, [r7, #7]
 80008ea:	089b      	lsrs	r3, r3, #2
 80008ec:	b2db      	uxtb	r3, r3
 80008ee:	f003 0301 	and.w	r3, r3, #1
 80008f2:	60fb      	str	r3, [r7, #12]
	switch(bitValue){
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d003      	beq.n	8000902 <write_serial_in_parallel_out_register_plus+0xd6>
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	2b01      	cmp	r3, #1
 80008fe:	d005      	beq.n	800090c <write_serial_in_parallel_out_register_plus+0xe0>
 8000900:	e009      	b.n	8000916 <write_serial_in_parallel_out_register_plus+0xea>
		case 0 :
			LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_14); //data=low
 8000902:	4975      	ldr	r1, [pc, #468]	; (8000ad8 <write_serial_in_parallel_out_register_plus+0x2ac>)
 8000904:	4875      	ldr	r0, [pc, #468]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000906:	f7ff fdf2 	bl	80004ee <LL_GPIO_ResetOutputPin>
			break;
 800090a:	e004      	b.n	8000916 <write_serial_in_parallel_out_register_plus+0xea>

		case 1 :
			LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_14); //data=high
 800090c:	4972      	ldr	r1, [pc, #456]	; (8000ad8 <write_serial_in_parallel_out_register_plus+0x2ac>)
 800090e:	4873      	ldr	r0, [pc, #460]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000910:	f7ff fdde 	bl	80004d0 <LL_GPIO_SetOutputPin>
			break;
 8000914:	bf00      	nop

	}

	delay_us(1);
 8000916:	2001      	movs	r0, #1
 8000918:	f000 fa36 	bl	8000d88 <delay_us>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_10);  //clock pulse 3
 800091c:	4970      	ldr	r1, [pc, #448]	; (8000ae0 <write_serial_in_parallel_out_register_plus+0x2b4>)
 800091e:	486f      	ldr	r0, [pc, #444]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000920:	f7ff fdd6 	bl	80004d0 <LL_GPIO_SetOutputPin>

	delay_us(1);
 8000924:	2001      	movs	r0, #1
 8000926:	f000 fa2f 	bl	8000d88 <delay_us>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_10);
 800092a:	496d      	ldr	r1, [pc, #436]	; (8000ae0 <write_serial_in_parallel_out_register_plus+0x2b4>)
 800092c:	486b      	ldr	r0, [pc, #428]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 800092e:	f7ff fdde 	bl	80004ee <LL_GPIO_ResetOutputPin>

	delay_us(1);
 8000932:	2001      	movs	r0, #1
 8000934:	f000 fa28 	bl	8000d88 <delay_us>

	//Q4
	bitValue = bitRead(data, 3);
 8000938:	79fb      	ldrb	r3, [r7, #7]
 800093a:	08db      	lsrs	r3, r3, #3
 800093c:	b2db      	uxtb	r3, r3
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	60fb      	str	r3, [r7, #12]
	switch(bitValue){
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	2b00      	cmp	r3, #0
 8000948:	d003      	beq.n	8000952 <write_serial_in_parallel_out_register_plus+0x126>
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	2b01      	cmp	r3, #1
 800094e:	d005      	beq.n	800095c <write_serial_in_parallel_out_register_plus+0x130>
 8000950:	e009      	b.n	8000966 <write_serial_in_parallel_out_register_plus+0x13a>
		case 0 :
			LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_14); //data=low
 8000952:	4961      	ldr	r1, [pc, #388]	; (8000ad8 <write_serial_in_parallel_out_register_plus+0x2ac>)
 8000954:	4861      	ldr	r0, [pc, #388]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000956:	f7ff fdca 	bl	80004ee <LL_GPIO_ResetOutputPin>
			break;
 800095a:	e004      	b.n	8000966 <write_serial_in_parallel_out_register_plus+0x13a>

		case 1 :
			LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_14); //data=high
 800095c:	495e      	ldr	r1, [pc, #376]	; (8000ad8 <write_serial_in_parallel_out_register_plus+0x2ac>)
 800095e:	485f      	ldr	r0, [pc, #380]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000960:	f7ff fdb6 	bl	80004d0 <LL_GPIO_SetOutputPin>
			break;
 8000964:	bf00      	nop

	}

	delay_us(1);
 8000966:	2001      	movs	r0, #1
 8000968:	f000 fa0e 	bl	8000d88 <delay_us>

	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_10);  //clock pulse 4
 800096c:	495c      	ldr	r1, [pc, #368]	; (8000ae0 <write_serial_in_parallel_out_register_plus+0x2b4>)
 800096e:	485b      	ldr	r0, [pc, #364]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000970:	f7ff fdae 	bl	80004d0 <LL_GPIO_SetOutputPin>

	delay_us(1);
 8000974:	2001      	movs	r0, #1
 8000976:	f000 fa07 	bl	8000d88 <delay_us>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_10);
 800097a:	4959      	ldr	r1, [pc, #356]	; (8000ae0 <write_serial_in_parallel_out_register_plus+0x2b4>)
 800097c:	4857      	ldr	r0, [pc, #348]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 800097e:	f7ff fdb6 	bl	80004ee <LL_GPIO_ResetOutputPin>

	delay_us(1);
 8000982:	2001      	movs	r0, #1
 8000984:	f000 fa00 	bl	8000d88 <delay_us>

	//Q3
	bitValue = bitRead(data, 4);
 8000988:	79fb      	ldrb	r3, [r7, #7]
 800098a:	091b      	lsrs	r3, r3, #4
 800098c:	b2db      	uxtb	r3, r3
 800098e:	f003 0301 	and.w	r3, r3, #1
 8000992:	60fb      	str	r3, [r7, #12]
	switch(bitValue){
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	2b00      	cmp	r3, #0
 8000998:	d003      	beq.n	80009a2 <write_serial_in_parallel_out_register_plus+0x176>
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	2b01      	cmp	r3, #1
 800099e:	d005      	beq.n	80009ac <write_serial_in_parallel_out_register_plus+0x180>
 80009a0:	e009      	b.n	80009b6 <write_serial_in_parallel_out_register_plus+0x18a>
		case 0 :
			LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_14); //data=low
 80009a2:	494d      	ldr	r1, [pc, #308]	; (8000ad8 <write_serial_in_parallel_out_register_plus+0x2ac>)
 80009a4:	484d      	ldr	r0, [pc, #308]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 80009a6:	f7ff fda2 	bl	80004ee <LL_GPIO_ResetOutputPin>
			break;
 80009aa:	e004      	b.n	80009b6 <write_serial_in_parallel_out_register_plus+0x18a>

		case 1 :
			LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_14); //data=high
 80009ac:	494a      	ldr	r1, [pc, #296]	; (8000ad8 <write_serial_in_parallel_out_register_plus+0x2ac>)
 80009ae:	484b      	ldr	r0, [pc, #300]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 80009b0:	f7ff fd8e 	bl	80004d0 <LL_GPIO_SetOutputPin>
			break;
 80009b4:	bf00      	nop

	}

	delay_us(1);
 80009b6:	2001      	movs	r0, #1
 80009b8:	f000 f9e6 	bl	8000d88 <delay_us>

	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_10);  //clock pulse 5
 80009bc:	4948      	ldr	r1, [pc, #288]	; (8000ae0 <write_serial_in_parallel_out_register_plus+0x2b4>)
 80009be:	4847      	ldr	r0, [pc, #284]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 80009c0:	f7ff fd86 	bl	80004d0 <LL_GPIO_SetOutputPin>

	delay_us(1);
 80009c4:	2001      	movs	r0, #1
 80009c6:	f000 f9df 	bl	8000d88 <delay_us>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_10);
 80009ca:	4945      	ldr	r1, [pc, #276]	; (8000ae0 <write_serial_in_parallel_out_register_plus+0x2b4>)
 80009cc:	4843      	ldr	r0, [pc, #268]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 80009ce:	f7ff fd8e 	bl	80004ee <LL_GPIO_ResetOutputPin>

	delay_us(1);
 80009d2:	2001      	movs	r0, #1
 80009d4:	f000 f9d8 	bl	8000d88 <delay_us>

	//Q2
	bitValue = bitRead(data, 5);
 80009d8:	79fb      	ldrb	r3, [r7, #7]
 80009da:	095b      	lsrs	r3, r3, #5
 80009dc:	b2db      	uxtb	r3, r3
 80009de:	f003 0301 	and.w	r3, r3, #1
 80009e2:	60fb      	str	r3, [r7, #12]
	switch(bitValue){
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d003      	beq.n	80009f2 <write_serial_in_parallel_out_register_plus+0x1c6>
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	2b01      	cmp	r3, #1
 80009ee:	d005      	beq.n	80009fc <write_serial_in_parallel_out_register_plus+0x1d0>
 80009f0:	e009      	b.n	8000a06 <write_serial_in_parallel_out_register_plus+0x1da>
		case 0 :
			LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_14); //data=low
 80009f2:	4939      	ldr	r1, [pc, #228]	; (8000ad8 <write_serial_in_parallel_out_register_plus+0x2ac>)
 80009f4:	4839      	ldr	r0, [pc, #228]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 80009f6:	f7ff fd7a 	bl	80004ee <LL_GPIO_ResetOutputPin>
			break;
 80009fa:	e004      	b.n	8000a06 <write_serial_in_parallel_out_register_plus+0x1da>

		case 1 :
			LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_14); //data=high
 80009fc:	4936      	ldr	r1, [pc, #216]	; (8000ad8 <write_serial_in_parallel_out_register_plus+0x2ac>)
 80009fe:	4837      	ldr	r0, [pc, #220]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000a00:	f7ff fd66 	bl	80004d0 <LL_GPIO_SetOutputPin>
			break;
 8000a04:	bf00      	nop

	}

	delay_us(1);
 8000a06:	2001      	movs	r0, #1
 8000a08:	f000 f9be 	bl	8000d88 <delay_us>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_10);  //clock pulse 6
 8000a0c:	4934      	ldr	r1, [pc, #208]	; (8000ae0 <write_serial_in_parallel_out_register_plus+0x2b4>)
 8000a0e:	4833      	ldr	r0, [pc, #204]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000a10:	f7ff fd5e 	bl	80004d0 <LL_GPIO_SetOutputPin>

	delay_us(1);
 8000a14:	2001      	movs	r0, #1
 8000a16:	f000 f9b7 	bl	8000d88 <delay_us>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_10);
 8000a1a:	4931      	ldr	r1, [pc, #196]	; (8000ae0 <write_serial_in_parallel_out_register_plus+0x2b4>)
 8000a1c:	482f      	ldr	r0, [pc, #188]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000a1e:	f7ff fd66 	bl	80004ee <LL_GPIO_ResetOutputPin>

	delay_us(1);
 8000a22:	2001      	movs	r0, #1
 8000a24:	f000 f9b0 	bl	8000d88 <delay_us>

	//Q1
	bitValue = bitRead(data, 6);
 8000a28:	79fb      	ldrb	r3, [r7, #7]
 8000a2a:	099b      	lsrs	r3, r3, #6
 8000a2c:	b2db      	uxtb	r3, r3
 8000a2e:	f003 0301 	and.w	r3, r3, #1
 8000a32:	60fb      	str	r3, [r7, #12]
	switch(bitValue){
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d003      	beq.n	8000a42 <write_serial_in_parallel_out_register_plus+0x216>
 8000a3a:	68fb      	ldr	r3, [r7, #12]
 8000a3c:	2b01      	cmp	r3, #1
 8000a3e:	d005      	beq.n	8000a4c <write_serial_in_parallel_out_register_plus+0x220>
 8000a40:	e009      	b.n	8000a56 <write_serial_in_parallel_out_register_plus+0x22a>
		case 0 :
			LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_14); //data=low
 8000a42:	4925      	ldr	r1, [pc, #148]	; (8000ad8 <write_serial_in_parallel_out_register_plus+0x2ac>)
 8000a44:	4825      	ldr	r0, [pc, #148]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000a46:	f7ff fd52 	bl	80004ee <LL_GPIO_ResetOutputPin>
			break;
 8000a4a:	e004      	b.n	8000a56 <write_serial_in_parallel_out_register_plus+0x22a>

		case 1 :
			LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_14); //data=high
 8000a4c:	4922      	ldr	r1, [pc, #136]	; (8000ad8 <write_serial_in_parallel_out_register_plus+0x2ac>)
 8000a4e:	4823      	ldr	r0, [pc, #140]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000a50:	f7ff fd3e 	bl	80004d0 <LL_GPIO_SetOutputPin>
			break;
 8000a54:	bf00      	nop

	}

	delay_us(1);
 8000a56:	2001      	movs	r0, #1
 8000a58:	f000 f996 	bl	8000d88 <delay_us>

	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_10);  //clock pulse 7
 8000a5c:	4920      	ldr	r1, [pc, #128]	; (8000ae0 <write_serial_in_parallel_out_register_plus+0x2b4>)
 8000a5e:	481f      	ldr	r0, [pc, #124]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000a60:	f7ff fd36 	bl	80004d0 <LL_GPIO_SetOutputPin>

	delay_us(1);
 8000a64:	2001      	movs	r0, #1
 8000a66:	f000 f98f 	bl	8000d88 <delay_us>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_10);
 8000a6a:	491d      	ldr	r1, [pc, #116]	; (8000ae0 <write_serial_in_parallel_out_register_plus+0x2b4>)
 8000a6c:	481b      	ldr	r0, [pc, #108]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000a6e:	f7ff fd3e 	bl	80004ee <LL_GPIO_ResetOutputPin>

	delay_us(1);
 8000a72:	2001      	movs	r0, #1
 8000a74:	f000 f988 	bl	8000d88 <delay_us>

	//Q0
	bitValue = bitRead(data, 7);
 8000a78:	79fb      	ldrb	r3, [r7, #7]
 8000a7a:	09db      	lsrs	r3, r3, #7
 8000a7c:	b2db      	uxtb	r3, r3
 8000a7e:	f003 0301 	and.w	r3, r3, #1
 8000a82:	60fb      	str	r3, [r7, #12]
	switch(bitValue){
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d003      	beq.n	8000a92 <write_serial_in_parallel_out_register_plus+0x266>
 8000a8a:	68fb      	ldr	r3, [r7, #12]
 8000a8c:	2b01      	cmp	r3, #1
 8000a8e:	d005      	beq.n	8000a9c <write_serial_in_parallel_out_register_plus+0x270>
 8000a90:	e009      	b.n	8000aa6 <write_serial_in_parallel_out_register_plus+0x27a>
		case 0 :
			LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_14); //data=low
 8000a92:	4911      	ldr	r1, [pc, #68]	; (8000ad8 <write_serial_in_parallel_out_register_plus+0x2ac>)
 8000a94:	4811      	ldr	r0, [pc, #68]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000a96:	f7ff fd2a 	bl	80004ee <LL_GPIO_ResetOutputPin>
			break;
 8000a9a:	e004      	b.n	8000aa6 <write_serial_in_parallel_out_register_plus+0x27a>

		case 1 :
			LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_14); //data=high
 8000a9c:	490e      	ldr	r1, [pc, #56]	; (8000ad8 <write_serial_in_parallel_out_register_plus+0x2ac>)
 8000a9e:	480f      	ldr	r0, [pc, #60]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000aa0:	f7ff fd16 	bl	80004d0 <LL_GPIO_SetOutputPin>
			break;
 8000aa4:	bf00      	nop

	}

	delay_us(1);
 8000aa6:	2001      	movs	r0, #1
 8000aa8:	f000 f96e 	bl	8000d88 <delay_us>

	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_10);  //clock pulse 8
 8000aac:	490c      	ldr	r1, [pc, #48]	; (8000ae0 <write_serial_in_parallel_out_register_plus+0x2b4>)
 8000aae:	480b      	ldr	r0, [pc, #44]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000ab0:	f7ff fd0e 	bl	80004d0 <LL_GPIO_SetOutputPin>

	delay_us(1);
 8000ab4:	2001      	movs	r0, #1
 8000ab6:	f000 f967 	bl	8000d88 <delay_us>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_10);
 8000aba:	4909      	ldr	r1, [pc, #36]	; (8000ae0 <write_serial_in_parallel_out_register_plus+0x2b4>)
 8000abc:	4807      	ldr	r0, [pc, #28]	; (8000adc <write_serial_in_parallel_out_register_plus+0x2b0>)
 8000abe:	f7ff fd16 	bl	80004ee <LL_GPIO_ResetOutputPin>

	delay_us(1);
 8000ac2:	2001      	movs	r0, #1
 8000ac4:	f000 f960 	bl	8000d88 <delay_us>

}
 8000ac8:	bf00      	nop
 8000aca:	3710      	adds	r7, #16
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	04010001 	.word	0x04010001
 8000ad4:	40010800 	.word	0x40010800
 8000ad8:	04400040 	.word	0x04400040
 8000adc:	40010c00 	.word	0x40010c00
 8000ae0:	04040004 	.word	0x04040004

08000ae4 <write_serial_in_parallel_out_register_minus_yellow>:
	//LL_mDelay(time_gap);
	delay_us(1);

}

void write_serial_in_parallel_out_register_minus_yellow(unsigned char data){
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	4603      	mov	r3, r0
 8000aec:	71fb      	strb	r3, [r7, #7]
	 *      data      1    1   0   0   0  0   0   1
	 *
	 *
	 */
	//all reset
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_6);
 8000aee:	f244 0140 	movw	r1, #16448	; 0x4040
 8000af2:	48a2      	ldr	r0, [pc, #648]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000af4:	f7ff fcfb 	bl	80004ee <LL_GPIO_ResetOutputPin>
	delay_us(1);
 8000af8:	2001      	movs	r0, #1
 8000afa:	f000 f945 	bl	8000d88 <delay_us>
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_6);
 8000afe:	f244 0140 	movw	r1, #16448	; 0x4040
 8000b02:	489e      	ldr	r0, [pc, #632]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000b04:	f7ff fce4 	bl	80004d0 <LL_GPIO_SetOutputPin>

	//Q7
	unsigned int bitValue = bitRead(data, 0);
 8000b08:	79fb      	ldrb	r3, [r7, #7]
 8000b0a:	f003 0301 	and.w	r3, r3, #1
 8000b0e:	60fb      	str	r3, [r7, #12]

	switch(bitValue){
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d003      	beq.n	8000b1e <write_serial_in_parallel_out_register_minus_yellow+0x3a>
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	2b01      	cmp	r3, #1
 8000b1a:	d005      	beq.n	8000b28 <write_serial_in_parallel_out_register_minus_yellow+0x44>
 8000b1c:	e009      	b.n	8000b32 <write_serial_in_parallel_out_register_minus_yellow+0x4e>
		case 0 :
			LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_10); //data=low
 8000b1e:	4998      	ldr	r1, [pc, #608]	; (8000d80 <write_serial_in_parallel_out_register_minus_yellow+0x29c>)
 8000b20:	4898      	ldr	r0, [pc, #608]	; (8000d84 <write_serial_in_parallel_out_register_minus_yellow+0x2a0>)
 8000b22:	f7ff fce4 	bl	80004ee <LL_GPIO_ResetOutputPin>
			break;
 8000b26:	e004      	b.n	8000b32 <write_serial_in_parallel_out_register_minus_yellow+0x4e>

		case 1 :
			LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_10); //data=high
 8000b28:	4995      	ldr	r1, [pc, #596]	; (8000d80 <write_serial_in_parallel_out_register_minus_yellow+0x29c>)
 8000b2a:	4896      	ldr	r0, [pc, #600]	; (8000d84 <write_serial_in_parallel_out_register_minus_yellow+0x2a0>)
 8000b2c:	f7ff fcd0 	bl	80004d0 <LL_GPIO_SetOutputPin>
			break;
 8000b30:	bf00      	nop

	}

	//delay_us(1);

	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_4);  //clock pulse 1
 8000b32:	f241 0110 	movw	r1, #4112	; 0x1010
 8000b36:	4891      	ldr	r0, [pc, #580]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000b38:	f7ff fcca 	bl	80004d0 <LL_GPIO_SetOutputPin>

	delay_us(1);
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	f000 f923 	bl	8000d88 <delay_us>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_4);
 8000b42:	f241 0110 	movw	r1, #4112	; 0x1010
 8000b46:	488d      	ldr	r0, [pc, #564]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000b48:	f7ff fcd1 	bl	80004ee <LL_GPIO_ResetOutputPin>

	delay_us(1);
 8000b4c:	2001      	movs	r0, #1
 8000b4e:	f000 f91b 	bl	8000d88 <delay_us>

	//Q6
	bitValue = bitRead(data, 1);
 8000b52:	79fb      	ldrb	r3, [r7, #7]
 8000b54:	085b      	lsrs	r3, r3, #1
 8000b56:	b2db      	uxtb	r3, r3
 8000b58:	f003 0301 	and.w	r3, r3, #1
 8000b5c:	60fb      	str	r3, [r7, #12]
	switch(bitValue){
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d003      	beq.n	8000b6c <write_serial_in_parallel_out_register_minus_yellow+0x88>
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d005      	beq.n	8000b76 <write_serial_in_parallel_out_register_minus_yellow+0x92>
 8000b6a:	e009      	b.n	8000b80 <write_serial_in_parallel_out_register_minus_yellow+0x9c>
		case 0 :
			LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_10); //data=low
 8000b6c:	4984      	ldr	r1, [pc, #528]	; (8000d80 <write_serial_in_parallel_out_register_minus_yellow+0x29c>)
 8000b6e:	4885      	ldr	r0, [pc, #532]	; (8000d84 <write_serial_in_parallel_out_register_minus_yellow+0x2a0>)
 8000b70:	f7ff fcbd 	bl	80004ee <LL_GPIO_ResetOutputPin>
			break;
 8000b74:	e004      	b.n	8000b80 <write_serial_in_parallel_out_register_minus_yellow+0x9c>

		case 1 :
			LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_10); //data=high
 8000b76:	4982      	ldr	r1, [pc, #520]	; (8000d80 <write_serial_in_parallel_out_register_minus_yellow+0x29c>)
 8000b78:	4882      	ldr	r0, [pc, #520]	; (8000d84 <write_serial_in_parallel_out_register_minus_yellow+0x2a0>)
 8000b7a:	f7ff fca9 	bl	80004d0 <LL_GPIO_SetOutputPin>
			break;
 8000b7e:	bf00      	nop

	}

	//delay_us(1);

	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_4);  //clock pulse 2
 8000b80:	f241 0110 	movw	r1, #4112	; 0x1010
 8000b84:	487d      	ldr	r0, [pc, #500]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000b86:	f7ff fca3 	bl	80004d0 <LL_GPIO_SetOutputPin>

	delay_us(1);
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	f000 f8fc 	bl	8000d88 <delay_us>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_4);
 8000b90:	f241 0110 	movw	r1, #4112	; 0x1010
 8000b94:	4879      	ldr	r0, [pc, #484]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000b96:	f7ff fcaa 	bl	80004ee <LL_GPIO_ResetOutputPin>

	delay_us(1);
 8000b9a:	2001      	movs	r0, #1
 8000b9c:	f000 f8f4 	bl	8000d88 <delay_us>

	//Q5
	bitValue = bitRead(data, 2);
 8000ba0:	79fb      	ldrb	r3, [r7, #7]
 8000ba2:	089b      	lsrs	r3, r3, #2
 8000ba4:	b2db      	uxtb	r3, r3
 8000ba6:	f003 0301 	and.w	r3, r3, #1
 8000baa:	60fb      	str	r3, [r7, #12]
	switch(bitValue){
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d003      	beq.n	8000bba <write_serial_in_parallel_out_register_minus_yellow+0xd6>
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d005      	beq.n	8000bc4 <write_serial_in_parallel_out_register_minus_yellow+0xe0>
 8000bb8:	e009      	b.n	8000bce <write_serial_in_parallel_out_register_minus_yellow+0xea>
		case 0 :
			LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_10); //data=low
 8000bba:	4971      	ldr	r1, [pc, #452]	; (8000d80 <write_serial_in_parallel_out_register_minus_yellow+0x29c>)
 8000bbc:	4871      	ldr	r0, [pc, #452]	; (8000d84 <write_serial_in_parallel_out_register_minus_yellow+0x2a0>)
 8000bbe:	f7ff fc96 	bl	80004ee <LL_GPIO_ResetOutputPin>
			break;
 8000bc2:	e004      	b.n	8000bce <write_serial_in_parallel_out_register_minus_yellow+0xea>

		case 1 :
			LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_10); //data=high
 8000bc4:	496e      	ldr	r1, [pc, #440]	; (8000d80 <write_serial_in_parallel_out_register_minus_yellow+0x29c>)
 8000bc6:	486f      	ldr	r0, [pc, #444]	; (8000d84 <write_serial_in_parallel_out_register_minus_yellow+0x2a0>)
 8000bc8:	f7ff fc82 	bl	80004d0 <LL_GPIO_SetOutputPin>
			break;
 8000bcc:	bf00      	nop

	}

	//delay_us(1);

	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_4);  //clock pulse 3
 8000bce:	f241 0110 	movw	r1, #4112	; 0x1010
 8000bd2:	486a      	ldr	r0, [pc, #424]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000bd4:	f7ff fc7c 	bl	80004d0 <LL_GPIO_SetOutputPin>

	delay_us(1);
 8000bd8:	2001      	movs	r0, #1
 8000bda:	f000 f8d5 	bl	8000d88 <delay_us>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_4);
 8000bde:	f241 0110 	movw	r1, #4112	; 0x1010
 8000be2:	4866      	ldr	r0, [pc, #408]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000be4:	f7ff fc83 	bl	80004ee <LL_GPIO_ResetOutputPin>

	delay_us(1);
 8000be8:	2001      	movs	r0, #1
 8000bea:	f000 f8cd 	bl	8000d88 <delay_us>

	//Q4
	bitValue = bitRead(data, 3);
 8000bee:	79fb      	ldrb	r3, [r7, #7]
 8000bf0:	08db      	lsrs	r3, r3, #3
 8000bf2:	b2db      	uxtb	r3, r3
 8000bf4:	f003 0301 	and.w	r3, r3, #1
 8000bf8:	60fb      	str	r3, [r7, #12]
	switch(bitValue){
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d003      	beq.n	8000c08 <write_serial_in_parallel_out_register_minus_yellow+0x124>
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	2b01      	cmp	r3, #1
 8000c04:	d005      	beq.n	8000c12 <write_serial_in_parallel_out_register_minus_yellow+0x12e>
 8000c06:	e009      	b.n	8000c1c <write_serial_in_parallel_out_register_minus_yellow+0x138>
		case 0 :
			LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_10); //data=low
 8000c08:	495d      	ldr	r1, [pc, #372]	; (8000d80 <write_serial_in_parallel_out_register_minus_yellow+0x29c>)
 8000c0a:	485e      	ldr	r0, [pc, #376]	; (8000d84 <write_serial_in_parallel_out_register_minus_yellow+0x2a0>)
 8000c0c:	f7ff fc6f 	bl	80004ee <LL_GPIO_ResetOutputPin>
			break;
 8000c10:	e004      	b.n	8000c1c <write_serial_in_parallel_out_register_minus_yellow+0x138>

		case 1 :
			LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_10); //data=high
 8000c12:	495b      	ldr	r1, [pc, #364]	; (8000d80 <write_serial_in_parallel_out_register_minus_yellow+0x29c>)
 8000c14:	485b      	ldr	r0, [pc, #364]	; (8000d84 <write_serial_in_parallel_out_register_minus_yellow+0x2a0>)
 8000c16:	f7ff fc5b 	bl	80004d0 <LL_GPIO_SetOutputPin>
			break;
 8000c1a:	bf00      	nop

	}

	//delay_us(1);
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_4);   //clock pulse 4
 8000c1c:	f241 0110 	movw	r1, #4112	; 0x1010
 8000c20:	4856      	ldr	r0, [pc, #344]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000c22:	f7ff fc55 	bl	80004d0 <LL_GPIO_SetOutputPin>

	delay_us(1);
 8000c26:	2001      	movs	r0, #1
 8000c28:	f000 f8ae 	bl	8000d88 <delay_us>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_4);
 8000c2c:	f241 0110 	movw	r1, #4112	; 0x1010
 8000c30:	4852      	ldr	r0, [pc, #328]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000c32:	f7ff fc5c 	bl	80004ee <LL_GPIO_ResetOutputPin>

	delay_us(1);
 8000c36:	2001      	movs	r0, #1
 8000c38:	f000 f8a6 	bl	8000d88 <delay_us>

	//Q3
	bitValue = bitRead(data, 4);
 8000c3c:	79fb      	ldrb	r3, [r7, #7]
 8000c3e:	091b      	lsrs	r3, r3, #4
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	f003 0301 	and.w	r3, r3, #1
 8000c46:	60fb      	str	r3, [r7, #12]
	switch(bitValue){
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d003      	beq.n	8000c56 <write_serial_in_parallel_out_register_minus_yellow+0x172>
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	2b01      	cmp	r3, #1
 8000c52:	d005      	beq.n	8000c60 <write_serial_in_parallel_out_register_minus_yellow+0x17c>
 8000c54:	e009      	b.n	8000c6a <write_serial_in_parallel_out_register_minus_yellow+0x186>
		case 0 :
			LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_10); //data=low
 8000c56:	494a      	ldr	r1, [pc, #296]	; (8000d80 <write_serial_in_parallel_out_register_minus_yellow+0x29c>)
 8000c58:	484a      	ldr	r0, [pc, #296]	; (8000d84 <write_serial_in_parallel_out_register_minus_yellow+0x2a0>)
 8000c5a:	f7ff fc48 	bl	80004ee <LL_GPIO_ResetOutputPin>
			break;
 8000c5e:	e004      	b.n	8000c6a <write_serial_in_parallel_out_register_minus_yellow+0x186>

		case 1 :
			LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_10); //data=high
 8000c60:	4947      	ldr	r1, [pc, #284]	; (8000d80 <write_serial_in_parallel_out_register_minus_yellow+0x29c>)
 8000c62:	4848      	ldr	r0, [pc, #288]	; (8000d84 <write_serial_in_parallel_out_register_minus_yellow+0x2a0>)
 8000c64:	f7ff fc34 	bl	80004d0 <LL_GPIO_SetOutputPin>
			break;
 8000c68:	bf00      	nop

	}

	//delay_us(1);

	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_4);  //clock pulse 5
 8000c6a:	f241 0110 	movw	r1, #4112	; 0x1010
 8000c6e:	4843      	ldr	r0, [pc, #268]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000c70:	f7ff fc2e 	bl	80004d0 <LL_GPIO_SetOutputPin>

	delay_us(1);
 8000c74:	2001      	movs	r0, #1
 8000c76:	f000 f887 	bl	8000d88 <delay_us>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_4);
 8000c7a:	f241 0110 	movw	r1, #4112	; 0x1010
 8000c7e:	483f      	ldr	r0, [pc, #252]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000c80:	f7ff fc35 	bl	80004ee <LL_GPIO_ResetOutputPin>

	delay_us(1);
 8000c84:	2001      	movs	r0, #1
 8000c86:	f000 f87f 	bl	8000d88 <delay_us>

	//Q2
	bitValue = bitRead(data, 5);
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
 8000c8c:	095b      	lsrs	r3, r3, #5
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	f003 0301 	and.w	r3, r3, #1
 8000c94:	60fb      	str	r3, [r7, #12]
	switch(bitValue){
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d003      	beq.n	8000ca4 <write_serial_in_parallel_out_register_minus_yellow+0x1c0>
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	2b01      	cmp	r3, #1
 8000ca0:	d005      	beq.n	8000cae <write_serial_in_parallel_out_register_minus_yellow+0x1ca>
 8000ca2:	e009      	b.n	8000cb8 <write_serial_in_parallel_out_register_minus_yellow+0x1d4>
		case 0 :
			LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_10); //data=low
 8000ca4:	4936      	ldr	r1, [pc, #216]	; (8000d80 <write_serial_in_parallel_out_register_minus_yellow+0x29c>)
 8000ca6:	4837      	ldr	r0, [pc, #220]	; (8000d84 <write_serial_in_parallel_out_register_minus_yellow+0x2a0>)
 8000ca8:	f7ff fc21 	bl	80004ee <LL_GPIO_ResetOutputPin>
			break;
 8000cac:	e004      	b.n	8000cb8 <write_serial_in_parallel_out_register_minus_yellow+0x1d4>

		case 1 :
			LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_10); //data=high
 8000cae:	4934      	ldr	r1, [pc, #208]	; (8000d80 <write_serial_in_parallel_out_register_minus_yellow+0x29c>)
 8000cb0:	4834      	ldr	r0, [pc, #208]	; (8000d84 <write_serial_in_parallel_out_register_minus_yellow+0x2a0>)
 8000cb2:	f7ff fc0d 	bl	80004d0 <LL_GPIO_SetOutputPin>
			break;
 8000cb6:	bf00      	nop

	}

	//delay_us(1);
	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_4);  //clock pulse 6
 8000cb8:	f241 0110 	movw	r1, #4112	; 0x1010
 8000cbc:	482f      	ldr	r0, [pc, #188]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000cbe:	f7ff fc07 	bl	80004d0 <LL_GPIO_SetOutputPin>

	delay_us(1);
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	f000 f860 	bl	8000d88 <delay_us>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_4);
 8000cc8:	f241 0110 	movw	r1, #4112	; 0x1010
 8000ccc:	482b      	ldr	r0, [pc, #172]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000cce:	f7ff fc0e 	bl	80004ee <LL_GPIO_ResetOutputPin>

	delay_us(1);
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	f000 f858 	bl	8000d88 <delay_us>

	//Q1
	bitValue = bitRead(data, 6);
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	099b      	lsrs	r3, r3, #6
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	f003 0301 	and.w	r3, r3, #1
 8000ce2:	60fb      	str	r3, [r7, #12]
	switch(bitValue){
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d003      	beq.n	8000cf2 <write_serial_in_parallel_out_register_minus_yellow+0x20e>
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	2b01      	cmp	r3, #1
 8000cee:	d005      	beq.n	8000cfc <write_serial_in_parallel_out_register_minus_yellow+0x218>
 8000cf0:	e009      	b.n	8000d06 <write_serial_in_parallel_out_register_minus_yellow+0x222>
		case 0 :
			LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_10); //data=low
 8000cf2:	4923      	ldr	r1, [pc, #140]	; (8000d80 <write_serial_in_parallel_out_register_minus_yellow+0x29c>)
 8000cf4:	4823      	ldr	r0, [pc, #140]	; (8000d84 <write_serial_in_parallel_out_register_minus_yellow+0x2a0>)
 8000cf6:	f7ff fbfa 	bl	80004ee <LL_GPIO_ResetOutputPin>
			break;
 8000cfa:	e004      	b.n	8000d06 <write_serial_in_parallel_out_register_minus_yellow+0x222>

		case 1 :
			LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_10); //data=high
 8000cfc:	4920      	ldr	r1, [pc, #128]	; (8000d80 <write_serial_in_parallel_out_register_minus_yellow+0x29c>)
 8000cfe:	4821      	ldr	r0, [pc, #132]	; (8000d84 <write_serial_in_parallel_out_register_minus_yellow+0x2a0>)
 8000d00:	f7ff fbe6 	bl	80004d0 <LL_GPIO_SetOutputPin>
			break;
 8000d04:	bf00      	nop

	}

	//delay_us(1);

	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_4);  //clock pulse 7
 8000d06:	f241 0110 	movw	r1, #4112	; 0x1010
 8000d0a:	481c      	ldr	r0, [pc, #112]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000d0c:	f7ff fbe0 	bl	80004d0 <LL_GPIO_SetOutputPin>

	delay_us(1);
 8000d10:	2001      	movs	r0, #1
 8000d12:	f000 f839 	bl	8000d88 <delay_us>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_4);
 8000d16:	f241 0110 	movw	r1, #4112	; 0x1010
 8000d1a:	4818      	ldr	r0, [pc, #96]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000d1c:	f7ff fbe7 	bl	80004ee <LL_GPIO_ResetOutputPin>

	delay_us(1);
 8000d20:	2001      	movs	r0, #1
 8000d22:	f000 f831 	bl	8000d88 <delay_us>

	//Q0
	bitValue = bitRead(data, 7);
 8000d26:	79fb      	ldrb	r3, [r7, #7]
 8000d28:	09db      	lsrs	r3, r3, #7
 8000d2a:	b2db      	uxtb	r3, r3
 8000d2c:	f003 0301 	and.w	r3, r3, #1
 8000d30:	60fb      	str	r3, [r7, #12]
	switch(bitValue){
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d003      	beq.n	8000d40 <write_serial_in_parallel_out_register_minus_yellow+0x25c>
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	2b01      	cmp	r3, #1
 8000d3c:	d005      	beq.n	8000d4a <write_serial_in_parallel_out_register_minus_yellow+0x266>
 8000d3e:	e009      	b.n	8000d54 <write_serial_in_parallel_out_register_minus_yellow+0x270>
		case 0 :
			LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_10); //data=low
 8000d40:	490f      	ldr	r1, [pc, #60]	; (8000d80 <write_serial_in_parallel_out_register_minus_yellow+0x29c>)
 8000d42:	4810      	ldr	r0, [pc, #64]	; (8000d84 <write_serial_in_parallel_out_register_minus_yellow+0x2a0>)
 8000d44:	f7ff fbd3 	bl	80004ee <LL_GPIO_ResetOutputPin>
			break;
 8000d48:	e004      	b.n	8000d54 <write_serial_in_parallel_out_register_minus_yellow+0x270>

		case 1 :
			LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_10); //data=high
 8000d4a:	490d      	ldr	r1, [pc, #52]	; (8000d80 <write_serial_in_parallel_out_register_minus_yellow+0x29c>)
 8000d4c:	480d      	ldr	r0, [pc, #52]	; (8000d84 <write_serial_in_parallel_out_register_minus_yellow+0x2a0>)
 8000d4e:	f7ff fbbf 	bl	80004d0 <LL_GPIO_SetOutputPin>
			break;
 8000d52:	bf00      	nop

	}

	//delay_us(1);

	LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_4);  //clock pulse 8
 8000d54:	f241 0110 	movw	r1, #4112	; 0x1010
 8000d58:	4808      	ldr	r0, [pc, #32]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000d5a:	f7ff fbb9 	bl	80004d0 <LL_GPIO_SetOutputPin>

	delay_us(1);
 8000d5e:	2001      	movs	r0, #1
 8000d60:	f000 f812 	bl	8000d88 <delay_us>
	LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_4);
 8000d64:	f241 0110 	movw	r1, #4112	; 0x1010
 8000d68:	4804      	ldr	r0, [pc, #16]	; (8000d7c <write_serial_in_parallel_out_register_minus_yellow+0x298>)
 8000d6a:	f7ff fbc0 	bl	80004ee <LL_GPIO_ResetOutputPin>

	delay_us(1);
 8000d6e:	2001      	movs	r0, #1
 8000d70:	f000 f80a 	bl	8000d88 <delay_us>

}
 8000d74:	bf00      	nop
 8000d76:	3710      	adds	r7, #16
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	40010c00 	.word	0x40010c00
 8000d80:	04040004 	.word	0x04040004
 8000d84:	40010800 	.word	0x40010800

08000d88 <delay_us>:





static void inline delay_us(unsigned int delay){
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b088      	sub	sp, #32
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
	 * USAGE : please use delay variable that is ccr register.
	 */
	char buffer_delay_us[20];  //make buffer


	TIM2->CNT = 0; //clear
 8000d90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000d94:	2200      	movs	r2, #0
 8000d96:	625a      	str	r2, [r3, #36]	; 0x24

	LL_TIM_EnableCounter(TIM2); //CR1 register CEN bit (ENABLE)
 8000d98:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000d9c:	f7ff fb12 	bl	80003c4 <LL_TIM_EnableCounter>

	while(TIM2->CNT < delay){
 8000da0:	bf00      	nop
 8000da2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000da8:	687a      	ldr	r2, [r7, #4]
 8000daa:	429a      	cmp	r2, r3
 8000dac:	d8f9      	bhi.n	8000da2 <delay_us+0x1a>
//		UART2_TX_string(buffer_delay_us);
//		UART2_TX_string("\r\n");

	}

	LL_TIM_DisableCounter(TIM2);   //disable.
 8000dae:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000db2:	f7ff fb16 	bl	80003e2 <LL_TIM_DisableCounter>

}
 8000db6:	bf00      	nop
 8000db8:	3720      	adds	r7, #32
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dc2:	e7fe      	b.n	8000dc2 <NMI_Handler+0x4>

08000dc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dc8:	e7fe      	b.n	8000dc8 <HardFault_Handler+0x4>

08000dca <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dca:	b480      	push	{r7}
 8000dcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dce:	e7fe      	b.n	8000dce <MemManage_Handler+0x4>

08000dd0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dd4:	e7fe      	b.n	8000dd4 <BusFault_Handler+0x4>

08000dd6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dd6:	b480      	push	{r7}
 8000dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000dda:	e7fe      	b.n	8000dda <UsageFault_Handler+0x4>

08000ddc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000de0:	bf00      	nop
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bc80      	pop	{r7}
 8000de6:	4770      	bx	lr

08000de8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dec:	bf00      	nop
 8000dee:	46bd      	mov	sp, r7
 8000df0:	bc80      	pop	{r7}
 8000df2:	4770      	bx	lr

08000df4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bc80      	pop	{r7}
 8000dfe:	4770      	bx	lr

08000e00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e04:	bf00      	nop
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bc80      	pop	{r7}
 8000e0a:	4770      	bx	lr

08000e0c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e10:	bf00      	nop
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bc80      	pop	{r7}
 8000e16:	4770      	bx	lr

08000e18 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e18:	f7ff fff8 	bl	8000e0c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e1c:	480b      	ldr	r0, [pc, #44]	; (8000e4c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000e1e:	490c      	ldr	r1, [pc, #48]	; (8000e50 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000e20:	4a0c      	ldr	r2, [pc, #48]	; (8000e54 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000e22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e24:	e002      	b.n	8000e2c <LoopCopyDataInit>

08000e26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e2a:	3304      	adds	r3, #4

08000e2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e30:	d3f9      	bcc.n	8000e26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e32:	4a09      	ldr	r2, [pc, #36]	; (8000e58 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000e34:	4c09      	ldr	r4, [pc, #36]	; (8000e5c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e38:	e001      	b.n	8000e3e <LoopFillZerobss>

08000e3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e3c:	3204      	adds	r2, #4

08000e3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e40:	d3fb      	bcc.n	8000e3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e42:	f000 fc23 	bl	800168c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e46:	f7ff fb71 	bl	800052c <main>
  bx lr
 8000e4a:	4770      	bx	lr
  ldr r0, =_sdata
 8000e4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e50:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000e54:	0800170c 	.word	0x0800170c
  ldr r2, =_sbss
 8000e58:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000e5c:	20000020 	.word	0x20000020

08000e60 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e60:	e7fe      	b.n	8000e60 <ADC1_2_IRQHandler>

08000e62 <LL_GPIO_SetPinMode>:
{
 8000e62:	b490      	push	{r4, r7}
 8000e64:	b088      	sub	sp, #32
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	60f8      	str	r0, [r7, #12]
 8000e6a:	60b9      	str	r1, [r7, #8]
 8000e6c:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	461a      	mov	r2, r3
 8000e72:	68bb      	ldr	r3, [r7, #8]
 8000e74:	0e1b      	lsrs	r3, r3, #24
 8000e76:	4413      	add	r3, r2
 8000e78:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8000e7a:	6822      	ldr	r2, [r4, #0]
 8000e7c:	68bb      	ldr	r3, [r7, #8]
 8000e7e:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	fa93 f3a3 	rbit	r3, r3
 8000e86:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	fab3 f383 	clz	r3, r3
 8000e8e:	b2db      	uxtb	r3, r3
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	210f      	movs	r1, #15
 8000e94:	fa01 f303 	lsl.w	r3, r1, r3
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	401a      	ands	r2, r3
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ea0:	69fb      	ldr	r3, [r7, #28]
 8000ea2:	fa93 f3a3 	rbit	r3, r3
 8000ea6:	61bb      	str	r3, [r7, #24]
  return result;
 8000ea8:	69bb      	ldr	r3, [r7, #24]
 8000eaa:	fab3 f383 	clz	r3, r3
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	009b      	lsls	r3, r3, #2
 8000eb2:	6879      	ldr	r1, [r7, #4]
 8000eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	6023      	str	r3, [r4, #0]
}
 8000ebc:	bf00      	nop
 8000ebe:	3720      	adds	r7, #32
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bc90      	pop	{r4, r7}
 8000ec4:	4770      	bx	lr

08000ec6 <LL_GPIO_SetPinSpeed>:
{
 8000ec6:	b490      	push	{r4, r7}
 8000ec8:	b088      	sub	sp, #32
 8000eca:	af00      	add	r7, sp, #0
 8000ecc:	60f8      	str	r0, [r7, #12]
 8000ece:	60b9      	str	r1, [r7, #8]
 8000ed0:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	461a      	mov	r2, r3
 8000ed6:	68bb      	ldr	r3, [r7, #8]
 8000ed8:	0e1b      	lsrs	r3, r3, #24
 8000eda:	4413      	add	r3, r2
 8000edc:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8000ede:	6822      	ldr	r2, [r4, #0]
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ee4:	697b      	ldr	r3, [r7, #20]
 8000ee6:	fa93 f3a3 	rbit	r3, r3
 8000eea:	613b      	str	r3, [r7, #16]
  return result;
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	fab3 f383 	clz	r3, r3
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	009b      	lsls	r3, r3, #2
 8000ef6:	2103      	movs	r1, #3
 8000ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8000efc:	43db      	mvns	r3, r3
 8000efe:	401a      	ands	r2, r3
 8000f00:	68bb      	ldr	r3, [r7, #8]
 8000f02:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f04:	69fb      	ldr	r3, [r7, #28]
 8000f06:	fa93 f3a3 	rbit	r3, r3
 8000f0a:	61bb      	str	r3, [r7, #24]
  return result;
 8000f0c:	69bb      	ldr	r3, [r7, #24]
 8000f0e:	fab3 f383 	clz	r3, r3
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	6879      	ldr	r1, [r7, #4]
 8000f18:	fa01 f303 	lsl.w	r3, r1, r3
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	6023      	str	r3, [r4, #0]
}
 8000f20:	bf00      	nop
 8000f22:	3720      	adds	r7, #32
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bc90      	pop	{r4, r7}
 8000f28:	4770      	bx	lr

08000f2a <LL_GPIO_SetPinOutputType>:
{
 8000f2a:	b490      	push	{r4, r7}
 8000f2c:	b088      	sub	sp, #32
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	60f8      	str	r0, [r7, #12]
 8000f32:	60b9      	str	r1, [r7, #8]
 8000f34:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	461a      	mov	r2, r3
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	0e1b      	lsrs	r3, r3, #24
 8000f3e:	4413      	add	r3, r2
 8000f40:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8000f42:	6822      	ldr	r2, [r4, #0]
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	fa93 f3a3 	rbit	r3, r3
 8000f4e:	613b      	str	r3, [r7, #16]
  return result;
 8000f50:	693b      	ldr	r3, [r7, #16]
 8000f52:	fab3 f383 	clz	r3, r3
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	2104      	movs	r1, #4
 8000f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f60:	43db      	mvns	r3, r3
 8000f62:	401a      	ands	r2, r3
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f68:	69fb      	ldr	r3, [r7, #28]
 8000f6a:	fa93 f3a3 	rbit	r3, r3
 8000f6e:	61bb      	str	r3, [r7, #24]
  return result;
 8000f70:	69bb      	ldr	r3, [r7, #24]
 8000f72:	fab3 f383 	clz	r3, r3
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	009b      	lsls	r3, r3, #2
 8000f7a:	6879      	ldr	r1, [r7, #4]
 8000f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f80:	4313      	orrs	r3, r2
 8000f82:	6023      	str	r3, [r4, #0]
}
 8000f84:	bf00      	nop
 8000f86:	3720      	adds	r7, #32
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bc90      	pop	{r4, r7}
 8000f8c:	4770      	bx	lr

08000f8e <LL_GPIO_SetPinPull>:
{
 8000f8e:	b480      	push	{r7}
 8000f90:	b087      	sub	sp, #28
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	60f8      	str	r0, [r7, #12]
 8000f96:	60b9      	str	r1, [r7, #8]
 8000f98:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	68da      	ldr	r2, [r3, #12]
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	0a1b      	lsrs	r3, r3, #8
 8000fa2:	43db      	mvns	r3, r3
 8000fa4:	401a      	ands	r2, r3
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	0a1b      	lsrs	r3, r3, #8
 8000faa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	fa93 f3a3 	rbit	r3, r3
 8000fb2:	613b      	str	r3, [r7, #16]
  return result;
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	fab3 f383 	clz	r3, r3
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	408b      	lsls	r3, r1
 8000fc2:	431a      	orrs	r2, r3
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	60da      	str	r2, [r3, #12]
}
 8000fc8:	bf00      	nop
 8000fca:	371c      	adds	r7, #28
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bc80      	pop	{r7}
 8000fd0:	4770      	bx	lr

08000fd2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	b088      	sub	sp, #32
 8000fd6:	af00      	add	r7, sp, #0
 8000fd8:	6078      	str	r0, [r7, #4]
 8000fda:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	021b      	lsls	r3, r3, #8
 8000fe2:	0c1b      	lsrs	r3, r3, #16
 8000fe4:	617b      	str	r3, [r7, #20]
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fea:	693b      	ldr	r3, [r7, #16]
 8000fec:	fa93 f3a3 	rbit	r3, r3
 8000ff0:	60fb      	str	r3, [r7, #12]
  return result;
 8000ff2:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8000ff4:	fab3 f383 	clz	r3, r3
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 8000ffc:	e044      	b.n	8001088 <LL_GPIO_Init+0xb6>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 8000ffe:	2201      	movs	r2, #1
 8001000:	69fb      	ldr	r3, [r7, #28]
 8001002:	409a      	lsls	r2, r3
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	4013      	ands	r3, r2
 8001008:	2b00      	cmp	r3, #0
 800100a:	d03a      	beq.n	8001082 <LL_GPIO_Init+0xb0>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 800100c:	69fb      	ldr	r3, [r7, #28]
 800100e:	2b07      	cmp	r3, #7
 8001010:	d806      	bhi.n	8001020 <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 8001012:	f240 1201 	movw	r2, #257	; 0x101
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	61bb      	str	r3, [r7, #24]
 800101e:	e008      	b.n	8001032 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	3b08      	subs	r3, #8
 8001024:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8001028:	fa02 f303 	lsl.w	r3, r2, r3
 800102c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001030:	61bb      	str	r3, [r7, #24]
      }

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_INPUT)
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	2b08      	cmp	r3, #8
 8001038:	d106      	bne.n	8001048 <LL_GPIO_Init+0x76>
      {
        /* Check The Pull parameter */
        assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

        /* Pull-up Pull-down resistor configuration*/
        LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	691b      	ldr	r3, [r3, #16]
 800103e:	461a      	mov	r2, r3
 8001040:	69b9      	ldr	r1, [r7, #24]
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f7ff ffa3 	bl	8000f8e <LL_GPIO_SetPinPull>
      
      /* Check Pin Mode parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	461a      	mov	r2, r3
 800104e:	69b9      	ldr	r1, [r7, #24]
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f7ff ff06 	bl	8000e62 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	2b01      	cmp	r3, #1
 800105c:	d003      	beq.n	8001066 <LL_GPIO_Init+0x94>
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	2b09      	cmp	r3, #9
 8001064:	d10d      	bne.n	8001082 <LL_GPIO_Init+0xb0>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	689b      	ldr	r3, [r3, #8]
 800106a:	461a      	mov	r2, r3
 800106c:	69b9      	ldr	r1, [r7, #24]
 800106e:	6878      	ldr	r0, [r7, #4]
 8001070:	f7ff ff29 	bl	8000ec6 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	68db      	ldr	r3, [r3, #12]
 8001078:	461a      	mov	r2, r3
 800107a:	69b9      	ldr	r1, [r7, #24]
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f7ff ff54 	bl	8000f2a <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	3301      	adds	r3, #1
 8001086:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 8001088:	697a      	ldr	r2, [r7, #20]
 800108a:	69fb      	ldr	r3, [r7, #28]
 800108c:	fa22 f303 	lsr.w	r3, r2, r3
 8001090:	2b00      	cmp	r3, #0
 8001092:	d1b4      	bne.n	8000ffe <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 8001094:	2300      	movs	r3, #0
}
 8001096:	4618      	mov	r0, r3
 8001098:	3720      	adds	r7, #32
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
	...

080010a0 <LL_RCC_GetSysClkSource>:
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80010a4:	4b03      	ldr	r3, [pc, #12]	; (80010b4 <LL_RCC_GetSysClkSource+0x14>)
 80010a6:	685b      	ldr	r3, [r3, #4]
 80010a8:	f003 030c 	and.w	r3, r3, #12
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bc80      	pop	{r7}
 80010b2:	4770      	bx	lr
 80010b4:	40021000 	.word	0x40021000

080010b8 <LL_RCC_GetAHBPrescaler>:
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80010bc:	4b03      	ldr	r3, [pc, #12]	; (80010cc <LL_RCC_GetAHBPrescaler+0x14>)
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bc80      	pop	{r7}
 80010ca:	4770      	bx	lr
 80010cc:	40021000 	.word	0x40021000

080010d0 <LL_RCC_GetAPB1Prescaler>:
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80010d4:	4b03      	ldr	r3, [pc, #12]	; (80010e4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80010dc:	4618      	mov	r0, r3
 80010de:	46bd      	mov	sp, r7
 80010e0:	bc80      	pop	{r7}
 80010e2:	4770      	bx	lr
 80010e4:	40021000 	.word	0x40021000

080010e8 <LL_RCC_GetAPB2Prescaler>:
{
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80010ec:	4b03      	ldr	r3, [pc, #12]	; (80010fc <LL_RCC_GetAPB2Prescaler+0x14>)
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bc80      	pop	{r7}
 80010fa:	4770      	bx	lr
 80010fc:	40021000 	.word	0x40021000

08001100 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001100:	b480      	push	{r7}
 8001102:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8001104:	4b03      	ldr	r3, [pc, #12]	; (8001114 <LL_RCC_PLL_GetMainSource+0x14>)
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 800110c:	4618      	mov	r0, r3
 800110e:	46bd      	mov	sp, r7
 8001110:	bc80      	pop	{r7}
 8001112:	4770      	bx	lr
 8001114:	40021000 	.word	0x40021000

08001118 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 800111c:	4b03      	ldr	r3, [pc, #12]	; (800112c <LL_RCC_PLL_GetMultiplicator+0x14>)
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8001124:	4618      	mov	r0, r3
 8001126:	46bd      	mov	sp, r7
 8001128:	bc80      	pop	{r7}
 800112a:	4770      	bx	lr
 800112c:	40021000 	.word	0x40021000

08001130 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 8001134:	4b04      	ldr	r3, [pc, #16]	; (8001148 <LL_RCC_PLL_GetPrediv+0x18>)
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	0c5b      	lsrs	r3, r3, #17
 800113a:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 800113e:	4618      	mov	r0, r3
 8001140:	46bd      	mov	sp, r7
 8001142:	bc80      	pop	{r7}
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	40021000 	.word	0x40021000

0800114c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001154:	f000 f820 	bl	8001198 <RCC_GetSystemClockFreq>
 8001158:	4602      	mov	r2, r0
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4618      	mov	r0, r3
 8001164:	f000 f83e 	bl	80011e4 <RCC_GetHCLKClockFreq>
 8001168:	4602      	mov	r2, r0
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	4618      	mov	r0, r3
 8001174:	f000 f84c 	bl	8001210 <RCC_GetPCLK1ClockFreq>
 8001178:	4602      	mov	r2, r0
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	4618      	mov	r0, r3
 8001184:	f000 f858 	bl	8001238 <RCC_GetPCLK2ClockFreq>
 8001188:	4602      	mov	r2, r0
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	60da      	str	r2, [r3, #12]
}
 800118e:	bf00      	nop
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
	...

08001198 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800119e:	2300      	movs	r3, #0
 80011a0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80011a2:	f7ff ff7d 	bl	80010a0 <LL_RCC_GetSysClkSource>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b08      	cmp	r3, #8
 80011aa:	d00c      	beq.n	80011c6 <RCC_GetSystemClockFreq+0x2e>
 80011ac:	2b08      	cmp	r3, #8
 80011ae:	d80e      	bhi.n	80011ce <RCC_GetSystemClockFreq+0x36>
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d002      	beq.n	80011ba <RCC_GetSystemClockFreq+0x22>
 80011b4:	2b04      	cmp	r3, #4
 80011b6:	d003      	beq.n	80011c0 <RCC_GetSystemClockFreq+0x28>
 80011b8:	e009      	b.n	80011ce <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80011ba:	4b09      	ldr	r3, [pc, #36]	; (80011e0 <RCC_GetSystemClockFreq+0x48>)
 80011bc:	607b      	str	r3, [r7, #4]
      break;
 80011be:	e009      	b.n	80011d4 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80011c0:	4b07      	ldr	r3, [pc, #28]	; (80011e0 <RCC_GetSystemClockFreq+0x48>)
 80011c2:	607b      	str	r3, [r7, #4]
      break;
 80011c4:	e006      	b.n	80011d4 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80011c6:	f000 f84b 	bl	8001260 <RCC_PLL_GetFreqDomain_SYS>
 80011ca:	6078      	str	r0, [r7, #4]
      break;
 80011cc:	e002      	b.n	80011d4 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 80011ce:	4b04      	ldr	r3, [pc, #16]	; (80011e0 <RCC_GetSystemClockFreq+0x48>)
 80011d0:	607b      	str	r3, [r7, #4]
      break;
 80011d2:	bf00      	nop
  }

  return frequency;
 80011d4:	687b      	ldr	r3, [r7, #4]
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	007a1200 	.word	0x007a1200

080011e4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80011ec:	f7ff ff64 	bl	80010b8 <LL_RCC_GetAHBPrescaler>
 80011f0:	4603      	mov	r3, r0
 80011f2:	091b      	lsrs	r3, r3, #4
 80011f4:	f003 030f 	and.w	r3, r3, #15
 80011f8:	4a04      	ldr	r2, [pc, #16]	; (800120c <RCC_GetHCLKClockFreq+0x28>)
 80011fa:	5cd3      	ldrb	r3, [r2, r3]
 80011fc:	461a      	mov	r2, r3
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	40d3      	lsrs	r3, r2
}
 8001202:	4618      	mov	r0, r3
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	080016ec 	.word	0x080016ec

08001210 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001218:	f7ff ff5a 	bl	80010d0 <LL_RCC_GetAPB1Prescaler>
 800121c:	4603      	mov	r3, r0
 800121e:	0a1b      	lsrs	r3, r3, #8
 8001220:	4a04      	ldr	r2, [pc, #16]	; (8001234 <RCC_GetPCLK1ClockFreq+0x24>)
 8001222:	5cd3      	ldrb	r3, [r2, r3]
 8001224:	461a      	mov	r2, r3
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	40d3      	lsrs	r3, r2
}
 800122a:	4618      	mov	r0, r3
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	080016fc 	.word	0x080016fc

08001238 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001240:	f7ff ff52 	bl	80010e8 <LL_RCC_GetAPB2Prescaler>
 8001244:	4603      	mov	r3, r0
 8001246:	0adb      	lsrs	r3, r3, #11
 8001248:	4a04      	ldr	r2, [pc, #16]	; (800125c <RCC_GetPCLK2ClockFreq+0x24>)
 800124a:	5cd3      	ldrb	r3, [r2, r3]
 800124c:	461a      	mov	r2, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	40d3      	lsrs	r3, r2
}
 8001252:	4618      	mov	r0, r3
 8001254:	3708      	adds	r7, #8
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	080016fc 	.word	0x080016fc

08001260 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8001266:	2300      	movs	r3, #0
 8001268:	607b      	str	r3, [r7, #4]
 800126a:	2300      	movs	r3, #0
 800126c:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 800126e:	f7ff ff47 	bl	8001100 <LL_RCC_PLL_GetMainSource>
 8001272:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d004      	beq.n	8001284 <RCC_PLL_GetFreqDomain_SYS+0x24>
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001280:	d003      	beq.n	800128a <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8001282:	e00b      	b.n	800129c <RCC_PLL_GetFreqDomain_SYS+0x3c>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8001284:	4b0d      	ldr	r3, [pc, #52]	; (80012bc <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8001286:	607b      	str	r3, [r7, #4]
      break;
 8001288:	e00b      	b.n	80012a2 <RCC_PLL_GetFreqDomain_SYS+0x42>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 800128a:	f7ff ff51 	bl	8001130 <LL_RCC_PLL_GetPrediv>
 800128e:	4603      	mov	r3, r0
 8001290:	3301      	adds	r3, #1
 8001292:	4a0b      	ldr	r2, [pc, #44]	; (80012c0 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8001294:	fbb2 f3f3 	udiv	r3, r2, r3
 8001298:	607b      	str	r3, [r7, #4]
      break;
 800129a:	e002      	b.n	80012a2 <RCC_PLL_GetFreqDomain_SYS+0x42>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 800129c:	4b07      	ldr	r3, [pc, #28]	; (80012bc <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 800129e:	607b      	str	r3, [r7, #4]
      break;
 80012a0:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 80012a2:	f7ff ff39 	bl	8001118 <LL_RCC_PLL_GetMultiplicator>
 80012a6:	4603      	mov	r3, r0
 80012a8:	0c9b      	lsrs	r3, r3, #18
 80012aa:	3302      	adds	r3, #2
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	fb02 f303 	mul.w	r3, r2, r3
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	003d0900 	.word	0x003d0900
 80012c0:	007a1200 	.word	0x007a1200

080012c4 <LL_TIM_SetPrescaler>:
{
 80012c4:	b480      	push	{r7}
 80012c6:	b083      	sub	sp, #12
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80012d4:	bf00      	nop
 80012d6:	370c      	adds	r7, #12
 80012d8:	46bd      	mov	sp, r7
 80012da:	bc80      	pop	{r7}
 80012dc:	4770      	bx	lr

080012de <LL_TIM_SetAutoReload>:
{
 80012de:	b480      	push	{r7}
 80012e0:	b083      	sub	sp, #12
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
 80012e6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	683a      	ldr	r2, [r7, #0]
 80012ec:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80012ee:	bf00      	nop
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bc80      	pop	{r7}
 80012f6:	4770      	bx	lr

080012f8 <LL_TIM_SetRepetitionCounter>:
{
 80012f8:	b480      	push	{r7}
 80012fa:	b083      	sub	sp, #12
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	683a      	ldr	r2, [r7, #0]
 8001306:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001308:	bf00      	nop
 800130a:	370c      	adds	r7, #12
 800130c:	46bd      	mov	sp, r7
 800130e:	bc80      	pop	{r7}
 8001310:	4770      	bx	lr

08001312 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8001312:	b480      	push	{r7}
 8001314:	b083      	sub	sp, #12
 8001316:	af00      	add	r7, sp, #0
 8001318:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	695b      	ldr	r3, [r3, #20]
 800131e:	f043 0201 	orr.w	r2, r3, #1
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	615a      	str	r2, [r3, #20]
}
 8001326:	bf00      	nop
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	bc80      	pop	{r7}
 800132e:	4770      	bx	lr

08001330 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	4a27      	ldr	r2, [pc, #156]	; (80013e0 <LL_TIM_Init+0xb0>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d00b      	beq.n	8001360 <LL_TIM_Init+0x30>
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800134e:	d007      	beq.n	8001360 <LL_TIM_Init+0x30>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	4a24      	ldr	r2, [pc, #144]	; (80013e4 <LL_TIM_Init+0xb4>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d003      	beq.n	8001360 <LL_TIM_Init+0x30>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	4a23      	ldr	r2, [pc, #140]	; (80013e8 <LL_TIM_Init+0xb8>)
 800135c:	4293      	cmp	r3, r2
 800135e:	d106      	bne.n	800136e <LL_TIM_Init+0x3e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	4313      	orrs	r3, r2
 800136c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4a1b      	ldr	r2, [pc, #108]	; (80013e0 <LL_TIM_Init+0xb0>)
 8001372:	4293      	cmp	r3, r2
 8001374:	d00b      	beq.n	800138e <LL_TIM_Init+0x5e>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800137c:	d007      	beq.n	800138e <LL_TIM_Init+0x5e>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4a18      	ldr	r2, [pc, #96]	; (80013e4 <LL_TIM_Init+0xb4>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d003      	beq.n	800138e <LL_TIM_Init+0x5e>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4a17      	ldr	r2, [pc, #92]	; (80013e8 <LL_TIM_Init+0xb8>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d106      	bne.n	800139c <LL_TIM_Init+0x6c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	4313      	orrs	r3, r2
 800139a:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	68fa      	ldr	r2, [r7, #12]
 80013a0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	4619      	mov	r1, r3
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f7ff ff98 	bl	80012de <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	881b      	ldrh	r3, [r3, #0]
 80013b2:	4619      	mov	r1, r3
 80013b4:	6878      	ldr	r0, [r7, #4]
 80013b6:	f7ff ff85 	bl	80012c4 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a08      	ldr	r2, [pc, #32]	; (80013e0 <LL_TIM_Init+0xb0>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d105      	bne.n	80013ce <LL_TIM_Init+0x9e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	691b      	ldr	r3, [r3, #16]
 80013c6:	4619      	mov	r1, r3
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff ff95 	bl	80012f8 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80013ce:	6878      	ldr	r0, [r7, #4]
 80013d0:	f7ff ff9f 	bl	8001312 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80013d4:	2300      	movs	r3, #0
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3710      	adds	r7, #16
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	40012c00 	.word	0x40012c00
 80013e4:	40000400 	.word	0x40000400
 80013e8:	40000800 	.word	0x40000800

080013ec <LL_USART_IsEnabled>:
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80013fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001400:	bf0c      	ite	eq
 8001402:	2301      	moveq	r3, #1
 8001404:	2300      	movne	r3, #0
 8001406:	b2db      	uxtb	r3, r3
}
 8001408:	4618      	mov	r0, r3
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr

08001412 <LL_USART_SetStopBitsLength>:
{
 8001412:	b480      	push	{r7}
 8001414:	b083      	sub	sp, #12
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
 800141a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	691b      	ldr	r3, [r3, #16]
 8001420:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	431a      	orrs	r2, r3
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	611a      	str	r2, [r3, #16]
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	bc80      	pop	{r7}
 8001434:	4770      	bx	lr

08001436 <LL_USART_SetHWFlowCtrl>:
{
 8001436:	b480      	push	{r7}
 8001438:	b083      	sub	sp, #12
 800143a:	af00      	add	r7, sp, #0
 800143c:	6078      	str	r0, [r7, #4]
 800143e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	695b      	ldr	r3, [r3, #20]
 8001444:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	431a      	orrs	r2, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	615a      	str	r2, [r3, #20]
}
 8001450:	bf00      	nop
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	bc80      	pop	{r7}
 8001458:	4770      	bx	lr
	...

0800145c <LL_USART_SetBaudRate>:
{
 800145c:	b480      	push	{r7}
 800145e:	b085      	sub	sp, #20
 8001460:	af00      	add	r7, sp, #0
 8001462:	60f8      	str	r0, [r7, #12]
 8001464:	60b9      	str	r1, [r7, #8]
 8001466:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001468:	68ba      	ldr	r2, [r7, #8]
 800146a:	4613      	mov	r3, r2
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	4413      	add	r3, r2
 8001470:	009a      	lsls	r2, r3, #2
 8001472:	441a      	add	r2, r3
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	fbb2 f3f3 	udiv	r3, r2, r3
 800147c:	4a25      	ldr	r2, [pc, #148]	; (8001514 <LL_USART_SetBaudRate+0xb8>)
 800147e:	fba2 2303 	umull	r2, r3, r2, r3
 8001482:	095b      	lsrs	r3, r3, #5
 8001484:	b29b      	uxth	r3, r3
 8001486:	011b      	lsls	r3, r3, #4
 8001488:	b299      	uxth	r1, r3
 800148a:	68ba      	ldr	r2, [r7, #8]
 800148c:	4613      	mov	r3, r2
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	4413      	add	r3, r2
 8001492:	009a      	lsls	r2, r3, #2
 8001494:	441a      	add	r2, r3
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	009b      	lsls	r3, r3, #2
 800149a:	fbb2 f2f3 	udiv	r2, r2, r3
 800149e:	4b1d      	ldr	r3, [pc, #116]	; (8001514 <LL_USART_SetBaudRate+0xb8>)
 80014a0:	fba3 0302 	umull	r0, r3, r3, r2
 80014a4:	095b      	lsrs	r3, r3, #5
 80014a6:	2064      	movs	r0, #100	; 0x64
 80014a8:	fb00 f303 	mul.w	r3, r0, r3
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	011b      	lsls	r3, r3, #4
 80014b0:	3332      	adds	r3, #50	; 0x32
 80014b2:	4a18      	ldr	r2, [pc, #96]	; (8001514 <LL_USART_SetBaudRate+0xb8>)
 80014b4:	fba2 2303 	umull	r2, r3, r2, r3
 80014b8:	095b      	lsrs	r3, r3, #5
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80014c0:	b29b      	uxth	r3, r3
 80014c2:	440b      	add	r3, r1
 80014c4:	b299      	uxth	r1, r3
 80014c6:	68ba      	ldr	r2, [r7, #8]
 80014c8:	4613      	mov	r3, r2
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	4413      	add	r3, r2
 80014ce:	009a      	lsls	r2, r3, #2
 80014d0:	441a      	add	r2, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	fbb2 f2f3 	udiv	r2, r2, r3
 80014da:	4b0e      	ldr	r3, [pc, #56]	; (8001514 <LL_USART_SetBaudRate+0xb8>)
 80014dc:	fba3 0302 	umull	r0, r3, r3, r2
 80014e0:	095b      	lsrs	r3, r3, #5
 80014e2:	2064      	movs	r0, #100	; 0x64
 80014e4:	fb00 f303 	mul.w	r3, r0, r3
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	011b      	lsls	r3, r3, #4
 80014ec:	3332      	adds	r3, #50	; 0x32
 80014ee:	4a09      	ldr	r2, [pc, #36]	; (8001514 <LL_USART_SetBaudRate+0xb8>)
 80014f0:	fba2 2303 	umull	r2, r3, r2, r3
 80014f4:	095b      	lsrs	r3, r3, #5
 80014f6:	b29b      	uxth	r3, r3
 80014f8:	f003 030f 	and.w	r3, r3, #15
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	440b      	add	r3, r1
 8001500:	b29b      	uxth	r3, r3
 8001502:	461a      	mov	r2, r3
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	609a      	str	r2, [r3, #8]
}
 8001508:	bf00      	nop
 800150a:	3714      	adds	r7, #20
 800150c:	46bd      	mov	sp, r7
 800150e:	bc80      	pop	{r7}
 8001510:	4770      	bx	lr
 8001512:	bf00      	nop
 8001514:	51eb851f 	.word	0x51eb851f

08001518 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b088      	sub	sp, #32
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001522:	2301      	movs	r3, #1
 8001524:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001526:	2300      	movs	r3, #0
 8001528:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800152a:	6878      	ldr	r0, [r7, #4]
 800152c:	f7ff ff5e 	bl	80013ec <LL_USART_IsEnabled>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d145      	bne.n	80015c2 <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	68db      	ldr	r3, [r3, #12]
 800153a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800153e:	f023 030c 	bic.w	r3, r3, #12
 8001542:	683a      	ldr	r2, [r7, #0]
 8001544:	6851      	ldr	r1, [r2, #4]
 8001546:	683a      	ldr	r2, [r7, #0]
 8001548:	68d2      	ldr	r2, [r2, #12]
 800154a:	4311      	orrs	r1, r2
 800154c:	683a      	ldr	r2, [r7, #0]
 800154e:	6912      	ldr	r2, [r2, #16]
 8001550:	430a      	orrs	r2, r1
 8001552:	431a      	orrs	r2, r3
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	4619      	mov	r1, r3
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f7ff ff57 	bl	8001412 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	695b      	ldr	r3, [r3, #20]
 8001568:	4619      	mov	r1, r3
 800156a:	6878      	ldr	r0, [r7, #4]
 800156c:	f7ff ff63 	bl	8001436 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8001570:	f107 0308 	add.w	r3, r7, #8
 8001574:	4618      	mov	r0, r3
 8001576:	f7ff fde9 	bl	800114c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4a13      	ldr	r2, [pc, #76]	; (80015cc <LL_USART_Init+0xb4>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d102      	bne.n	8001588 <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001582:	697b      	ldr	r3, [r7, #20]
 8001584:	61bb      	str	r3, [r7, #24]
 8001586:	e00c      	b.n	80015a2 <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4a11      	ldr	r2, [pc, #68]	; (80015d0 <LL_USART_Init+0xb8>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d102      	bne.n	8001596 <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	61bb      	str	r3, [r7, #24]
 8001594:	e005      	b.n	80015a2 <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4a0e      	ldr	r2, [pc, #56]	; (80015d4 <LL_USART_Init+0xbc>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d101      	bne.n	80015a2 <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800159e:	693b      	ldr	r3, [r7, #16]
 80015a0:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80015a2:	69bb      	ldr	r3, [r7, #24]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d00c      	beq.n	80015c2 <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d008      	beq.n	80015c2 <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 80015b0:	2300      	movs	r3, #0
 80015b2:	77fb      	strb	r3, [r7, #31]
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->BaudRate);
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80015b8:	461a      	mov	r2, r3
 80015ba:	69b9      	ldr	r1, [r7, #24]
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f7ff ff4d 	bl	800145c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80015c2:	7ffb      	ldrb	r3, [r7, #31]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3720      	adds	r7, #32
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	40013800 	.word	0x40013800
 80015d0:	40004400 	.word	0x40004400
 80015d4:	40004800 	.word	0x40004800

080015d8 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
 80015e0:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80015e2:	687a      	ldr	r2, [r7, #4]
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015ea:	4a07      	ldr	r2, [pc, #28]	; (8001608 <LL_InitTick+0x30>)
 80015ec:	3b01      	subs	r3, #1
 80015ee:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80015f0:	4b05      	ldr	r3, [pc, #20]	; (8001608 <LL_InitTick+0x30>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015f6:	4b04      	ldr	r3, [pc, #16]	; (8001608 <LL_InitTick+0x30>)
 80015f8:	2205      	movs	r2, #5
 80015fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	bc80      	pop	{r7}
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	e000e010 	.word	0xe000e010

0800160c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001614:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f7ff ffdd 	bl	80015d8 <LL_InitTick>
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
	...

08001628 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8001628:	b480      	push	{r7}
 800162a:	b085      	sub	sp, #20
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8001630:	4b0e      	ldr	r3, [pc, #56]	; (800166c <LL_mDelay+0x44>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8001636:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800163e:	d00c      	beq.n	800165a <LL_mDelay+0x32>
  {
    Delay++;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	3301      	adds	r3, #1
 8001644:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8001646:	e008      	b.n	800165a <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001648:	4b08      	ldr	r3, [pc, #32]	; (800166c <LL_mDelay+0x44>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001650:	2b00      	cmp	r3, #0
 8001652:	d002      	beq.n	800165a <LL_mDelay+0x32>
    {
      Delay--;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	3b01      	subs	r3, #1
 8001658:	607b      	str	r3, [r7, #4]
  while (Delay)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1f3      	bne.n	8001648 <LL_mDelay+0x20>
    }
  }
}
 8001660:	bf00      	nop
 8001662:	bf00      	nop
 8001664:	3714      	adds	r7, #20
 8001666:	46bd      	mov	sp, r7
 8001668:	bc80      	pop	{r7}
 800166a:	4770      	bx	lr
 800166c:	e000e010 	.word	0xe000e010

08001670 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001678:	4a03      	ldr	r2, [pc, #12]	; (8001688 <LL_SetSystemCoreClock+0x18>)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6013      	str	r3, [r2, #0]
}
 800167e:	bf00      	nop
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	bc80      	pop	{r7}
 8001686:	4770      	bx	lr
 8001688:	20000000 	.word	0x20000000

0800168c <__libc_init_array>:
 800168c:	b570      	push	{r4, r5, r6, lr}
 800168e:	2600      	movs	r6, #0
 8001690:	4d0c      	ldr	r5, [pc, #48]	; (80016c4 <__libc_init_array+0x38>)
 8001692:	4c0d      	ldr	r4, [pc, #52]	; (80016c8 <__libc_init_array+0x3c>)
 8001694:	1b64      	subs	r4, r4, r5
 8001696:	10a4      	asrs	r4, r4, #2
 8001698:	42a6      	cmp	r6, r4
 800169a:	d109      	bne.n	80016b0 <__libc_init_array+0x24>
 800169c:	f000 f81a 	bl	80016d4 <_init>
 80016a0:	2600      	movs	r6, #0
 80016a2:	4d0a      	ldr	r5, [pc, #40]	; (80016cc <__libc_init_array+0x40>)
 80016a4:	4c0a      	ldr	r4, [pc, #40]	; (80016d0 <__libc_init_array+0x44>)
 80016a6:	1b64      	subs	r4, r4, r5
 80016a8:	10a4      	asrs	r4, r4, #2
 80016aa:	42a6      	cmp	r6, r4
 80016ac:	d105      	bne.n	80016ba <__libc_init_array+0x2e>
 80016ae:	bd70      	pop	{r4, r5, r6, pc}
 80016b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80016b4:	4798      	blx	r3
 80016b6:	3601      	adds	r6, #1
 80016b8:	e7ee      	b.n	8001698 <__libc_init_array+0xc>
 80016ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80016be:	4798      	blx	r3
 80016c0:	3601      	adds	r6, #1
 80016c2:	e7f2      	b.n	80016aa <__libc_init_array+0x1e>
 80016c4:	08001704 	.word	0x08001704
 80016c8:	08001704 	.word	0x08001704
 80016cc:	08001704 	.word	0x08001704
 80016d0:	08001708 	.word	0x08001708

080016d4 <_init>:
 80016d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016d6:	bf00      	nop
 80016d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016da:	bc08      	pop	{r3}
 80016dc:	469e      	mov	lr, r3
 80016de:	4770      	bx	lr

080016e0 <_fini>:
 80016e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016e2:	bf00      	nop
 80016e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016e6:	bc08      	pop	{r3}
 80016e8:	469e      	mov	lr, r3
 80016ea:	4770      	bx	lr
