<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › cxt1e1 › comet.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>comet.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _INC_COMET_H_</span>
<span class="cp">#define _INC_COMET_H_</span>

<span class="cm">/*-----------------------------------------------------------------------------</span>
<span class="cm"> * comet.h -</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005  SBE, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *   it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *   the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *   (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *   but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *   GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * For further information, contact via email: support@sbei.com</span>
<span class="cm"> * SBE, Inc.  San Ramon, California  U.S.A.</span>
<span class="cm"> *-----------------------------------------------------------------------------</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cp">#define VINT32  volatile u_int32_t</span>

<span class="k">struct</span> <span class="n">s_comet_reg</span>
<span class="p">{</span>
    <span class="n">VINT32</span> <span class="n">gbl_cfg</span><span class="p">;</span>      <span class="cm">/* 00  Global Cfg */</span>
    <span class="n">VINT32</span> <span class="n">clkmon</span><span class="p">;</span>       <span class="cm">/* 01  Clk Monitor */</span>
    <span class="n">VINT32</span> <span class="n">rx_opt</span><span class="p">;</span>       <span class="cm">/* 02  RX Options */</span>
    <span class="n">VINT32</span> <span class="n">rx_line_cfg</span><span class="p">;</span>  <span class="cm">/* 03  RX Line Interface Cfg */</span>
    <span class="n">VINT32</span> <span class="n">tx_line_cfg</span><span class="p">;</span>  <span class="cm">/* 04  TX Line Interface Cfg */</span>
    <span class="n">VINT32</span> <span class="n">tx_frpass</span><span class="p">;</span>    <span class="cm">/* 05  TX Framing &amp; Bypass Options */</span>
    <span class="n">VINT32</span> <span class="n">tx_time</span><span class="p">;</span>      <span class="cm">/* 06  TX Timing Options */</span>
    <span class="n">VINT32</span> <span class="n">intr_1</span><span class="p">;</span>       <span class="cm">/* 07  Intr Source #1 */</span>
    <span class="n">VINT32</span> <span class="n">intr_2</span><span class="p">;</span>       <span class="cm">/* 08  Intr Source #2 */</span>
    <span class="n">VINT32</span> <span class="n">intr_3</span><span class="p">;</span>       <span class="cm">/* 09  Intr Source #3 */</span>
    <span class="n">VINT32</span> <span class="n">mdiag</span><span class="p">;</span>        <span class="cm">/* 0A  Master Diagnostics */</span>
    <span class="n">VINT32</span> <span class="n">mtest</span><span class="p">;</span>        <span class="cm">/* 0B  Master Test */</span>
    <span class="n">VINT32</span> <span class="n">adiag</span><span class="p">;</span>        <span class="cm">/* 0C  Analog Diagnostics */</span>
    <span class="n">VINT32</span> <span class="n">rev_id</span><span class="p">;</span>       <span class="cm">/* 0D  Rev/Chip Id/Global PMON Update */</span>
<span class="cp">#define pmon  rev_id</span>
    <span class="n">VINT32</span> <span class="n">reset</span><span class="p">;</span>        <span class="cm">/* 0E  Reset */</span>
    <span class="n">VINT32</span> <span class="n">prgd_phctl</span><span class="p">;</span>   <span class="cm">/* 0F  PRGD Positioning/Ctl &amp; HDLC Ctl */</span>
    <span class="n">VINT32</span> <span class="n">cdrc_cfg</span><span class="p">;</span>     <span class="cm">/* 10  CDRC Cfg */</span>
    <span class="n">VINT32</span> <span class="n">cdrc_ien</span><span class="p">;</span>     <span class="cm">/* 11  CDRC Intr Enable */</span>
    <span class="n">VINT32</span> <span class="n">cdrc_ists</span><span class="p">;</span>    <span class="cm">/* 12  CDRC Intr Sts */</span>
    <span class="n">VINT32</span> <span class="n">cdrc_alos</span><span class="p">;</span>    <span class="cm">/* 13  CDRC Alternate Loss of Signal */</span>

    <span class="n">VINT32</span> <span class="n">rjat_ists</span><span class="p">;</span>    <span class="cm">/* 14  RJAT Intr Sts */</span>
    <span class="n">VINT32</span> <span class="n">rjat_n1clk</span><span class="p">;</span>   <span class="cm">/* 15  RJAT Reference Clk Divisor (N1) Ctl */</span>
    <span class="n">VINT32</span> <span class="n">rjat_n2clk</span><span class="p">;</span>   <span class="cm">/* 16  RJAT Output Clk Divisor (N2) Ctl */</span>
    <span class="n">VINT32</span> <span class="n">rjat_cfg</span><span class="p">;</span>     <span class="cm">/* 17  RJAT Cfg */</span>

    <span class="n">VINT32</span> <span class="n">tjat_ists</span><span class="p">;</span>    <span class="cm">/* 18  TJAT Intr Sts */</span>
    <span class="n">VINT32</span> <span class="n">tjat_n1clk</span><span class="p">;</span>   <span class="cm">/* 19  TJAT Reference Clk Divisor (N1) Ctl */</span>
    <span class="n">VINT32</span> <span class="n">tjat_n2clk</span><span class="p">;</span>   <span class="cm">/* 1A  TJAT Output Clk Divisor (N2) Ctl */</span>
    <span class="n">VINT32</span> <span class="n">tjat_cfg</span><span class="p">;</span>     <span class="cm">/* 1B  TJAT Cfg */</span>

    <span class="n">VINT32</span> <span class="n">rx_elst_cfg</span><span class="p">;</span>      <span class="cm">/* 1C  RX-ELST Cfg */</span>
    <span class="n">VINT32</span> <span class="n">rx_elst_ists</span><span class="p">;</span>     <span class="cm">/* 1D  RX-ELST Intr Sts */</span>
    <span class="n">VINT32</span> <span class="n">rx_elst_idle</span><span class="p">;</span>     <span class="cm">/* 1E  RX-ELST Idle Code */</span>
    <span class="n">VINT32</span> <span class="n">_rx_elst_res1f</span><span class="p">;</span>   <span class="cm">/* 1F     RX-ELST Reserved */</span>

    <span class="n">VINT32</span> <span class="n">tx_elst_cfg</span><span class="p">;</span>      <span class="cm">/* 20  TX-ELST Cfg */</span>
    <span class="n">VINT32</span> <span class="n">tx_elst_ists</span><span class="p">;</span>     <span class="cm">/* 21  TX-ELST Intr Sts */</span>
    <span class="n">VINT32</span> <span class="n">_tx_elst_res22</span><span class="p">;</span>   <span class="cm">/* 22     TX-ELST Reserved */</span>
    <span class="n">VINT32</span> <span class="n">_tx_elst_res23</span><span class="p">;</span>   <span class="cm">/* 23     TX-ELST Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__res24</span><span class="p">;</span>          <span class="cm">/* 24     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__res25</span><span class="p">;</span>          <span class="cm">/* 25     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__res26</span><span class="p">;</span>          <span class="cm">/* 26     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__res27</span><span class="p">;</span>          <span class="cm">/* 27     Reserved */</span>

    <span class="n">VINT32</span> <span class="n">rxce1_ctl</span><span class="p">;</span>        <span class="cm">/* 28  RXCE RX Data Link 1 Ctl */</span>
    <span class="n">VINT32</span> <span class="n">rxce1_bits</span><span class="p">;</span>       <span class="cm">/* 29  RXCE RX Data Link 1 Bit Select */</span>
    <span class="n">VINT32</span> <span class="n">rxce2_ctl</span><span class="p">;</span>        <span class="cm">/* 2A  RXCE RX Data Link 2 Ctl */</span>
    <span class="n">VINT32</span> <span class="n">rxce2_bits</span><span class="p">;</span>       <span class="cm">/* 2B  RXCE RX Data Link 2 Bit Select */</span>
    <span class="n">VINT32</span> <span class="n">rxce3_ctl</span><span class="p">;</span>        <span class="cm">/* 2C  RXCE RX Data Link 3 Ctl */</span>
    <span class="n">VINT32</span> <span class="n">rxce3_bits</span><span class="p">;</span>       <span class="cm">/* 2D  RXCE RX Data Link 3 Bit Select */</span>
    <span class="n">VINT32</span> <span class="n">_rxce_res2E</span><span class="p">;</span>      <span class="cm">/* 2E     RXCE Reserved */</span>
    <span class="n">VINT32</span> <span class="n">_rxce_res2F</span><span class="p">;</span>      <span class="cm">/* 2F     RXCE Reserved */</span>

    <span class="n">VINT32</span> <span class="n">brif_cfg</span><span class="p">;</span>         <span class="cm">/* 30  BRIF RX Backplane Cfg */</span>
    <span class="n">VINT32</span> <span class="n">brif_fpcfg</span><span class="p">;</span>       <span class="cm">/* 31  BRIF RX Backplane Frame Pulse Cfg */</span>
    <span class="n">VINT32</span> <span class="n">brif_pfcfg</span><span class="p">;</span>       <span class="cm">/* 32  BRIF RX Backplane Parity/F-Bit Cfg */</span>
    <span class="n">VINT32</span> <span class="n">brif_tsoff</span><span class="p">;</span>       <span class="cm">/* 33  BRIF RX Backplane Time Slot Offset */</span>
    <span class="n">VINT32</span> <span class="n">brif_boff</span><span class="p">;</span>        <span class="cm">/* 34  BRIF RX Backplane Bit Offset */</span>
    <span class="n">VINT32</span> <span class="n">_brif_res35</span><span class="p">;</span>      <span class="cm">/* 35     BRIF RX Backplane Reserved */</span>
    <span class="n">VINT32</span> <span class="n">_brif_res36</span><span class="p">;</span>      <span class="cm">/* 36     BRIF RX Backplane Reserved */</span>
    <span class="n">VINT32</span> <span class="n">_brif_res37</span><span class="p">;</span>      <span class="cm">/* 37     BRIF RX Backplane Reserved */</span>

    <span class="n">VINT32</span> <span class="n">txci1_ctl</span><span class="p">;</span>        <span class="cm">/* 38  TXCI TX Data Link 1 Ctl */</span>
    <span class="n">VINT32</span> <span class="n">txci1_bits</span><span class="p">;</span>       <span class="cm">/* 39  TXCI TX Data Link 2 Bit Select */</span>
    <span class="n">VINT32</span> <span class="n">txci2_ctl</span><span class="p">;</span>        <span class="cm">/* 3A  TXCI TX Data Link 1 Ctl */</span>
    <span class="n">VINT32</span> <span class="n">txci2_bits</span><span class="p">;</span>       <span class="cm">/* 3B  TXCI TX Data Link 2 Bit Select */</span>
    <span class="n">VINT32</span> <span class="n">txci3_ctl</span><span class="p">;</span>        <span class="cm">/* 3C  TXCI TX Data Link 1 Ctl */</span>
    <span class="n">VINT32</span> <span class="n">txci3_bits</span><span class="p">;</span>       <span class="cm">/* 3D  TXCI TX Data Link 2 Bit Select */</span>
    <span class="n">VINT32</span> <span class="n">_txci_res3E</span><span class="p">;</span>      <span class="cm">/* 3E     TXCI Reserved */</span>
    <span class="n">VINT32</span> <span class="n">_txci_res3F</span><span class="p">;</span>      <span class="cm">/* 3F     TXCI Reserved */</span>

    <span class="n">VINT32</span> <span class="n">btif_cfg</span><span class="p">;</span>         <span class="cm">/* 40  BTIF TX Backplane Cfg */</span>
    <span class="n">VINT32</span> <span class="n">btif_fpcfg</span><span class="p">;</span>       <span class="cm">/* 41  BTIF TX Backplane Frame Pulse Cfg */</span>
    <span class="n">VINT32</span> <span class="n">btif_pcfgsts</span><span class="p">;</span>     <span class="cm">/* 42  BTIF TX Backplane Parity Cfg &amp; Sts */</span>
    <span class="n">VINT32</span> <span class="n">btif_tsoff</span><span class="p">;</span>       <span class="cm">/* 43  BTIF TX Backplane Time Slot Offset */</span>
    <span class="n">VINT32</span> <span class="n">btif_boff</span><span class="p">;</span>        <span class="cm">/* 44  BTIF TX Backplane Bit Offset */</span>
    <span class="n">VINT32</span> <span class="n">_btif_res45</span><span class="p">;</span>      <span class="cm">/* 45     BTIF TX Backplane Reserved */</span>
    <span class="n">VINT32</span> <span class="n">_btif_res46</span><span class="p">;</span>      <span class="cm">/* 46     BTIF TX Backplane Reserved */</span>
    <span class="n">VINT32</span> <span class="n">_btif_res47</span><span class="p">;</span>      <span class="cm">/* 47     BTIF TX Backplane Reserved */</span>
    <span class="n">VINT32</span> <span class="n">t1_frmr_cfg</span><span class="p">;</span>      <span class="cm">/* 48  T1 FRMR Cfg */</span>
    <span class="n">VINT32</span> <span class="n">t1_frmr_ien</span><span class="p">;</span>      <span class="cm">/* 49  T1 FRMR Intr Enable */</span>
    <span class="n">VINT32</span> <span class="n">t1_frmr_ists</span><span class="p">;</span>     <span class="cm">/* 4A  T1 FRMR Intr Sts */</span>
    <span class="n">VINT32</span> <span class="n">__res_4B</span><span class="p">;</span>         <span class="cm">/* 4B     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">ibcd_cfg</span><span class="p">;</span>         <span class="cm">/* 4C  IBCD Cfg */</span>
    <span class="n">VINT32</span> <span class="n">ibcd_ies</span><span class="p">;</span>         <span class="cm">/* 4D  IBCD Intr Enable/Sts */</span>
    <span class="n">VINT32</span> <span class="n">ibcd_act</span><span class="p">;</span>         <span class="cm">/* 4E  IBCD Activate Code */</span>
    <span class="n">VINT32</span> <span class="n">ibcd_deact</span><span class="p">;</span>       <span class="cm">/* 4F  IBCD Deactivate Code */</span>

    <span class="n">VINT32</span> <span class="n">sigx_cfg</span><span class="p">;</span>         <span class="cm">/* 50  SIGX Cfg/Change of Signaling State */</span>
    <span class="n">VINT32</span> <span class="n">sigx_acc_cos</span><span class="p">;</span>     <span class="cm">/* 51  SIGX uP Access Sts/Change of Signaling State */</span>
    <span class="n">VINT32</span> <span class="n">sigx_iac_cos</span><span class="p">;</span>     <span class="cm">/* 52  SIGX Channel Indirect</span>
<span class="cm">                              * Addr/Ctl/Change of Signaling State */</span>
    <span class="n">VINT32</span> <span class="n">sigx_idb_cos</span><span class="p">;</span>     <span class="cm">/* 53  SIGX Channel Indirect Data</span>
<span class="cm">                              * Buffer/Change of Signaling State */</span>

    <span class="n">VINT32</span> <span class="n">t1_xbas_cfg</span><span class="p">;</span>      <span class="cm">/* 54  T1 XBAS Cfg */</span>
    <span class="n">VINT32</span> <span class="n">t1_xbas_altx</span><span class="p">;</span>     <span class="cm">/* 55  T1 XBAS Alarm TX */</span>
    <span class="n">VINT32</span> <span class="n">t1_xibc_ctl</span><span class="p">;</span>      <span class="cm">/* 56  T1 XIBC Ctl */</span>
    <span class="n">VINT32</span> <span class="n">t1_xibc_lbcode</span><span class="p">;</span>   <span class="cm">/* 57  T1 XIBC Loopback Code */</span>

    <span class="n">VINT32</span> <span class="n">pmon_ies</span><span class="p">;</span>         <span class="cm">/* 58  PMON Intr Enable/Sts */</span>
    <span class="n">VINT32</span> <span class="n">pmon_fberr</span><span class="p">;</span>       <span class="cm">/* 59  PMON Framing Bit Err Cnt */</span>
    <span class="n">VINT32</span> <span class="n">pmon_feb_lsb</span><span class="p">;</span>     <span class="cm">/* 5A  PMON OFF/COFA/Far End Block Err Cnt (LSB) */</span>
    <span class="n">VINT32</span> <span class="n">pmon_feb_msb</span><span class="p">;</span>     <span class="cm">/* 5B  PMON OFF/COFA/Far End Block Err Cnt (MSB) */</span>
    <span class="n">VINT32</span> <span class="n">pmon_bed_lsb</span><span class="p">;</span>     <span class="cm">/* 5C  PMON Bit/Err/CRCE Cnt (LSB) */</span>
    <span class="n">VINT32</span> <span class="n">pmon_bed_msb</span><span class="p">;</span>     <span class="cm">/* 5D  PMON Bit/Err/CRCE Cnt (MSB) */</span>
    <span class="n">VINT32</span> <span class="n">pmon_lvc_lsb</span><span class="p">;</span>     <span class="cm">/* 5E  PMON LVC Cnt (LSB) */</span>
    <span class="n">VINT32</span> <span class="n">pmon_lvc_msb</span><span class="p">;</span>     <span class="cm">/* 5F  PMON LVC Cnt (MSB) */</span>

    <span class="n">VINT32</span> <span class="n">t1_almi_cfg</span><span class="p">;</span>      <span class="cm">/* 60  T1 ALMI Cfg */</span>
    <span class="n">VINT32</span> <span class="n">t1_almi_ien</span><span class="p">;</span>      <span class="cm">/* 61  T1 ALMI Intr Enable */</span>
    <span class="n">VINT32</span> <span class="n">t1_almi_ists</span><span class="p">;</span>     <span class="cm">/* 62  T1 ALMI Intr Sts */</span>
    <span class="n">VINT32</span> <span class="n">t1_almi_detsts</span><span class="p">;</span>   <span class="cm">/* 63  T1 ALMI Alarm Detection Sts */</span>

    <span class="n">VINT32</span> <span class="n">_t1_pdvd_res64</span><span class="p">;</span>   <span class="cm">/* 64     T1 PDVD Reserved */</span>
    <span class="n">VINT32</span> <span class="n">t1_pdvd_ies</span><span class="p">;</span>      <span class="cm">/* 65  T1 PDVD Intr Enable/Sts */</span>
    <span class="n">VINT32</span> <span class="n">_t1_xboc_res66</span><span class="p">;</span>   <span class="cm">/* 66     T1 XBOC Reserved */</span>
    <span class="n">VINT32</span> <span class="n">t1_xboc_code</span><span class="p">;</span>     <span class="cm">/* 67  T1 XBOC Code */</span>
    <span class="n">VINT32</span> <span class="n">_t1_xpde_res68</span><span class="p">;</span>   <span class="cm">/* 68     T1 XPDE Reserved */</span>
    <span class="n">VINT32</span> <span class="n">t1_xpde_ies</span><span class="p">;</span>      <span class="cm">/* 69  T1 XPDE Intr Enable/Sts */</span>

    <span class="n">VINT32</span> <span class="n">t1_rboc_ena</span><span class="p">;</span>      <span class="cm">/* 6A  T1 RBOC Enable */</span>
    <span class="n">VINT32</span> <span class="n">t1_rboc_sts</span><span class="p">;</span>      <span class="cm">/* 6B  T1 RBOC Code Sts */</span>

    <span class="n">VINT32</span> <span class="n">t1_tpsc_cfg</span><span class="p">;</span>      <span class="cm">/* 6C  TPSC Cfg */</span>
    <span class="n">VINT32</span> <span class="n">t1_tpsc_sts</span><span class="p">;</span>      <span class="cm">/* 6D  TPSC uP Access Sts */</span>
    <span class="n">VINT32</span> <span class="n">t1_tpsc_ciaddr</span><span class="p">;</span>   <span class="cm">/* 6E  TPSC Channel Indirect</span>
<span class="cm">                                          * Addr/Ctl */</span>
    <span class="n">VINT32</span> <span class="n">t1_tpsc_cidata</span><span class="p">;</span>   <span class="cm">/* 6F  TPSC Channel Indirect Data</span>
<span class="cm">                                          * Buffer */</span>
    <span class="n">VINT32</span> <span class="n">t1_rpsc_cfg</span><span class="p">;</span>      <span class="cm">/* 70  RPSC Cfg */</span>
    <span class="n">VINT32</span> <span class="n">t1_rpsc_sts</span><span class="p">;</span>      <span class="cm">/* 71  RPSC uP Access Sts */</span>
    <span class="n">VINT32</span> <span class="n">t1_rpsc_ciaddr</span><span class="p">;</span>   <span class="cm">/* 72  RPSC Channel Indirect</span>
<span class="cm">                                          * Addr/Ctl */</span>
    <span class="n">VINT32</span> <span class="n">t1_rpsc_cidata</span><span class="p">;</span>   <span class="cm">/* 73  RPSC Channel Indirect Data</span>
<span class="cm">                                          * Buffer */</span>
    <span class="n">VINT32</span> <span class="n">__res74</span><span class="p">;</span>          <span class="cm">/* 74     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__res75</span><span class="p">;</span>          <span class="cm">/* 75     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__res76</span><span class="p">;</span>          <span class="cm">/* 76     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__res77</span><span class="p">;</span>          <span class="cm">/* 77     Reserved */</span>

    <span class="n">VINT32</span> <span class="n">t1_aprm_cfg</span><span class="p">;</span>      <span class="cm">/* 78  T1 APRM Cfg/Ctl */</span>
    <span class="n">VINT32</span> <span class="n">t1_aprm_load</span><span class="p">;</span>     <span class="cm">/* 79  T1 APRM Manual Load */</span>
    <span class="n">VINT32</span> <span class="n">t1_aprm_ists</span><span class="p">;</span>     <span class="cm">/* 7A  T1 APRM Intr Sts */</span>
    <span class="n">VINT32</span> <span class="n">t1_aprm_1sec_2</span><span class="p">;</span>   <span class="cm">/* 7B  T1 APRM One Second Content Octet 2 */</span>
    <span class="n">VINT32</span> <span class="n">t1_aprm_1sec_3</span><span class="p">;</span>   <span class="cm">/* 7C  T1 APRM One Second Content Octet 3 */</span>
    <span class="n">VINT32</span> <span class="n">t1_aprm_1sec_4</span><span class="p">;</span>   <span class="cm">/* 7D  T1 APRM One Second Content Octet 4 */</span>
    <span class="n">VINT32</span> <span class="n">t1_aprm_1sec_5</span><span class="p">;</span>   <span class="cm">/* 7E  T1 APRM One Second Content MSB (Octect 5) */</span>
    <span class="n">VINT32</span> <span class="n">t1_aprm_1sec_6</span><span class="p">;</span>   <span class="cm">/* 7F  T1 APRM One Second Content MSB (Octect 6) */</span>

    <span class="n">VINT32</span> <span class="n">e1_tran_cfg</span><span class="p">;</span>      <span class="cm">/* 80  E1 TRAN Cfg */</span>
    <span class="n">VINT32</span> <span class="n">e1_tran_txalarm</span><span class="p">;</span>  <span class="cm">/* 81  E1 TRAN TX Alarm/Diagnostic Ctl */</span>
    <span class="n">VINT32</span> <span class="n">e1_tran_intctl</span><span class="p">;</span>   <span class="cm">/* 82  E1 TRAN International Ctl */</span>
    <span class="n">VINT32</span> <span class="n">e1_tran_extrab</span><span class="p">;</span>   <span class="cm">/* 83  E1 TRAN Extra Bits Ctl */</span>
    <span class="n">VINT32</span> <span class="n">e1_tran_ien</span><span class="p">;</span>      <span class="cm">/* 84  E1 TRAN Intr Enable */</span>
    <span class="n">VINT32</span> <span class="n">e1_tran_ists</span><span class="p">;</span>     <span class="cm">/* 85  E1 TRAN Intr Sts */</span>
    <span class="n">VINT32</span> <span class="n">e1_tran_nats</span><span class="p">;</span>     <span class="cm">/* 86  E1 TRAN National Bit Codeword</span>
<span class="cm">                                          * Select */</span>
    <span class="n">VINT32</span> <span class="n">e1_tran_nat</span><span class="p">;</span>      <span class="cm">/* 87  E1 TRAN National Bit Codeword */</span>
    <span class="n">VINT32</span> <span class="n">__res88</span><span class="p">;</span>          <span class="cm">/* 88     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__res89</span><span class="p">;</span>          <span class="cm">/* 89     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__res8A</span><span class="p">;</span>          <span class="cm">/* 8A     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__res8B</span><span class="p">;</span>          <span class="cm">/* 8B     Reserved */</span>

    <span class="n">VINT32</span> <span class="n">_t1_frmr_res8C</span><span class="p">;</span>   <span class="cm">/* 8C     T1 FRMR Reserved */</span>
    <span class="n">VINT32</span> <span class="n">_t1_frmr_res8D</span><span class="p">;</span>   <span class="cm">/* 8D     T1 FRMR Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__res8E</span><span class="p">;</span>          <span class="cm">/* 8E     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__res8F</span><span class="p">;</span>          <span class="cm">/* 8F     Reserved */</span>

    <span class="n">VINT32</span> <span class="n">e1_frmr_aopts</span><span class="p">;</span>    <span class="cm">/* 90  E1 FRMR Frame Alignment Options */</span>
    <span class="n">VINT32</span> <span class="n">e1_frmr_mopts</span><span class="p">;</span>    <span class="cm">/* 91  E1 FRMR Maintenance Mode Options */</span>
    <span class="n">VINT32</span> <span class="n">e1_frmr_ien</span><span class="p">;</span>      <span class="cm">/* 92  E1 FRMR Framing Sts Intr Enable */</span>
    <span class="n">VINT32</span> <span class="n">e1_frmr_mien</span><span class="p">;</span>     <span class="cm">/* 93  E1 FRMR Maintenance/Alarm Sts Intr Enable */</span>
    <span class="n">VINT32</span> <span class="n">e1_frmr_ists</span><span class="p">;</span>     <span class="cm">/* 94  E1 FRMR Framing Sts Intr Indication */</span>
    <span class="n">VINT32</span> <span class="n">e1_frmr_mists</span><span class="p">;</span>    <span class="cm">/* 95  E1 FRMR Maintenance/Alarm Sts Indication Enable */</span>
    <span class="n">VINT32</span> <span class="n">e1_frmr_sts</span><span class="p">;</span>      <span class="cm">/* 96  E1 FRMR Framing Sts */</span>
    <span class="n">VINT32</span> <span class="n">e1_frmr_masts</span><span class="p">;</span>    <span class="cm">/* 97  E1 FRMR Maintenance/Alarm Sts */</span>
    <span class="n">VINT32</span> <span class="n">e1_frmr_nat_bits</span><span class="p">;</span> <span class="cm">/* 98  E1 FRMR International/National Bits */</span>
    <span class="n">VINT32</span> <span class="n">e1_frmr_crc_lsb</span><span class="p">;</span>  <span class="cm">/* 99  E1 FRMR CRC Err Cnt - LSB */</span>
    <span class="n">VINT32</span> <span class="n">e1_frmr_crc_msb</span><span class="p">;</span>  <span class="cm">/* 9A  E1 FRMR CRC Err Cnt - MSB */</span>
    <span class="n">VINT32</span> <span class="n">e1_frmr_nat_ien</span><span class="p">;</span>  <span class="cm">/* 9B  E1 FRMR National Bit Codeword Intr Enables */</span>
    <span class="n">VINT32</span> <span class="n">e1_frmr_nat_ists</span><span class="p">;</span> <span class="cm">/* 9C  E1 FRMR National Bit Codeword Intr/Sts */</span>
    <span class="n">VINT32</span> <span class="n">e1_frmr_nat</span><span class="p">;</span>      <span class="cm">/* 9D  E1 FRMR National Bit Codewords */</span>
    <span class="n">VINT32</span> <span class="n">e1_frmr_fp_ien</span><span class="p">;</span>   <span class="cm">/* 9E  E1 FRMR Frame Pulse/Alarm Intr Enables */</span>
    <span class="n">VINT32</span> <span class="n">e1_frmr_fp_ists</span><span class="p">;</span>  <span class="cm">/* 9F  E1 FRMR Frame Pulse/Alarm Intr/Sts */</span>

    <span class="n">VINT32</span> <span class="n">__resA0</span><span class="p">;</span>          <span class="cm">/* A0     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__resA1</span><span class="p">;</span>          <span class="cm">/* A1     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__resA2</span><span class="p">;</span>          <span class="cm">/* A2     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__resA3</span><span class="p">;</span>          <span class="cm">/* A3     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__resA4</span><span class="p">;</span>          <span class="cm">/* A4     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__resA5</span><span class="p">;</span>          <span class="cm">/* A5     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__resA6</span><span class="p">;</span>          <span class="cm">/* A6     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__resA7</span><span class="p">;</span>          <span class="cm">/* A7     Reserved */</span>

    <span class="n">VINT32</span> <span class="n">tdpr1_cfg</span><span class="p">;</span>        <span class="cm">/* A8  TDPR #1 Cfg */</span>
    <span class="n">VINT32</span> <span class="n">tdpr1_utl</span><span class="p">;</span>        <span class="cm">/* A9  TDPR #1 Upper TX Threshold */</span>
    <span class="n">VINT32</span> <span class="n">tdpr1_ltl</span><span class="p">;</span>        <span class="cm">/* AA  TDPR #1 Lower TX Threshold */</span>
    <span class="n">VINT32</span> <span class="n">tdpr1_ien</span><span class="p">;</span>        <span class="cm">/* AB  TDPR #1 Intr Enable */</span>
    <span class="n">VINT32</span> <span class="n">tdpr1_ists</span><span class="p">;</span>       <span class="cm">/* AC  TDPR #1 Intr Sts/UDR Clear */</span>
    <span class="n">VINT32</span> <span class="n">tdpr1_data</span><span class="p">;</span>       <span class="cm">/* AD  TDPR #1 TX Data */</span>
    <span class="n">VINT32</span> <span class="n">__resAE</span><span class="p">;</span>          <span class="cm">/* AE     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__resAF</span><span class="p">;</span>          <span class="cm">/* AF     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">tdpr2_cfg</span><span class="p">;</span>        <span class="cm">/* B0  TDPR #2 Cfg */</span>
    <span class="n">VINT32</span> <span class="n">tdpr2_utl</span><span class="p">;</span>        <span class="cm">/* B1  TDPR #2 Upper TX Threshold */</span>
    <span class="n">VINT32</span> <span class="n">tdpr2_ltl</span><span class="p">;</span>        <span class="cm">/* B2  TDPR #2 Lower TX Threshold */</span>
    <span class="n">VINT32</span> <span class="n">tdpr2_ien</span><span class="p">;</span>        <span class="cm">/* B3  TDPR #2 Intr Enable */</span>
    <span class="n">VINT32</span> <span class="n">tdpr2_ists</span><span class="p">;</span>       <span class="cm">/* B4  TDPR #2 Intr Sts/UDR Clear */</span>
    <span class="n">VINT32</span> <span class="n">tdpr2_data</span><span class="p">;</span>       <span class="cm">/* B5  TDPR #2 TX Data */</span>
    <span class="n">VINT32</span> <span class="n">__resB6</span><span class="p">;</span>          <span class="cm">/* B6     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__resB7</span><span class="p">;</span>          <span class="cm">/* B7     Reserved1 */</span>
    <span class="n">VINT32</span> <span class="n">tdpr3_cfg</span><span class="p">;</span>        <span class="cm">/* B8  TDPR #3 Cfg */</span>
    <span class="n">VINT32</span> <span class="n">tdpr3_utl</span><span class="p">;</span>        <span class="cm">/* B9  TDPR #3 Upper TX Threshold */</span>
    <span class="n">VINT32</span> <span class="n">tdpr3_ltl</span><span class="p">;</span>        <span class="cm">/* BA  TDPR #3 Lower TX Threshold */</span>
    <span class="n">VINT32</span> <span class="n">tdpr3_ien</span><span class="p">;</span>        <span class="cm">/* BB  TDPR #3 Intr Enable */</span>
    <span class="n">VINT32</span> <span class="n">tdpr3_ists</span><span class="p">;</span>       <span class="cm">/* BC  TDPR #3 Intr Sts/UDR Clear */</span>
    <span class="n">VINT32</span> <span class="n">tdpr3_data</span><span class="p">;</span>       <span class="cm">/* BD  TDPR #3 TX Data */</span>
    <span class="n">VINT32</span> <span class="n">__resBE</span><span class="p">;</span>          <span class="cm">/* BE     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__resBF</span><span class="p">;</span>          <span class="cm">/* BF     Reserved */</span>

    <span class="n">VINT32</span> <span class="n">rdlc1_cfg</span><span class="p">;</span>        <span class="cm">/* C0  RDLC #1 Cfg */</span>
    <span class="n">VINT32</span> <span class="n">rdlc1_intctl</span><span class="p">;</span>     <span class="cm">/* C1  RDLC #1 Intr Ctl */</span>
    <span class="n">VINT32</span> <span class="n">rdlc1_sts</span><span class="p">;</span>        <span class="cm">/* C2  RDLC #1 Sts */</span>
    <span class="n">VINT32</span> <span class="n">rdlc1_data</span><span class="p">;</span>       <span class="cm">/* C3  RDLC #1 Data */</span>
    <span class="n">VINT32</span> <span class="n">rdlc1_paddr</span><span class="p">;</span>      <span class="cm">/* C4  RDLC #1 Primary Addr Match */</span>
    <span class="n">VINT32</span> <span class="n">rdlc1_saddr</span><span class="p">;</span>      <span class="cm">/* C5  RDLC #1 Secondary Addr Match */</span>
    <span class="n">VINT32</span> <span class="n">__resC6</span><span class="p">;</span>          <span class="cm">/* C6     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__resC7</span><span class="p">;</span>          <span class="cm">/* C7     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">rdlc2_cfg</span><span class="p">;</span>        <span class="cm">/* C8  RDLC #2 Cfg */</span>
    <span class="n">VINT32</span> <span class="n">rdlc2_intctl</span><span class="p">;</span>     <span class="cm">/* C9  RDLC #2 Intr Ctl */</span>
    <span class="n">VINT32</span> <span class="n">rdlc2_sts</span><span class="p">;</span>        <span class="cm">/* CA  RDLC #2 Sts */</span>
    <span class="n">VINT32</span> <span class="n">rdlc2_data</span><span class="p">;</span>       <span class="cm">/* CB  RDLC #2 Data */</span>
    <span class="n">VINT32</span> <span class="n">rdlc2_paddr</span><span class="p">;</span>      <span class="cm">/* CC  RDLC #2 Primary Addr Match */</span>
    <span class="n">VINT32</span> <span class="n">rdlc2_saddr</span><span class="p">;</span>      <span class="cm">/* CD  RDLC #2 Secondary Addr Match */</span>
    <span class="n">VINT32</span> <span class="n">__resCE</span><span class="p">;</span>          <span class="cm">/* CE     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">__resCF</span><span class="p">;</span>          <span class="cm">/* CF     Reserved */</span>
    <span class="n">VINT32</span> <span class="n">rdlc3_cfg</span><span class="p">;</span>        <span class="cm">/* D0  RDLC #3 Cfg */</span>
    <span class="n">VINT32</span> <span class="n">rdlc3_intctl</span><span class="p">;</span>     <span class="cm">/* D1  RDLC #3 Intr Ctl */</span>
    <span class="n">VINT32</span> <span class="n">rdlc3_sts</span><span class="p">;</span>        <span class="cm">/* D2  RDLC #3 Sts */</span>
    <span class="n">VINT32</span> <span class="n">rdlc3_data</span><span class="p">;</span>       <span class="cm">/* D3  RDLC #3 Data */</span>
    <span class="n">VINT32</span> <span class="n">rdlc3_paddr</span><span class="p">;</span>      <span class="cm">/* D4  RDLC #3 Primary Addr Match */</span>
    <span class="n">VINT32</span> <span class="n">rdlc3_saddr</span><span class="p">;</span>      <span class="cm">/* D5  RDLC #3 Secondary Addr Match */</span>

    <span class="n">VINT32</span> <span class="n">csu_cfg</span><span class="p">;</span>          <span class="cm">/* D6  CSU Cfg */</span>
    <span class="n">VINT32</span> <span class="n">_csu_resD7</span><span class="p">;</span>       <span class="cm">/* D7     CSU Reserved */</span>

    <span class="n">VINT32</span> <span class="n">rlps_idata3</span><span class="p">;</span>      <span class="cm">/* D8  RLPS Indirect Data, 24-31 */</span>
    <span class="n">VINT32</span> <span class="n">rlps_idata2</span><span class="p">;</span>      <span class="cm">/* D9  RLPS Indirect Data, 16-23 */</span>
    <span class="n">VINT32</span> <span class="n">rlps_idata1</span><span class="p">;</span>      <span class="cm">/* DA  RLPS Indirect Data, 8-15 */</span>
    <span class="n">VINT32</span> <span class="n">rlps_idata0</span><span class="p">;</span>      <span class="cm">/* DB  RLPS Indirect Data, 0-7 */</span>
    <span class="n">VINT32</span> <span class="n">rlps_eqvr</span><span class="p">;</span>        <span class="cm">/* DC  RLPS Equalizer Voltage Reference</span>
<span class="cm">                              *    (E1 missing) */</span>
    <span class="n">VINT32</span> <span class="n">_rlps_resDD</span><span class="p">;</span>      <span class="cm">/* DD     RLPS Reserved */</span>
    <span class="n">VINT32</span> <span class="n">_rlps_resDE</span><span class="p">;</span>      <span class="cm">/* DE     RLPS Reserved */</span>
    <span class="n">VINT32</span> <span class="n">_rlps_resDF</span><span class="p">;</span>      <span class="cm">/* DF     RLPS Reserved */</span>

    <span class="n">VINT32</span> <span class="n">prgd_ctl</span><span class="p">;</span>         <span class="cm">/* E0  PRGD Ctl */</span>
    <span class="n">VINT32</span> <span class="n">prgd_ies</span><span class="p">;</span>         <span class="cm">/* E1  PRGD Intr Enable/Sts */</span>
    <span class="n">VINT32</span> <span class="n">prgd_shift_len</span><span class="p">;</span>   <span class="cm">/* E2  PRGD Shift Length */</span>
    <span class="n">VINT32</span> <span class="n">prgd_tap</span><span class="p">;</span>         <span class="cm">/* E3  PRGD Tap */</span>
    <span class="n">VINT32</span> <span class="n">prgd_errin</span><span class="p">;</span>       <span class="cm">/* E4  PRGD Err Insertion */</span>
    <span class="n">VINT32</span> <span class="n">_prgd_resE5</span><span class="p">;</span>      <span class="cm">/* E5     PRGD Reserved */</span>
    <span class="n">VINT32</span> <span class="n">_prgd_resE6</span><span class="p">;</span>      <span class="cm">/* E6     PRGD Reserved */</span>
    <span class="n">VINT32</span> <span class="n">_prgd_resE7</span><span class="p">;</span>      <span class="cm">/* E7     PRGD Reserved */</span>
    <span class="n">VINT32</span> <span class="n">prgd_patin1</span><span class="p">;</span>      <span class="cm">/* E8  PRGD Pattern Insertion #1 */</span>
    <span class="n">VINT32</span> <span class="n">prgd_patin2</span><span class="p">;</span>      <span class="cm">/* E9  PRGD Pattern Insertion #2 */</span>
    <span class="n">VINT32</span> <span class="n">prgd_patin3</span><span class="p">;</span>      <span class="cm">/* EA  PRGD Pattern Insertion #3 */</span>
    <span class="n">VINT32</span> <span class="n">prgd_patin4</span><span class="p">;</span>      <span class="cm">/* EB  PRGD Pattern Insertion #4 */</span>
    <span class="n">VINT32</span> <span class="n">prgd_patdet1</span><span class="p">;</span>     <span class="cm">/* EC  PRGD Pattern Detector #1 */</span>
    <span class="n">VINT32</span> <span class="n">prgd_patdet2</span><span class="p">;</span>     <span class="cm">/* ED  PRGD Pattern Detector #2 */</span>
    <span class="n">VINT32</span> <span class="n">prgd_patdet3</span><span class="p">;</span>     <span class="cm">/* EE  PRGD Pattern Detector #3 */</span>
    <span class="n">VINT32</span> <span class="n">prgd_patdet4</span><span class="p">;</span>     <span class="cm">/* EF  PRGD Pattern Detector #4 */</span>

    <span class="n">VINT32</span> <span class="n">xlpg_cfg</span><span class="p">;</span>         <span class="cm">/* F0  XLPG Line Driver Cfg */</span>
    <span class="n">VINT32</span> <span class="n">xlpg_ctlsts</span><span class="p">;</span>      <span class="cm">/* F1  XLPG Ctl/Sts */</span>
    <span class="n">VINT32</span> <span class="n">xlpg_pwave_addr</span><span class="p">;</span>  <span class="cm">/* F2  XLPG Pulse Waveform Storage Write Addr */</span>
    <span class="n">VINT32</span> <span class="n">xlpg_pwave_data</span><span class="p">;</span>  <span class="cm">/* F3  XLPG Pulse Waveform Storage Data */</span>
    <span class="n">VINT32</span> <span class="n">xlpg_atest_pctl</span><span class="p">;</span>  <span class="cm">/* F4  XLPG Analog Test Positive Ctl */</span>
    <span class="n">VINT32</span> <span class="n">xlpg_atest_nctl</span><span class="p">;</span>  <span class="cm">/* F5  XLPG Analog Test Negative Ctl */</span>
    <span class="n">VINT32</span> <span class="n">xlpg_fdata_sel</span><span class="p">;</span>   <span class="cm">/* F6  XLPG Fuse Data Select */</span>
    <span class="n">VINT32</span> <span class="n">_xlpg_resF7</span><span class="p">;</span>      <span class="cm">/* F7     XLPG Reserved */</span>

    <span class="n">VINT32</span> <span class="n">rlps_cfgsts</span><span class="p">;</span>      <span class="cm">/* F8  RLPS Cfg &amp; Sts */</span>
    <span class="n">VINT32</span> <span class="n">rlps_alos_thresh</span><span class="p">;</span> <span class="cm">/* F9  RLPS ALOS Detection/Clearance Threshold */</span>
    <span class="n">VINT32</span> <span class="n">rlps_alos_dper</span><span class="p">;</span>   <span class="cm">/* FA  RLPS ALOS Detection Period */</span>
    <span class="n">VINT32</span> <span class="n">rlps_alos_cper</span><span class="p">;</span>   <span class="cm">/* FB  RLPS ALOS Clearance Period */</span>
    <span class="n">VINT32</span> <span class="n">rlps_eq_iaddr</span><span class="p">;</span>    <span class="cm">/* FC  RLPS Equalization Indirect Addr */</span>
    <span class="n">VINT32</span> <span class="n">rlps_eq_rwsel</span><span class="p">;</span>    <span class="cm">/* FD  RLPS Equalization Read/WriteB Select */</span>
    <span class="n">VINT32</span> <span class="n">rlps_eq_ctlsts</span><span class="p">;</span>   <span class="cm">/* FE  RLPS Equalizer Loop Sts &amp; Ctl */</span>
    <span class="n">VINT32</span> <span class="n">rlps_eq_cfg</span><span class="p">;</span>      <span class="cm">/* FF  RLPS Equalizer Cfg */</span>
<span class="p">};</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">s_comet_reg</span> <span class="n">comet_t</span><span class="p">;</span>

<span class="cm">/* 00AH: MDIAG Register bit definitions */</span>
<span class="cp">#define COMET_MDIAG_ID5        0x40</span>
<span class="cp">#define COMET_MDIAG_LBMASK     0x3F</span>
<span class="cp">#define COMET_MDIAG_PAYLB      0x20</span>
<span class="cp">#define COMET_MDIAG_LINELB     0x10</span>
<span class="cp">#define COMET_MDIAG_RAIS       0x08</span>
<span class="cp">#define COMET_MDIAG_DDLB       0x04</span>
<span class="cp">#define COMET_MDIAG_TXMFP      0x02</span>
<span class="cp">#define COMET_MDIAG_TXLOS      0x01</span>
<span class="cp">#define COMET_MDIAG_LBOFF      0x00</span>

<span class="cp">#undef VINT32</span>

<span class="cp">#ifdef __KERNEL__</span>
<span class="k">extern</span> <span class="kt">void</span>
<span class="n">init_comet</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">,</span> <span class="n">comet_t</span> <span class="o">*</span><span class="p">,</span> <span class="n">u_int32_t</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">u_int8_t</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#endif                          </span><span class="cm">/* _INC_COMET_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
