<stg><name>Self_attention_Pipeline_l_mh_merge_i_m_l_j_m</name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_m = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_m"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_m = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_m"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten63 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten63"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %tmp_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tmp

]]></Node>
<StgValue><ssdm name="tmp_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i10 0, i10 %indvar_flatten63

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %i_m

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i7 0, i7 %j_m

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc63

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc63:0 %indvar_flatten63_load = load i10 %indvar_flatten63

]]></Node>
<StgValue><ssdm name="indvar_flatten63_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:1 %icmp_ln230 = icmp_eq  i10 %indvar_flatten63_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln230"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc63:2 %add_ln230_1 = add i10 %indvar_flatten63_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln230_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc63:3 %br_ln230 = br i1 %icmp_ln230, void %for.inc66, void %for.inc69.exitStub

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc66:0 %j_m_load = load i7 %j_m

]]></Node>
<StgValue><ssdm name="j_m_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc66:1 %i_m_load = load i4 %i_m

]]></Node>
<StgValue><ssdm name="i_m_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc66:2 %add_ln230 = add i4 %i_m_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln230"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc66:5 %icmp_ln231 = icmp_eq  i7 %j_m_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln231"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc66:6 %select_ln230 = select i1 %icmp_ln231, i7 0, i7 %j_m_load

]]></Node>
<StgValue><ssdm name="select_ln230"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc66:7 %select_ln230_1 = select i1 %icmp_ln231, i4 %add_ln230, i4 %i_m_load

]]></Node>
<StgValue><ssdm name="select_ln230_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="4">
<![CDATA[
for.inc66:8 %trunc_ln230 = trunc i4 %select_ln230_1

]]></Node>
<StgValue><ssdm name="trunc_ln230"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc66:9 %p_cast23_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln230_1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="p_cast23_mid2_v"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0">
<![CDATA[
for.inc66:40 %switch_ln234 = switch i4 %select_ln230_1, void %arrayidx6224.case.11, i4 0, void %arrayidx6224.case.0, i4 1, void %arrayidx6224.case.1, i4 2, void %arrayidx6224.case.2, i4 3, void %arrayidx6224.case.3, i4 4, void %arrayidx6224.case.4, i4 5, void %arrayidx6224.case.5, i4 6, void %arrayidx6224.case.6, i4 7, void %arrayidx6224.case.7, i4 8, void %arrayidx6224.case.8, i4 9, void %arrayidx6224.case.9, i4 10, void %arrayidx6224.case.10

]]></Node>
<StgValue><ssdm name="switch_ln234"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx6224.exit:0 %add_ln231 = add i7 %select_ln230, i7 1

]]></Node>
<StgValue><ssdm name="add_ln231"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6224.exit:1 %store_ln231 = store i10 %add_ln230_1, i10 %indvar_flatten63

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6224.exit:2 %store_ln231 = store i4 %select_ln230_1, i4 %i_m

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6224.exit:3 %store_ln231 = store i7 %add_ln231, i7 %j_m

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6224.exit:4 %br_ln231 = br void %for.inc63

]]></Node>
<StgValue><ssdm name="br_ln231"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
for.inc66:10 %tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %p_cast23_mid2_v, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="7">
<![CDATA[
for.inc66:11 %zext_ln233 = zext i7 %select_ln230

]]></Node>
<StgValue><ssdm name="zext_ln233"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc66:12 %add_ln233 = add i8 %tmp_s, i8 %zext_ln233

]]></Node>
<StgValue><ssdm name="add_ln233"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
for.inc66:13 %zext_ln233_1 = zext i8 %add_ln233

]]></Node>
<StgValue><ssdm name="zext_ln233_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:14 %v125_addr = getelementptr i8 %v125, i64 0, i64 %zext_ln233_1

]]></Node>
<StgValue><ssdm name="v125_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:15 %v125_1_addr = getelementptr i8 %v125_1, i64 0, i64 %zext_ln233_1

]]></Node>
<StgValue><ssdm name="v125_1_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:16 %v125_2_addr = getelementptr i8 %v125_2, i64 0, i64 %zext_ln233_1

]]></Node>
<StgValue><ssdm name="v125_2_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:17 %v125_3_addr = getelementptr i8 %v125_3, i64 0, i64 %zext_ln233_1

]]></Node>
<StgValue><ssdm name="v125_3_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
for.inc66:21 %v125_load = load i8 %v125_addr

]]></Node>
<StgValue><ssdm name="v125_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
for.inc66:22 %v125_1_load = load i8 %v125_1_addr

]]></Node>
<StgValue><ssdm name="v125_1_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
for.inc66:23 %v125_2_load = load i8 %v125_2_addr

]]></Node>
<StgValue><ssdm name="v125_2_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
for.inc66:24 %v125_3_load = load i8 %v125_3_addr

]]></Node>
<StgValue><ssdm name="v125_3_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
for.inc66:21 %v125_load = load i8 %v125_addr

]]></Node>
<StgValue><ssdm name="v125_load"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
for.inc66:22 %v125_1_load = load i8 %v125_1_addr

]]></Node>
<StgValue><ssdm name="v125_1_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
for.inc66:23 %v125_2_load = load i8 %v125_2_addr

]]></Node>
<StgValue><ssdm name="v125_2_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
for.inc66:24 %v125_3_load = load i8 %v125_3_addr

]]></Node>
<StgValue><ssdm name="v125_3_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="2">
<![CDATA[
for.inc66:25 %v128 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %v125_load, i8 %v125_1_load, i8 %v125_2_load, i8 %v125_3_load, i2 %trunc_ln230

]]></Node>
<StgValue><ssdm name="v128"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln230" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0">
<![CDATA[
for.inc69.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc66:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_mh_merge_i_m_l_j_m_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc66:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="7">
<![CDATA[
for.inc66:18 %zext_ln231 = zext i7 %select_ln230

]]></Node>
<StgValue><ssdm name="zext_ln231"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc66:19 %specpipeline_ln232 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43

]]></Node>
<StgValue><ssdm name="specpipeline_ln232"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc66:20 %specloopname_ln231 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln231"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc66:26 %add_ln234 = add i10 %tmp_read, i10 %zext_ln231

]]></Node>
<StgValue><ssdm name="add_ln234"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="10">
<![CDATA[
for.inc66:27 %zext_ln234 = zext i10 %add_ln234

]]></Node>
<StgValue><ssdm name="zext_ln234"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:28 %v113_0_addr = getelementptr i8 %v113_0, i64 0, i64 %zext_ln234

]]></Node>
<StgValue><ssdm name="v113_0_addr"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:29 %v113_1_addr = getelementptr i8 %v113_1, i64 0, i64 %zext_ln234

]]></Node>
<StgValue><ssdm name="v113_1_addr"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:30 %v113_2_addr = getelementptr i8 %v113_2, i64 0, i64 %zext_ln234

]]></Node>
<StgValue><ssdm name="v113_2_addr"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:31 %v113_3_addr = getelementptr i8 %v113_3, i64 0, i64 %zext_ln234

]]></Node>
<StgValue><ssdm name="v113_3_addr"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:32 %v113_4_addr = getelementptr i8 %v113_4, i64 0, i64 %zext_ln234

]]></Node>
<StgValue><ssdm name="v113_4_addr"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:33 %v113_5_addr = getelementptr i8 %v113_5, i64 0, i64 %zext_ln234

]]></Node>
<StgValue><ssdm name="v113_5_addr"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:34 %v113_6_addr = getelementptr i8 %v113_6, i64 0, i64 %zext_ln234

]]></Node>
<StgValue><ssdm name="v113_6_addr"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:35 %v113_7_addr = getelementptr i8 %v113_7, i64 0, i64 %zext_ln234

]]></Node>
<StgValue><ssdm name="v113_7_addr"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:36 %v113_8_addr = getelementptr i8 %v113_8, i64 0, i64 %zext_ln234

]]></Node>
<StgValue><ssdm name="v113_8_addr"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:37 %v113_9_addr = getelementptr i8 %v113_9, i64 0, i64 %zext_ln234

]]></Node>
<StgValue><ssdm name="v113_9_addr"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:38 %v113_10_addr = getelementptr i8 %v113_10, i64 0, i64 %zext_ln234

]]></Node>
<StgValue><ssdm name="v113_10_addr"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66:39 %v113_11_addr = getelementptr i8 %v113_11, i64 0, i64 %zext_ln234

]]></Node>
<StgValue><ssdm name="v113_11_addr"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx6224.case.10:0 %store_ln234 = store i8 %v128, i10 %v113_10_addr

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6224.case.10:1 %br_ln234 = br void %arrayidx6224.exit

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx6224.case.9:0 %store_ln234 = store i8 %v128, i10 %v113_9_addr

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6224.case.9:1 %br_ln234 = br void %arrayidx6224.exit

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx6224.case.8:0 %store_ln234 = store i8 %v128, i10 %v113_8_addr

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6224.case.8:1 %br_ln234 = br void %arrayidx6224.exit

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx6224.case.7:0 %store_ln234 = store i8 %v128, i10 %v113_7_addr

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6224.case.7:1 %br_ln234 = br void %arrayidx6224.exit

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx6224.case.6:0 %store_ln234 = store i8 %v128, i10 %v113_6_addr

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6224.case.6:1 %br_ln234 = br void %arrayidx6224.exit

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx6224.case.5:0 %store_ln234 = store i8 %v128, i10 %v113_5_addr

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6224.case.5:1 %br_ln234 = br void %arrayidx6224.exit

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx6224.case.4:0 %store_ln234 = store i8 %v128, i10 %v113_4_addr

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6224.case.4:1 %br_ln234 = br void %arrayidx6224.exit

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx6224.case.3:0 %store_ln234 = store i8 %v128, i10 %v113_3_addr

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6224.case.3:1 %br_ln234 = br void %arrayidx6224.exit

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx6224.case.2:0 %store_ln234 = store i8 %v128, i10 %v113_2_addr

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6224.case.2:1 %br_ln234 = br void %arrayidx6224.exit

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx6224.case.1:0 %store_ln234 = store i8 %v128, i10 %v113_1_addr

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6224.case.1:1 %br_ln234 = br void %arrayidx6224.exit

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx6224.case.0:0 %store_ln234 = store i8 %v128, i10 %v113_0_addr

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6224.case.0:1 %br_ln234 = br void %arrayidx6224.exit

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="-1"/>
</and_exp><and_exp><literal name="select_ln230_1" val="-2"/>
</and_exp><and_exp><literal name="select_ln230_1" val="-3"/>
</and_exp><and_exp><literal name="select_ln230_1" val="-4"/>
</and_exp><and_exp><literal name="select_ln230_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="10">
<![CDATA[
arrayidx6224.case.11:0 %store_ln234 = store i8 %v128, i10 %v113_11_addr

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln230_1" val="-1"/>
</and_exp><and_exp><literal name="select_ln230_1" val="-2"/>
</and_exp><and_exp><literal name="select_ln230_1" val="-3"/>
</and_exp><and_exp><literal name="select_ln230_1" val="-4"/>
</and_exp><and_exp><literal name="select_ln230_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6224.case.11:1 %br_ln234 = br void %arrayidx6224.exit

]]></Node>
<StgValue><ssdm name="br_ln234"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="107" name="v125" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v125"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="108" name="v125_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v125_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="109" name="v125_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v125_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="v125_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="v125_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="111" name="tmp" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp"/></StgValue>
</port>
<port id="112" name="v113_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v113_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="v113_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v113_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="v113_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v113_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="115" name="v113_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v113_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="116" name="v113_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v113_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="117" name="v113_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v113_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="118" name="v113_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v113_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="119" name="v113_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v113_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="120" name="v113_8" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v113_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="121" name="v113_9" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v113_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="122" name="v113_10" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v113_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="v113_11" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v113_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="125" from="StgValue_124" to="j_m" fromId="124" toId="7">
</dataflow>
<dataflow id="126" from="StgValue_124" to="i_m" fromId="124" toId="8">
</dataflow>
<dataflow id="127" from="StgValue_124" to="indvar_flatten63" fromId="124" toId="9">
</dataflow>
<dataflow id="129" from="_ssdm_op_Read.ap_auto.i10" to="tmp_read" fromId="128" toId="10">
</dataflow>
<dataflow id="130" from="tmp" to="tmp_read" fromId="111" toId="10">
</dataflow>
<dataflow id="132" from="StgValue_131" to="store_ln0" fromId="131" toId="11">
</dataflow>
<dataflow id="133" from="indvar_flatten63" to="store_ln0" fromId="9" toId="11">
</dataflow>
<dataflow id="135" from="StgValue_134" to="store_ln0" fromId="134" toId="12">
</dataflow>
<dataflow id="136" from="i_m" to="store_ln0" fromId="8" toId="12">
</dataflow>
<dataflow id="138" from="StgValue_137" to="store_ln0" fromId="137" toId="13">
</dataflow>
<dataflow id="139" from="j_m" to="store_ln0" fromId="7" toId="13">
</dataflow>
<dataflow id="140" from="indvar_flatten63" to="indvar_flatten63_load" fromId="9" toId="15">
</dataflow>
<dataflow id="141" from="indvar_flatten63_load" to="icmp_ln230" fromId="15" toId="16">
</dataflow>
<dataflow id="143" from="StgValue_142" to="icmp_ln230" fromId="142" toId="16">
</dataflow>
<dataflow id="144" from="indvar_flatten63_load" to="add_ln230_1" fromId="15" toId="17">
</dataflow>
<dataflow id="146" from="StgValue_145" to="add_ln230_1" fromId="145" toId="17">
</dataflow>
<dataflow id="147" from="icmp_ln230" to="br_ln230" fromId="16" toId="18">
</dataflow>
<dataflow id="148" from="j_m" to="j_m_load" fromId="7" toId="19">
</dataflow>
<dataflow id="149" from="i_m" to="i_m_load" fromId="8" toId="20">
</dataflow>
<dataflow id="150" from="i_m_load" to="add_ln230" fromId="20" toId="21">
</dataflow>
<dataflow id="152" from="StgValue_151" to="add_ln230" fromId="151" toId="21">
</dataflow>
<dataflow id="153" from="j_m_load" to="icmp_ln231" fromId="19" toId="22">
</dataflow>
<dataflow id="155" from="StgValue_154" to="icmp_ln231" fromId="154" toId="22">
</dataflow>
<dataflow id="156" from="icmp_ln231" to="select_ln230" fromId="22" toId="23">
</dataflow>
<dataflow id="157" from="StgValue_137" to="select_ln230" fromId="137" toId="23">
</dataflow>
<dataflow id="158" from="j_m_load" to="select_ln230" fromId="19" toId="23">
</dataflow>
<dataflow id="159" from="icmp_ln231" to="select_ln230_1" fromId="22" toId="24">
</dataflow>
<dataflow id="160" from="add_ln230" to="select_ln230_1" fromId="21" toId="24">
</dataflow>
<dataflow id="161" from="i_m_load" to="select_ln230_1" fromId="20" toId="24">
</dataflow>
<dataflow id="162" from="select_ln230_1" to="trunc_ln230" fromId="24" toId="25">
</dataflow>
<dataflow id="164" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="p_cast23_mid2_v" fromId="163" toId="26">
</dataflow>
<dataflow id="165" from="select_ln230_1" to="p_cast23_mid2_v" fromId="24" toId="26">
</dataflow>
<dataflow id="167" from="StgValue_166" to="p_cast23_mid2_v" fromId="166" toId="26">
</dataflow>
<dataflow id="169" from="StgValue_168" to="p_cast23_mid2_v" fromId="168" toId="26">
</dataflow>
<dataflow id="170" from="select_ln230_1" to="switch_ln234" fromId="24" toId="27">
</dataflow>
<dataflow id="171" from="StgValue_134" to="switch_ln234" fromId="134" toId="27">
</dataflow>
<dataflow id="172" from="StgValue_151" to="switch_ln234" fromId="151" toId="27">
</dataflow>
<dataflow id="174" from="StgValue_173" to="switch_ln234" fromId="173" toId="27">
</dataflow>
<dataflow id="176" from="StgValue_175" to="switch_ln234" fromId="175" toId="27">
</dataflow>
<dataflow id="178" from="StgValue_177" to="switch_ln234" fromId="177" toId="27">
</dataflow>
<dataflow id="180" from="StgValue_179" to="switch_ln234" fromId="179" toId="27">
</dataflow>
<dataflow id="182" from="StgValue_181" to="switch_ln234" fromId="181" toId="27">
</dataflow>
<dataflow id="184" from="StgValue_183" to="switch_ln234" fromId="183" toId="27">
</dataflow>
<dataflow id="186" from="StgValue_185" to="switch_ln234" fromId="185" toId="27">
</dataflow>
<dataflow id="188" from="StgValue_187" to="switch_ln234" fromId="187" toId="27">
</dataflow>
<dataflow id="190" from="StgValue_189" to="switch_ln234" fromId="189" toId="27">
</dataflow>
<dataflow id="191" from="select_ln230" to="add_ln231" fromId="23" toId="28">
</dataflow>
<dataflow id="193" from="StgValue_192" to="add_ln231" fromId="192" toId="28">
</dataflow>
<dataflow id="194" from="add_ln230_1" to="store_ln231" fromId="17" toId="29">
</dataflow>
<dataflow id="195" from="indvar_flatten63" to="store_ln231" fromId="9" toId="29">
</dataflow>
<dataflow id="196" from="select_ln230_1" to="store_ln231" fromId="24" toId="30">
</dataflow>
<dataflow id="197" from="i_m" to="store_ln231" fromId="8" toId="30">
</dataflow>
<dataflow id="198" from="add_ln231" to="store_ln231" fromId="28" toId="31">
</dataflow>
<dataflow id="199" from="j_m" to="store_ln231" fromId="7" toId="31">
</dataflow>
<dataflow id="201" from="_ssdm_op_BitConcatenate.i8.i2.i6" to="tmp_s" fromId="200" toId="33">
</dataflow>
<dataflow id="202" from="p_cast23_mid2_v" to="tmp_s" fromId="26" toId="33">
</dataflow>
<dataflow id="204" from="StgValue_203" to="tmp_s" fromId="203" toId="33">
</dataflow>
<dataflow id="205" from="select_ln230" to="zext_ln233" fromId="23" toId="34">
</dataflow>
<dataflow id="206" from="tmp_s" to="add_ln233" fromId="33" toId="35">
</dataflow>
<dataflow id="207" from="zext_ln233" to="add_ln233" fromId="34" toId="35">
</dataflow>
<dataflow id="208" from="add_ln233" to="zext_ln233_1" fromId="35" toId="36">
</dataflow>
<dataflow id="209" from="v125" to="v125_addr" fromId="107" toId="37">
</dataflow>
<dataflow id="211" from="StgValue_210" to="v125_addr" fromId="210" toId="37">
</dataflow>
<dataflow id="212" from="zext_ln233_1" to="v125_addr" fromId="36" toId="37">
</dataflow>
<dataflow id="213" from="v125_1" to="v125_1_addr" fromId="108" toId="38">
</dataflow>
<dataflow id="214" from="StgValue_210" to="v125_1_addr" fromId="210" toId="38">
</dataflow>
<dataflow id="215" from="zext_ln233_1" to="v125_1_addr" fromId="36" toId="38">
</dataflow>
<dataflow id="216" from="v125_2" to="v125_2_addr" fromId="109" toId="39">
</dataflow>
<dataflow id="217" from="StgValue_210" to="v125_2_addr" fromId="210" toId="39">
</dataflow>
<dataflow id="218" from="zext_ln233_1" to="v125_2_addr" fromId="36" toId="39">
</dataflow>
<dataflow id="219" from="v125_3" to="v125_3_addr" fromId="110" toId="40">
</dataflow>
<dataflow id="220" from="StgValue_210" to="v125_3_addr" fromId="210" toId="40">
</dataflow>
<dataflow id="221" from="zext_ln233_1" to="v125_3_addr" fromId="36" toId="40">
</dataflow>
<dataflow id="222" from="v125_addr" to="v125_load" fromId="37" toId="41">
</dataflow>
<dataflow id="223" from="v125_1_addr" to="v125_1_load" fromId="38" toId="42">
</dataflow>
<dataflow id="224" from="v125_2_addr" to="v125_2_load" fromId="39" toId="43">
</dataflow>
<dataflow id="225" from="v125_3_addr" to="v125_3_load" fromId="40" toId="44">
</dataflow>
<dataflow id="226" from="v125_addr" to="v125_load" fromId="37" toId="45">
</dataflow>
<dataflow id="227" from="v125_1_addr" to="v125_1_load" fromId="38" toId="46">
</dataflow>
<dataflow id="228" from="v125_2_addr" to="v125_2_load" fromId="39" toId="47">
</dataflow>
<dataflow id="229" from="v125_3_addr" to="v125_3_load" fromId="40" toId="48">
</dataflow>
<dataflow id="231" from="_ssdm_op_Mux.ap_auto.4i8.i2" to="v128" fromId="230" toId="49">
</dataflow>
<dataflow id="232" from="v125_load" to="v128" fromId="45" toId="49">
</dataflow>
<dataflow id="233" from="v125_1_load" to="v128" fromId="46" toId="49">
</dataflow>
<dataflow id="234" from="v125_2_load" to="v128" fromId="47" toId="49">
</dataflow>
<dataflow id="235" from="v125_3_load" to="v128" fromId="48" toId="49">
</dataflow>
<dataflow id="236" from="trunc_ln230" to="v128" fromId="25" toId="49">
</dataflow>
<dataflow id="238" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="237" toId="50">
</dataflow>
<dataflow id="240" from="l_mh_merge_i_m_l_j_m_str" to="specloopname_ln0" fromId="239" toId="50">
</dataflow>
<dataflow id="242" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="241" toId="51">
</dataflow>
<dataflow id="244" from="StgValue_243" to="empty" fromId="243" toId="51">
</dataflow>
<dataflow id="245" from="StgValue_243" to="empty" fromId="243" toId="51">
</dataflow>
<dataflow id="246" from="StgValue_243" to="empty" fromId="243" toId="51">
</dataflow>
<dataflow id="247" from="select_ln230" to="zext_ln231" fromId="23" toId="52">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecPipeline" to="specpipeline_ln232" fromId="248" toId="53">
</dataflow>
<dataflow id="250" from="StgValue_124" to="specpipeline_ln232" fromId="124" toId="53">
</dataflow>
<dataflow id="252" from="StgValue_251" to="specpipeline_ln232" fromId="251" toId="53">
</dataflow>
<dataflow id="253" from="StgValue_251" to="specpipeline_ln232" fromId="251" toId="53">
</dataflow>
<dataflow id="254" from="StgValue_251" to="specpipeline_ln232" fromId="251" toId="53">
</dataflow>
<dataflow id="256" from="empty_43" to="specpipeline_ln232" fromId="255" toId="53">
</dataflow>
<dataflow id="257" from="_ssdm_op_SpecLoopName" to="specloopname_ln231" fromId="237" toId="54">
</dataflow>
<dataflow id="259" from="empty_14" to="specloopname_ln231" fromId="258" toId="54">
</dataflow>
<dataflow id="260" from="tmp_read" to="add_ln234" fromId="10" toId="55">
</dataflow>
<dataflow id="261" from="zext_ln231" to="add_ln234" fromId="52" toId="55">
</dataflow>
<dataflow id="262" from="add_ln234" to="zext_ln234" fromId="55" toId="56">
</dataflow>
<dataflow id="263" from="v113_0" to="v113_0_addr" fromId="112" toId="57">
</dataflow>
<dataflow id="264" from="StgValue_210" to="v113_0_addr" fromId="210" toId="57">
</dataflow>
<dataflow id="265" from="zext_ln234" to="v113_0_addr" fromId="56" toId="57">
</dataflow>
<dataflow id="266" from="v113_1" to="v113_1_addr" fromId="113" toId="58">
</dataflow>
<dataflow id="267" from="StgValue_210" to="v113_1_addr" fromId="210" toId="58">
</dataflow>
<dataflow id="268" from="zext_ln234" to="v113_1_addr" fromId="56" toId="58">
</dataflow>
<dataflow id="269" from="v113_2" to="v113_2_addr" fromId="114" toId="59">
</dataflow>
<dataflow id="270" from="StgValue_210" to="v113_2_addr" fromId="210" toId="59">
</dataflow>
<dataflow id="271" from="zext_ln234" to="v113_2_addr" fromId="56" toId="59">
</dataflow>
<dataflow id="272" from="v113_3" to="v113_3_addr" fromId="115" toId="60">
</dataflow>
<dataflow id="273" from="StgValue_210" to="v113_3_addr" fromId="210" toId="60">
</dataflow>
<dataflow id="274" from="zext_ln234" to="v113_3_addr" fromId="56" toId="60">
</dataflow>
<dataflow id="275" from="v113_4" to="v113_4_addr" fromId="116" toId="61">
</dataflow>
<dataflow id="276" from="StgValue_210" to="v113_4_addr" fromId="210" toId="61">
</dataflow>
<dataflow id="277" from="zext_ln234" to="v113_4_addr" fromId="56" toId="61">
</dataflow>
<dataflow id="278" from="v113_5" to="v113_5_addr" fromId="117" toId="62">
</dataflow>
<dataflow id="279" from="StgValue_210" to="v113_5_addr" fromId="210" toId="62">
</dataflow>
<dataflow id="280" from="zext_ln234" to="v113_5_addr" fromId="56" toId="62">
</dataflow>
<dataflow id="281" from="v113_6" to="v113_6_addr" fromId="118" toId="63">
</dataflow>
<dataflow id="282" from="StgValue_210" to="v113_6_addr" fromId="210" toId="63">
</dataflow>
<dataflow id="283" from="zext_ln234" to="v113_6_addr" fromId="56" toId="63">
</dataflow>
<dataflow id="284" from="v113_7" to="v113_7_addr" fromId="119" toId="64">
</dataflow>
<dataflow id="285" from="StgValue_210" to="v113_7_addr" fromId="210" toId="64">
</dataflow>
<dataflow id="286" from="zext_ln234" to="v113_7_addr" fromId="56" toId="64">
</dataflow>
<dataflow id="287" from="v113_8" to="v113_8_addr" fromId="120" toId="65">
</dataflow>
<dataflow id="288" from="StgValue_210" to="v113_8_addr" fromId="210" toId="65">
</dataflow>
<dataflow id="289" from="zext_ln234" to="v113_8_addr" fromId="56" toId="65">
</dataflow>
<dataflow id="290" from="v113_9" to="v113_9_addr" fromId="121" toId="66">
</dataflow>
<dataflow id="291" from="StgValue_210" to="v113_9_addr" fromId="210" toId="66">
</dataflow>
<dataflow id="292" from="zext_ln234" to="v113_9_addr" fromId="56" toId="66">
</dataflow>
<dataflow id="293" from="v113_10" to="v113_10_addr" fromId="122" toId="67">
</dataflow>
<dataflow id="294" from="StgValue_210" to="v113_10_addr" fromId="210" toId="67">
</dataflow>
<dataflow id="295" from="zext_ln234" to="v113_10_addr" fromId="56" toId="67">
</dataflow>
<dataflow id="296" from="v113_11" to="v113_11_addr" fromId="123" toId="68">
</dataflow>
<dataflow id="297" from="StgValue_210" to="v113_11_addr" fromId="210" toId="68">
</dataflow>
<dataflow id="298" from="zext_ln234" to="v113_11_addr" fromId="56" toId="68">
</dataflow>
<dataflow id="299" from="v128" to="store_ln234" fromId="49" toId="69">
</dataflow>
<dataflow id="300" from="v113_10_addr" to="store_ln234" fromId="67" toId="69">
</dataflow>
<dataflow id="301" from="v128" to="store_ln234" fromId="49" toId="71">
</dataflow>
<dataflow id="302" from="v113_9_addr" to="store_ln234" fromId="66" toId="71">
</dataflow>
<dataflow id="303" from="v128" to="store_ln234" fromId="49" toId="73">
</dataflow>
<dataflow id="304" from="v113_8_addr" to="store_ln234" fromId="65" toId="73">
</dataflow>
<dataflow id="305" from="v128" to="store_ln234" fromId="49" toId="75">
</dataflow>
<dataflow id="306" from="v113_7_addr" to="store_ln234" fromId="64" toId="75">
</dataflow>
<dataflow id="307" from="v128" to="store_ln234" fromId="49" toId="77">
</dataflow>
<dataflow id="308" from="v113_6_addr" to="store_ln234" fromId="63" toId="77">
</dataflow>
<dataflow id="309" from="v128" to="store_ln234" fromId="49" toId="79">
</dataflow>
<dataflow id="310" from="v113_5_addr" to="store_ln234" fromId="62" toId="79">
</dataflow>
<dataflow id="311" from="v128" to="store_ln234" fromId="49" toId="81">
</dataflow>
<dataflow id="312" from="v113_4_addr" to="store_ln234" fromId="61" toId="81">
</dataflow>
<dataflow id="313" from="v128" to="store_ln234" fromId="49" toId="83">
</dataflow>
<dataflow id="314" from="v113_3_addr" to="store_ln234" fromId="60" toId="83">
</dataflow>
<dataflow id="315" from="v128" to="store_ln234" fromId="49" toId="85">
</dataflow>
<dataflow id="316" from="v113_2_addr" to="store_ln234" fromId="59" toId="85">
</dataflow>
<dataflow id="317" from="v128" to="store_ln234" fromId="49" toId="87">
</dataflow>
<dataflow id="318" from="v113_1_addr" to="store_ln234" fromId="58" toId="87">
</dataflow>
<dataflow id="319" from="v128" to="store_ln234" fromId="49" toId="89">
</dataflow>
<dataflow id="320" from="v113_0_addr" to="store_ln234" fromId="57" toId="89">
</dataflow>
<dataflow id="321" from="v128" to="store_ln234" fromId="49" toId="91">
</dataflow>
<dataflow id="322" from="v113_11_addr" to="store_ln234" fromId="68" toId="91">
</dataflow>
<dataflow id="323" from="icmp_ln230" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="324" from="select_ln230_1" to="StgValue_5" fromId="24" toId="5">
</dataflow>
<dataflow id="325" from="icmp_ln230" to="StgValue_4" fromId="16" toId="4">
</dataflow>
</dataflows>


</stg>
