<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
<title>Direct memory access (DMA)</title>
<!-- 2014-01-01 Wed 13:35 -->
<meta  http-equiv="Content-Type" content="text/html;charset=utf-8" />
<meta  name="generator" content="Org-mode" />
<meta  name="author" content="Shi Shougang" />
<style type="text/css">
 <!--/*--><![CDATA[/*><!--*/
  .title  { text-align: center; }
  .todo   { font-family: monospace; color: red; }
  .done   { color: green; }
  .tag    { background-color: #eee; font-family: monospace;
            padding: 2px; font-size: 80%; font-weight: normal; }
  .timestamp { color: #bebebe; }
  .timestamp-kwd { color: #5f9ea0; }
  .right  { margin-left: auto; margin-right: 0px;  text-align: right; }
  .left   { margin-left: 0px;  margin-right: auto; text-align: left; }
  .center { margin-left: auto; margin-right: auto; text-align: center; }
  .underline { text-decoration: underline; }
  #postamble p, #preamble p { font-size: 90%; margin: .2em; }
  p.verse { margin-left: 3%; }
  pre {
    border: 1px solid #ccc;
    box-shadow: 3px 3px 3px #eee;
    padding: 8pt;
    font-family: monospace;
    overflow: auto;
    margin: 1.2em;
  }
  pre.src {
    position: relative;
    overflow: visible;
    padding-top: 1.2em;
  }
  pre.src:before {
    display: none;
    position: absolute;
    background-color: white;
    top: -10px;
    right: 10px;
    padding: 3px;
    border: 1px solid black;
  }
  pre.src:hover:before { display: inline;}
  pre.src-sh:before    { content: 'sh'; }
  pre.src-bash:before  { content: 'sh'; }
  pre.src-emacs-lisp:before { content: 'Emacs Lisp'; }
  pre.src-R:before     { content: 'R'; }
  pre.src-perl:before  { content: 'Perl'; }
  pre.src-java:before  { content: 'Java'; }
  pre.src-sql:before   { content: 'SQL'; }

  table { border-collapse:collapse; }
  td, th { vertical-align:top;  }
  th.right  { text-align: center;  }
  th.left   { text-align: center;   }
  th.center { text-align: center; }
  td.right  { text-align: right;  }
  td.left   { text-align: left;   }
  td.center { text-align: center; }
  dt { font-weight: bold; }
  .footpara:nth-child(2) { display: inline; }
  .footpara { display: block; }
  .footdef  { margin-bottom: 1em; }
  .figure { padding: 1em; }
  .figure p { text-align: center; }
  .inlinetask {
    padding: 10px;
    border: 2px solid gray;
    margin: 10px;
    background: #ffffcc;
  }
  #org-div-home-and-up
   { text-align: right; font-size: 70%; white-space: nowrap; }
  textarea { overflow-x: auto; }
  .linenr { font-size: smaller }
  .code-highlighted { background-color: #ffff00; }
  .org-info-js_info-navigation { border-style: none; }
  #org-info-js_console-label
    { font-size: 10px; font-weight: bold; white-space: nowrap; }
  .org-info-js_search-highlight
    { background-color: #ffff00; color: #000000; font-weight: bold; }
  /*]]>*/-->
</style>
<link rel="stylesheet" type="text/css" href="../../assets/stylesheet.css" />
<script type="text/javascript">
/*
@licstart  The following is the entire license notice for the
JavaScript code in this tag.

Copyright (C) 2012-2013 Free Software Foundation, Inc.

The JavaScript code in this tag is free software: you can
redistribute it and/or modify it under the terms of the GNU
General Public License (GNU GPL) as published by the Free Software
Foundation, either version 3 of the License, or (at your option)
any later version.  The code is distributed WITHOUT ANY WARRANTY;
without even the implied warranty of MERCHANTABILITY or FITNESS
FOR A PARTICULAR PURPOSE.  See the GNU GPL for more details.

As additional permission under GNU GPL version 3 section 7, you
may distribute non-source (e.g., minimized or compacted) forms of
that code without the copy of the GNU GPL normally required by
section 4, provided you include this license notice and a URL
through which recipients can access the Corresponding Source.


@licend  The above is the entire license notice
for the JavaScript code in this tag.
*/
<!--/*--><![CDATA[/*><!--*/
 function CodeHighlightOn(elem, id)
 {
   var target = document.getElementById(id);
   if(null != target) {
     elem.cacheClassElem = elem.className;
     elem.cacheClassTarget = target.className;
     target.className = "code-highlighted";
     elem.className   = "code-highlighted";
   }
 }
 function CodeHighlightOff(elem, id)
 {
   var target = document.getElementById(id);
   if(elem.cacheClassElem)
     elem.className = elem.cacheClassElem;
   if(elem.cacheClassTarget)
     target.className = elem.cacheClassTarget;
 }
/*]]>*///-->
</script>
</head>
<body>
<div id="content">
<h1 class="title">Direct memory access (DMA)</h1>
<div id="table-of-contents">
<h2>Table of Contents</h2>
<div id="text-table-of-contents">
<ul>
<li><a href="#sec-1">Overview</a></li>
<li><a href="#sec-2">Modes of operation</a>
<ul>
<li><a href="#sec-2-1">Burst mode</a></li>
<li><a href="#sec-2-2">Cycle stealing mode</a></li>
<li><a href="#sec-2-3">Transparent mode</a></li>
</ul>
</li>
</ul>
</div>
</div>
<div id="outline-container-sec-1" class="outline-2">
<h2 id="sec-1">Overview</h2>
<div class="outline-text-2" id="text-1">
<p>
Direct memory access (DMA) is a feature of modern computers that
allows certain hardware subsystems within the computer to access
system memory independently of the central processing unit
(CPU).<sup><a id="fnr.1" name="fnr.1" class="footref" href="#fn.1">1</a></sup>
</p>

<p>
The three primary data transfer mechanisms for computer-based data
acquisition are polling, interrupts (also known as programmed I/O),
and direct memory access (DMA).<sup><a id="fnr.2" name="fnr.2" class="footref" href="#fn.2">2</a></sup>
</p>

<p>
DMA has several advantages over polling and interrupts.
</p>
<ul class="org-ul">
<li>DMA is fast because a dedicated piece of hardware
</li>
</ul>
<p>
transfers data from one computer location to another and only one or two bus read/write cycles are required per
piece of data transferred.
</p>
<ul class="org-ul">
<li>DMA also minimizes latency in servicing a data
</li>
</ul>
<p>
acquisition device because the dedicated hardware responds more quickly than interrupts, and transfer time is
short.
</p>
<ul class="org-ul">
<li>DMA also off-loads the processor, which means the processor does not have to execute any instructions to
</li>
</ul>
<p>
transfer data.
</p>

<p>
A DMA
controller manages several DMA channels, each of which can be programmed to perform a sequence of these
DMA transfers. Devices, usually I/O peripherals, that acquire data that must be read (or devices that must
output data and be written to) signal the DMA controller to perform a DMA transfer by asserting a hardware
DMA request signal. A DMA request signal for each channel is routed to the DMA controller. This signal is
monitored and responded to in much the same way that a processor handles interrupts. When the DMA
controller sees a DMA request, the DMA controller responds by performing one or many data transfers from
that I/O device into system memory or vice versa. Channels must be enabled by the processor for the DMA
controller to respond to DMA requests. The number of transfers performed, transfer modes used, and memory
locations accessed depends on how the DMA channel is programmed.
</p>


<div class="figure">
<p><img src="./DMA Controller Architecture.jpg" alt="DMA Controller Architecture.jpg" />
</p>
</div>

<p>
When the value in the
current count register goes from 0 to -1, a terminal count (TC) signal
is generated, which signifies the
completion of the DMA transfer sequence. This termination event is
referred to as reaching terminal count. DMA controllers often generate
a hardware TC pulse during the last cycle of a DMA transfer sequence.
This signal can be monitored by the I/O devices participating in the DMA
transfers.
</p>

<p>
DMA controllers require reprogramming when a DMA channel reaches TC.
Thus, DMA controllers require some CPU time, but far less than is
required for the CPU to service device I/O interrupts. When a DMA
channel reaches TC, the processor may need to reprogram the controller
for additional DMA transfers. Some DMA controllers interrupt the
processor whenever a channel terminates. DMA controllers also have
mechanisms for automatically reprogramming a DMA channel when the DMA
transfer sequence completes. These mechanisms include
<i>autoinitialization</i> and <i>buffer chaining</i>.
</p>
</div>
</div>


<div id="outline-container-sec-2" class="outline-2">
<h2 id="sec-2">Modes of operation</h2>
<div class="outline-text-2" id="text-2">
</div><div id="outline-container-sec-2-1" class="outline-3">
<h3 id="sec-2-1">Burst mode</h3>
<div class="outline-text-3" id="text-2-1">
<p>
An entire block of data is transferred in one contiguous sequence.
Once the DMA controller is granted access to the system bus by the
CPU, it transfers all bytes of data in the data block before releasing
control of the system buses back to the CPU. The mode is also called
<code>Block Transfer Mode</code>.
</p>
</div>
</div>

<div id="outline-container-sec-2-2" class="outline-3">
<h3 id="sec-2-2">Cycle stealing mode</h3>
<div class="outline-text-3" id="text-2-2">
<p>
In the cycle stealing mode, the DMA controller obtains access to the
system bus the same way as in burst mode, using BR (Bus Request) and
BG (Bus Grant) signals, which are the two signals controlling the
interface between the CPU and the DMA controller. However, in cycle
stealing mode, after one byte of data transfer, the control of the
system bus is deasserted to the CPU via BG. It is then continually
requested again via BR, transferring one byte of data per request,
until the entire block of data has been transferred.
</p>
</div>
</div>

<div id="outline-container-sec-2-3" class="outline-3">
<h3 id="sec-2-3">Transparent mode</h3>
<div class="outline-text-3" id="text-2-3">
<p>
The transparent mode takes the most time to transfer a block of data,
yet it is also the most efficient mode in terms of overall system
performance. The DMA controller only transfers data when the CPU is
performing operations that do not use the system buses. It is the
primary <b>advantage</b> of the transparent mode that the CPU never stops
executing its programs and the DMA transfer is free in terms of time.
The <b>disadvantage</b> of the transparent mode is that the hardware needs to
determine when the CPU is not using the system buses, which can be
complex and relatively expensive.
</p>
</div>
</div>
</div>
<div id="footnotes">
<h2 class="footnotes">Footnotes: </h2>
<div id="text-footnotes">

<div class="footdef"><sup><a id="fn.1" name="fn.1" class="footnum" href="#fnr.1">1</a></sup> <p class="footpara">
<a href="http://en.wikipedia.org/wiki/Direct_memory_access">wiki</a>
</p></div>

<div class="footdef"><sup><a id="fn.2" name="fn.2" class="footnum" href="#fnr.2">2</a></sup> <p class="footpara">
<a href="./DMAFundamentals.pdf">DMA Fundamentals on Various PC Platforms</a>
</p></div>


</div>
</div></div>
<div id="postamble" class="status">
<p class="author">Author: Shi Shougang</p>
<p class="date">Created: 2014-01-01 Wed 13:35</p>
<p class="creator"><a href="http://www.gnu.org/software/emacs/">Emacs</a> 24.3.50.1 (<a href="http://orgmode.org">Org</a> mode 8.2.3a)</p>
<p class="validation"><a href="http://validator.w3.org/check?uri=referer">Validate</a></p>
</div>
</body>
</html>
