// Seed: 3535149079
module module_0;
  bit id_1;
  assign id_1 = 1'b0;
  always @(posedge 1'b0)
    if (1 * 1) id_1 <= id_1;
    else deassign id_1;
  always @(posedge {""}) if (1);
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  assign id_1 = id_2;
  bit id_3;
  always @(-1'h0 or posedge 1) id_3 <= id_2;
  always repeat (id_2) id_3 <= -1'b0;
endmodule
