// Seed: 1439041137
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge 1 or posedge id_3)
    if (1) begin
      if (1) begin
        id_3 = 1;
      end
    end
  wire id_4;
  tri1 id_5 = id_1, id_6;
  wire id_7, id_8, id_9;
  tri  id_10 = 1 < id_6;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  integer id_18;
  xnor (id_4, id_11, id_15, id_8, id_5, id_9, id_3, id_14, id_7, id_2);
  module_0(
      id_4, id_2, id_18
  );
endmodule
