Analysis & Synthesis report for ov5640
Fri Sep 16 20:46:03 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state
 12. State Machine - |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state
 13. State Machine - |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state
 14. State Machine - |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state
 15. State Machine - |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state
 16. State Machine - |ov5640|ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated
 24. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated
 25. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:a_delay
 26. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]
 27. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]
 28. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]
 29. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]
 30. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]
 31. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]
 32. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]
 33. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]
 34. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]
 35. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]
 36. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]
 37. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]
 38. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]
 39. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]
 40. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]
 41. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]
 42. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]
 43. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]
 44. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]
 45. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]
 46. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]
 47. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]
 48. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:q_final_dff
 49. Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_final_dff
 50. Source assignments for isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2
 51. Source assignments for isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2
 52. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component
 53. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated
 54. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p
 55. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p
 56. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram
 57. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp
 58. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp
 59. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 60. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5
 61. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp
 62. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp
 63. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 64. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7
 65. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component
 66. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated
 67. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p
 68. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p
 69. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram
 70. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp
 71. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp
 72. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 73. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5
 74. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp
 75. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp
 76. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 77. Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7
 78. Parameter Settings for User Entity Instance: Top-level Entity: |ov5640
 79. Parameter Settings for User Entity Instance: clk_gen:u_clk_gen|altpll:altpll_component
 80. Parameter Settings for User Entity Instance: ov5640_top:u_ov5640_top
 81. Parameter Settings for User Entity Instance: ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl
 82. Parameter Settings for User Entity Instance: ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg
 83. Parameter Settings for User Entity Instance: ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data
 84. Parameter Settings for User Entity Instance: isp_top:u_isp_top|sobel_isp:u_sobel_isp
 85. Parameter Settings for User Entity Instance: isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit
 86. Parameter Settings for User Entity Instance: isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component
 88. Parameter Settings for User Entity Instance: isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component
 89. Parameter Settings for User Entity Instance: isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit
 90. Parameter Settings for User Entity Instance: isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component
 91. Parameter Settings for User Entity Instance: isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit
 92. Parameter Settings for User Entity Instance: isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component
 93. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component
 94. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component
 95. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst
 96. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst
 97. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst
 98. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst
 99. Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst
100. Parameter Settings for User Entity Instance: tft_ctrl:u_tft_ctrl
101. Parameter Settings for Inferred Entity Instance: isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult1
102. Parameter Settings for Inferred Entity Instance: isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult0
103. Parameter Settings for Inferred Entity Instance: isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5
104. Parameter Settings for Inferred Entity Instance: isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2
105. Parameter Settings for Inferred Entity Instance: isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0
106. altpll Parameter Settings by Entity Instance
107. altsyncram Parameter Settings by Entity Instance
108. altshift_taps Parameter Settings by Entity Instance
109. dcfifo Parameter Settings by Entity Instance
110. lpm_mult Parameter Settings by Entity Instance
111. Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data"
112. Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data"
113. Port Connectivity Checks: "sdram_top:sdram_top_inst"
114. Port Connectivity Checks: "isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit"
115. Port Connectivity Checks: "isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation"
116. Port Connectivity Checks: "isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit"
117. Port Connectivity Checks: "isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit"
118. Port Connectivity Checks: "isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0"
119. Port Connectivity Checks: "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt"
120. Port Connectivity Checks: "isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit"
121. Port Connectivity Checks: "isp_top:u_isp_top|sobel_isp:u_sobel_isp"
122. Port Connectivity Checks: "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr"
123. Port Connectivity Checks: "ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl"
124. Elapsed Time Per Partition
125. Analysis & Synthesis Messages
126. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Sep 16 20:46:03 2022       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ov5640                                      ;
; Top-level Entity Name              ; ov5640                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,982                                       ;
;     Total combinational functions  ; 1,703                                       ;
;     Dedicated logic registers      ; 850                                         ;
; Total registers                    ; 850                                         ;
; Total pins                         ; 80                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 35,992                                      ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; ov5640             ; ov5640             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+---------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                           ; Library ;
+---------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+
; ../rtl/isp/line_shift_RAM_8bit.v                  ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/isp/line_shift_RAM_8bit.v                                 ;         ;
; ../rtl/isp/isp_top.v                              ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/isp/isp_top.v                                             ;         ;
; ../rtl/isp/isp_1bit_dilation.v                    ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/isp/isp_1bit_dilation.v                                   ;         ;
; ../rtl/isp/matrix3_3_generate_8bit.v              ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/isp/matrix3_3_generate_8bit.v                             ;         ;
; ../rtl/isp/matrix3_3_generate_1bit.v              ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/isp/matrix3_3_generate_1bit.v                             ;         ;
; ../rtl/isp/isp_1bit_erosion.v                     ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/isp/isp_1bit_erosion.v                                    ;         ;
; ../rtl/isp/sobel_isp.v                            ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/isp/sobel_isp.v                                           ;         ;
; ../rtl/isp/rgb_ycbcr.v                            ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v                                           ;         ;
; ../rtl/ov5640/ov5640_top.v                        ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/ov5640/ov5640_top.v                                       ;         ;
; ../rtl/ov5640/ov5640_data.v                       ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/ov5640/ov5640_data.v                                      ;         ;
; ../rtl/ov5640/ov5640_cfg.v                        ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/ov5640/ov5640_cfg.v                                       ;         ;
; ../rtl/ov5640/i2c_ctrl.v                          ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v                                         ;         ;
; ../rtl/sdram/sdram_write.v                        ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_write.v                                       ;         ;
; ../rtl/sdram/sdram_top.v                          ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_top.v                                         ;         ;
; ../rtl/sdram/sdram_read.v                         ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_read.v                                        ;         ;
; ../rtl/sdram/sdram_init.v                         ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_init.v                                        ;         ;
; ../rtl/sdram/sdram_ctrl.v                         ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_ctrl.v                                        ;         ;
; ../rtl/sdram/sdram_arbit.v                        ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_arbit.v                                       ;         ;
; ../rtl/sdram/sdram_a_ref.v                        ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/sdram/sdram_a_ref.v                                       ;         ;
; ../rtl/sdram/fifo_ctrl.v                          ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/sdram/fifo_ctrl.v                                         ;         ;
; IP_core/fifo_data/fifo_data.v                     ; yes             ; User Wizard-Generated File   ; E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/fifo_data/fifo_data.v                     ;         ;
; ../rtl/tft_ctrl.v                                 ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/tft_ctrl.v                                                ;         ;
; ../rtl/ov5640.v                                   ; yes             ; User Verilog HDL File        ; E:/FPGA_isp/ov5640_sobel/rtl/ov5640.v                                                  ;         ;
; IP_core/clk_gen/clk_gen.v                         ; yes             ; User Wizard-Generated File   ; E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/clk_gen/clk_gen.v                         ;         ;
; IP_core/sqrt/sqrt.v                               ; yes             ; User Wizard-Generated File   ; E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v                               ;         ;
; IP_core/shift_register_1bit/shift_register_1bit.v ; yes             ; User Wizard-Generated File   ; E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/shift_register_1bit/shift_register_1bit.v ;         ;
; IP_core/ram/blk_mem_gen_0.v                       ; yes             ; User Wizard-Generated File   ; E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/ram/blk_mem_gen_0.v                       ;         ;
; altpll.tdf                                        ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                              ;         ;
; aglobal131.inc                                    ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                          ;         ;
; stratix_pll.inc                                   ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                         ;         ;
; stratixii_pll.inc                                 ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                       ;         ;
; cycloneii_pll.inc                                 ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                       ;         ;
; db/clk_gen_altpll.v                               ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/clk_gen_altpll.v                               ;         ;
; altsyncram.tdf                                    ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                          ;         ;
; stratix_ram_block.inc                             ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                   ;         ;
; lpm_mux.inc                                       ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                             ;         ;
; lpm_decode.inc                                    ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                          ;         ;
; a_rdenreg.inc                                     ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                           ;         ;
; altrom.inc                                        ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                              ;         ;
; altram.inc                                        ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/altram.inc                              ;         ;
; altdpram.inc                                      ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                            ;         ;
; db/altsyncram_dhn1.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/altsyncram_dhn1.tdf                            ;         ;
; altsqrt.tdf                                       ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/altsqrt.tdf                             ;         ;
; lpm_add_sub.inc                                   ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                         ;         ;
; dffpipe.inc                                       ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                             ;         ;
; lpm_add_sub.tdf                                   ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                         ;         ;
; addcore.inc                                       ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/addcore.inc                             ;         ;
; look_add.inc                                      ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/look_add.inc                            ;         ;
; bypassff.inc                                      ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                            ;         ;
; altshift.inc                                      ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/altshift.inc                            ;         ;
; alt_stratix_add_sub.inc                           ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                 ;         ;
; db/add_sub_qqc.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_qqc.tdf                                ;         ;
; db/add_sub_pqc.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_pqc.tdf                                ;         ;
; db/add_sub_oqc.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_oqc.tdf                                ;         ;
; db/add_sub_nqc.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_nqc.tdf                                ;         ;
; db/add_sub_fpc.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_fpc.tdf                                ;         ;
; db/add_sub_epc.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_epc.tdf                                ;         ;
; db/add_sub_dpc.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_dpc.tdf                                ;         ;
; db/add_sub_cpc.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_cpc.tdf                                ;         ;
; db/add_sub_bpc.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_bpc.tdf                                ;         ;
; db/add_sub_apc.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_apc.tdf                                ;         ;
; db/add_sub_8pc.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_8pc.tdf                                ;         ;
; dffpipe.tdf                                       ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/dffpipe.tdf                             ;         ;
; altshift_taps.tdf                                 ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/altshift_taps.tdf                       ;         ;
; lpm_counter.inc                                   ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                         ;         ;
; lpm_compare.inc                                   ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                         ;         ;
; lpm_constant.inc                                  ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc                        ;         ;
; db/shift_taps_e501.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/shift_taps_e501.tdf                            ;         ;
; db/altsyncram_5ma1.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/altsyncram_5ma1.tdf                            ;         ;
; db/cntr_auf.tdf                                   ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/cntr_auf.tdf                                   ;         ;
; db/cmpr_7ic.tdf                                   ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/cmpr_7ic.tdf                                   ;         ;
; dcfifo.tdf                                        ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                              ;         ;
; a_graycounter.inc                                 ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc                       ;         ;
; a_fefifo.inc                                      ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                            ;         ;
; a_gray2bin.inc                                    ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc                          ;         ;
; alt_sync_fifo.inc                                 ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                       ;         ;
; altsyncram_fifo.inc                               ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                     ;         ;
; db/dcfifo_3fk1.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dcfifo_3fk1.tdf                                ;         ;
; db/a_gray2bin_7ib.tdf                             ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/a_gray2bin_7ib.tdf                             ;         ;
; db/a_graycounter_677.tdf                          ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/a_graycounter_677.tdf                          ;         ;
; db/a_graycounter_2lc.tdf                          ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/a_graycounter_2lc.tdf                          ;         ;
; db/altsyncram_em31.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/altsyncram_em31.tdf                            ;         ;
; db/dffpipe_pe9.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dffpipe_pe9.tdf                                ;         ;
; db/alt_synch_pipe_vd8.tdf                         ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/alt_synch_pipe_vd8.tdf                         ;         ;
; db/dffpipe_se9.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dffpipe_se9.tdf                                ;         ;
; db/alt_synch_pipe_0e8.tdf                         ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/alt_synch_pipe_0e8.tdf                         ;         ;
; db/dffpipe_te9.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/dffpipe_te9.tdf                                ;         ;
; db/cmpr_c66.tdf                                   ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/cmpr_c66.tdf                                   ;         ;
; db/cmpr_b66.tdf                                   ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/cmpr_b66.tdf                                   ;         ;
; db/mux_j28.tdf                                    ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/mux_j28.tdf                                    ;         ;
; lpm_mult.tdf                                      ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                            ;         ;
; multcore.inc                                      ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/multcore.inc                            ;         ;
; db/mult_oct.tdf                                   ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/mult_oct.tdf                                   ;         ;
; multcore.tdf                                      ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf                            ;         ;
; csa_add.inc                                       ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/csa_add.inc                             ;         ;
; mpar_add.inc                                      ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/mpar_add.inc                            ;         ;
; muleabz.inc                                       ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/muleabz.inc                             ;         ;
; mul_lfrg.inc                                      ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/mul_lfrg.inc                            ;         ;
; mul_boothc.inc                                    ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/mul_boothc.inc                          ;         ;
; alt_ded_mult.inc                                  ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult.inc                        ;         ;
; alt_ded_mult_y.inc                                ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                      ;         ;
; mpar_add.tdf                                      ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf                            ;         ;
; db/add_sub_bfh.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_bfh.tdf                                ;         ;
; altshift.tdf                                      ; yes             ; Megafunction                 ; e:/altera/13.1/quartus/libraries/megafunctions/altshift.tdf                            ;         ;
; db/add_sub_lgh.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_lgh.tdf                                ;         ;
; db/add_sub_kgh.tdf                                ; yes             ; Auto-Generated Megafunction  ; E:/FPGA_isp/ov5640_sobel/quartus_prj/db/add_sub_kgh.tdf                                ;         ;
+---------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 1,982   ;
;                                             ;         ;
; Total combinational functions               ; 1703    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 773     ;
;     -- 3 input functions                    ; 485     ;
;     -- <=2 input functions                  ; 445     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 1235    ;
;     -- arithmetic mode                      ; 468     ;
;                                             ;         ;
; Total registers                             ; 850     ;
;     -- Dedicated logic registers            ; 850     ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 80      ;
; Total memory bits                           ; 35992   ;
; Embedded Multiplier 9-bit elements          ; 4       ;
; Total PLLs                                  ; 1       ;
;     -- PLLs                                 ; 1       ;
;                                             ;         ;
; Maximum fan-out node                        ; rst_n~0 ;
; Maximum fan-out                             ; 799     ;
; Total fan-out                               ; 9538    ;
; Average fan-out                             ; 3.42    ;
+---------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                            ; Library Name ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ov5640                                                      ; 1703 (3)          ; 850 (0)      ; 35992       ; 4            ; 0       ; 2         ; 80   ; 0            ; |ov5640                                                                                                                                                                                                                                                        ; work         ;
;    |clk_gen:u_clk_gen|                                       ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|clk_gen:u_clk_gen                                                                                                                                                                                                                                      ; work         ;
;       |altpll:altpll_component|                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|clk_gen:u_clk_gen|altpll:altpll_component                                                                                                                                                                                                              ; work         ;
;          |clk_gen_altpll:auto_generated|                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated                                                                                                                                                                                ; work         ;
;    |isp_top:u_isp_top|                                       ; 536 (0)           ; 354 (0)      ; 3224        ; 4            ; 0       ; 2         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top                                                                                                                                                                                                                                      ; work         ;
;       |isp_1bit_dilation:u_isp_1bit_dilation|                ; 39 (5)            ; 38 (5)       ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation                                                                                                                                                                                                ; work         ;
;          |matrix3_3_generate_1bit:u_matrix3_3_generate_1bit| ; 34 (19)           ; 33 (23)      ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit                                                                                                                                              ; work         ;
;             |shift_register_1bit:u_shift_register_1bit|      ; 15 (0)            ; 10 (0)       ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit                                                                                                    ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component|       ; 15 (0)            ; 10 (0)       ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component                                                              ; work         ;
;                   |shift_taps_e501:auto_generated|           ; 15 (0)            ; 10 (0)       ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated                               ; work         ;
;                      |altsyncram_5ma1:altsyncram2|           ; 0 (0)             ; 0 (0)        ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2   ; work         ;
;                      |cntr_auf:cntr1|                        ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1                ; work         ;
;                         |cmpr_7ic:cmpr4|                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4 ; work         ;
;       |isp_1bit_erosion:u_isp_1bit_erosion0|                 ; 39 (4)            ; 38 (5)       ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0                                                                                                                                                                                                 ; work         ;
;          |matrix3_3_generate_1bit:u_matrix3_3_generate_1bit| ; 35 (20)           ; 33 (23)      ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit                                                                                                                                               ; work         ;
;             |shift_register_1bit:u_shift_register_1bit|      ; 15 (0)            ; 10 (0)       ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit                                                                                                     ; work         ;
;                |altshift_taps:ALTSHIFT_TAPS_component|       ; 15 (0)            ; 10 (0)       ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component                                                               ; work         ;
;                   |shift_taps_e501:auto_generated|           ; 15 (0)            ; 10 (0)       ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated                                ; work         ;
;                      |altsyncram_5ma1:altsyncram2|           ; 0 (0)             ; 0 (0)        ; 1596        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2    ; work         ;
;                      |cntr_auf:cntr1|                        ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1                 ; work         ;
;                         |cmpr_7ic:cmpr4|                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4  ; work         ;
;       |rgb_ycbcr:u_rgb_ycbcr|                                ; 126 (62)          ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:Mult0|                                    ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0                                                                                                                                                                                                 ; work         ;
;             |multcore:mult_core|                             ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                              ; work         ;
;          |lpm_mult:Mult2|                                    ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2                                                                                                                                                                                                 ; work         ;
;             |multcore:mult_core|                             ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                              ; work         ;
;          |lpm_mult:Mult5|                                    ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5                                                                                                                                                                                                 ; work         ;
;             |multcore:mult_core|                             ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core                                                                                                                                                                              ; work         ;
;       |sobel_isp:u_sobel_isp|                                ; 332 (161)         ; 216 (86)     ; 32          ; 4            ; 0       ; 2         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp                                                                                                                                                                                                                ; work         ;
;          |lpm_mult:Mult0|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult0                                                                                                                                                                                                 ; work         ;
;             |mult_oct:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult0|mult_oct:auto_generated                                                                                                                                                                         ; work         ;
;          |lpm_mult:Mult1|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult1                                                                                                                                                                                                 ; work         ;
;             |mult_oct:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult1|mult_oct:auto_generated                                                                                                                                                                         ; work         ;
;          |matrix3_3_generate_8bit:u_matrix3_3_generate_8bit| ; 19 (19)           ; 130 (95)     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit                                                                                                                                                              ; work         ;
;             |line_shift_RAM_8bit:u_line_shift_RAM_8bit|      ; 0 (0)             ; 35 (35)      ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit                                                                                                                    ; work         ;
;                |blk_mem_gen_0:u_ram_1024x8_0|                ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0                                                                                       ; work         ;
;                   |altsyncram:altsyncram_component|          ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component                                                       ; work         ;
;                      |altsyncram_dhn1:auto_generated|        ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated                        ; work         ;
;                |blk_mem_gen_0:u_ram_1024x8_1|                ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1                                                                                       ; work         ;
;                   |altsyncram:altsyncram_component|          ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component                                                       ; work         ;
;                      |altsyncram_dhn1:auto_generated|        ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated                        ; work         ;
;          |sqrt:u_sqrt|                                       ; 152 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt                                                                                                                                                                                                    ; work         ;
;             |altsqrt:ALTSQRT_component|                      ; 152 (62)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component                                                                                                                                                                          ; work         ;
;                |lpm_add_sub:subtractors[10]|                 ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]                                                                                                                                              ; work         ;
;                   |add_sub_qqc:auto_generated|               ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                                                                                                                   ; work         ;
;                |lpm_add_sub:subtractors[1]|                  ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]                                                                                                                                               ; work         ;
;                   |add_sub_apc:auto_generated|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[2]|                  ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]                                                                                                                                               ; work         ;
;                   |add_sub_bpc:auto_generated|               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[3]|                  ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]                                                                                                                                               ; work         ;
;                   |add_sub_cpc:auto_generated|               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[4]|                  ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]                                                                                                                                               ; work         ;
;                   |add_sub_dpc:auto_generated|               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[5]|                  ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]                                                                                                                                               ; work         ;
;                   |add_sub_epc:auto_generated|               ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[6]|                  ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]                                                                                                                                               ; work         ;
;                   |add_sub_fpc:auto_generated|               ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[7]|                  ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]                                                                                                                                               ; work         ;
;                   |add_sub_nqc:auto_generated|               ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[8]|                  ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]                                                                                                                                               ; work         ;
;                   |add_sub_oqc:auto_generated|               ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                                                                                    ; work         ;
;                |lpm_add_sub:subtractors[9]|                  ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]                                                                                                                                               ; work         ;
;                   |add_sub_pqc:auto_generated|               ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                                                                                    ; work         ;
;    |ov5640_top:u_ov5640_top|                                 ; 512 (1)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|ov5640_top:u_ov5640_top                                                                                                                                                                                                                                ; work         ;
;       |i2c_ctrl:u_i2c_ctrl|                                  ; 259 (259)         ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl                                                                                                                                                                                                            ; work         ;
;       |ov5640_cfg:u_ov5640_cfg|                              ; 212 (212)         ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg                                                                                                                                                                                                        ; work         ;
;       |ov5640_data:u_ov5640_data|                            ; 40 (40)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data                                                                                                                                                                                                      ; work         ;
;    |sdram_top:sdram_top_inst|                                ; 578 (0)           ; 387 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst                                                                                                                                                                                                                               ; work         ;
;       |fifo_ctrl:fifo_ctrl_inst|                             ; 309 (91)          ; 231 (35)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst                                                                                                                                                                                                      ; work         ;
;          |fifo_data:rd_fifo_data|                            ; 104 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data                                                                                                                                                                               ; work         ;
;             |dcfifo:dcfifo_component|                        ; 104 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component                                                                                                                                                       ; work         ;
;                |dcfifo_3fk1:auto_generated|                  ; 104 (5)           ; 98 (37)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated                                                                                                                            ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin|          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                            ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin|          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                            ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|              ; 24 (24)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                ; work         ;
;                   |a_graycounter_677:rdptr_g1p|              ; 24 (24)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|               ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                                                                                 ; work         ;
;                      |dffpipe_te9:dffpipe7|                  ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7                                                                            ; work         ;
;                   |altsyncram_em31:fifo_ram|                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram                                                                                                   ; work         ;
;                   |cmpr_c66:wrfull_eq_comp1_lsb|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb                                                                                               ; work         ;
;                   |dffpipe_pe9:ws_brp|                       ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp                                                                                                         ; work         ;
;                   |dffpipe_pe9:ws_bwp|                       ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                         ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|            ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                              ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                              ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                             ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                             ; work         ;
;          |fifo_data:wr_fifo_data|                            ; 114 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data                                                                                                                                                                               ; work         ;
;             |dcfifo:dcfifo_component|                        ; 114 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component                                                                                                                                                       ; work         ;
;                |dcfifo_3fk1:auto_generated|                  ; 114 (16)          ; 98 (37)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated                                                                                                                            ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin|          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                                                                            ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin|          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                                                                            ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|              ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                ; work         ;
;                   |a_graycounter_677:rdptr_g1p|              ; 25 (25)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p                                                                                                ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|               ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                                                                                                 ; work         ;
;                      |dffpipe_se9:dffpipe5|                  ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5                                                                            ; work         ;
;                   |altsyncram_em31:fifo_ram|                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram                                                                                                   ; work         ;
;                   |cmpr_c66:rdempty_eq_comp1_lsb|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb                                                                                              ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                                                                                                ; work         ;
;                   |dffpipe_pe9:rs_brp|                       ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp                                                                                                         ; work         ;
;                   |dffpipe_pe9:rs_bwp|                       ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp                                                                                                         ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                              ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|            ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                              ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                             ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                             ; work         ;
;       |sdram_ctrl:sdram_ctrl_inst|                           ; 269 (0)           ; 156 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst                                                                                                                                                                                                    ; work         ;
;          |sdram_a_ref:sdram_a_ref_inst|                      ; 48 (48)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst                                                                                                                                                                       ; work         ;
;          |sdram_arbit:sdram_arbit_inst|                      ; 53 (53)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst                                                                                                                                                                       ; work         ;
;          |sdram_init:sdram_init_inst|                        ; 50 (50)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst                                                                                                                                                                         ; work         ;
;          |sdram_read:sdram_read_inst|                        ; 68 (68)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst                                                                                                                                                                         ; work         ;
;          |sdram_write:sdram_write_inst|                      ; 50 (50)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst                                                                                                                                                                       ; work         ;
;    |tft_ctrl:u_tft_ctrl|                                     ; 74 (74)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640|tft_ctrl:u_tft_ctrl                                                                                                                                                                                                                                    ; work         ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 798          ; 2            ; 798          ; 2            ; 1596  ; None ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 798          ; 2            ; 798          ; 2            ; 1596  ; None ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                                                                                 ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                          ; IP Include File                                                                        ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data                                                                                         ; E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/fifo_data/fifo_data.v                     ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data                                                                                         ; E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/fifo_data/fifo_data.v                     ;
; Altera ; ALTPLL                     ; 13.1    ; N/A          ; N/A          ; |ov5640|clk_gen:u_clk_gen                                                                                                                                                ; E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/clk_gen/clk_gen.v                         ;
; Altera ; Shift register (RAM-based) ; 13.1    ; N/A          ; N/A          ; |ov5640|isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit              ; E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/shift_register_1bit/shift_register_1bit.v ;
; Altera ; Shift register (RAM-based) ; 13.1    ; N/A          ; N/A          ; |ov5640|isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit               ; E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/shift_register_1bit/shift_register_1bit.v ;
; Altera ; RAM: 2-PORT                ; 13.1    ; N/A          ; N/A          ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0 ; E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/ram/blk_mem_gen_0.v                       ;
; Altera ; RAM: 2-PORT                ; 13.1    ; N/A          ; N/A          ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1 ; E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/ram/blk_mem_gen_0.v                       ;
; Altera ; ALTSQRT                    ; 13.1    ; N/A          ; N/A          ; |ov5640|isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt                                                                                                              ; E:/FPGA_isp/ov5640_sobel/quartus_prj/IP_core/sqrt/sqrt.v                               ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state                                                                                              ;
+----------------------+-------------------+-------------------+--------------------+------------------+--------------------+--------------------+----------------------+--------------------+-------------------+
; Name                 ; read_state.RD_PRE ; read_state.RD_TRP ; read_state.RD_DATA ; read_state.RD_CL ; read_state.RD_TRCD ; read_state.RD_READ ; read_state.RD_ACTIVE ; read_state.RD_IDLE ; read_state.RD_END ;
+----------------------+-------------------+-------------------+--------------------+------------------+--------------------+--------------------+----------------------+--------------------+-------------------+
; read_state.RD_IDLE   ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 0                  ; 0                 ;
; read_state.RD_ACTIVE ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 1                    ; 1                  ; 0                 ;
; read_state.RD_READ   ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 1                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_TRCD   ; 0                 ; 0                 ; 0                  ; 0                ; 1                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_CL     ; 0                 ; 0                 ; 0                  ; 1                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_DATA   ; 0                 ; 0                 ; 1                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_TRP    ; 0                 ; 1                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_PRE    ; 1                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 0                 ;
; read_state.RD_END    ; 0                 ; 0                 ; 0                  ; 0                ; 0                  ; 0                  ; 0                    ; 1                  ; 1                 ;
+----------------------+-------------------+-------------------+--------------------+------------------+--------------------+--------------------+----------------------+--------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state                                                                                  ;
+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+
; Name                  ; write_state.WR_TRP ; write_state.WR_END ; write_state.WR_PRE ; write_state.WR_DATA ; write_state.WR_TRCD ; write_state.WR_WRITE ; write_state.WR_ACTIVE ; write_state.WR_IDLE ;
+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+
; write_state.WR_IDLE   ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                    ; 0                     ; 0                   ;
; write_state.WR_ACTIVE ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                    ; 1                     ; 1                   ;
; write_state.WR_WRITE  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                   ; 1                    ; 0                     ; 1                   ;
; write_state.WR_TRCD   ; 0                  ; 0                  ; 0                  ; 0                   ; 1                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_DATA   ; 0                  ; 0                  ; 0                  ; 1                   ; 0                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_PRE    ; 0                  ; 0                  ; 1                  ; 0                   ; 0                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_END    ; 0                  ; 1                  ; 0                  ; 0                   ; 0                   ; 0                    ; 0                     ; 1                   ;
; write_state.WR_TRP    ; 1                  ; 0                  ; 0                  ; 0                   ; 0                   ; 0                    ; 0                     ; 1                   ;
+-----------------------+--------------------+--------------------+--------------------+---------------------+---------------------+----------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state                                        ;
+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+
; Name                 ; aref_state.AREF_END ; aref_state.AREF_TRF ; aref_state.AREF_TRP ; aref_state.AUTO_REF ; aref_state.AREF_PCHA ; aref_state.AREF_IDLE ;
+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+
; aref_state.AREF_IDLE ; 0                   ; 0                   ; 0                   ; 0                   ; 0                    ; 0                    ;
; aref_state.AREF_PCHA ; 0                   ; 0                   ; 0                   ; 0                   ; 1                    ; 1                    ;
; aref_state.AUTO_REF  ; 0                   ; 0                   ; 0                   ; 1                   ; 0                    ; 1                    ;
; aref_state.AREF_TRP  ; 0                   ; 0                   ; 1                   ; 0                   ; 0                    ; 1                    ;
; aref_state.AREF_TRF  ; 0                   ; 1                   ; 0                   ; 0                   ; 0                    ; 1                    ;
; aref_state.AREF_END  ; 1                   ; 0                   ; 0                   ; 0                   ; 0                    ; 1                    ;
+----------------------+---------------------+---------------------+---------------------+---------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state ;
+-------------+------------+-------------+------------+-------------+--------------------------------------------+
; Name        ; state.READ ; state.WRITE ; state.AREF ; state.ARBIT ; state.IDLE                                 ;
+-------------+------------+-------------+------------+-------------+--------------------------------------------+
; state.IDLE  ; 0          ; 0           ; 0          ; 0           ; 0                                          ;
; state.ARBIT ; 0          ; 0           ; 0          ; 1           ; 1                                          ;
; state.AREF  ; 0          ; 0           ; 1          ; 0           ; 1                                          ;
; state.WRITE ; 0          ; 1           ; 0          ; 0           ; 1                                          ;
; state.READ  ; 1          ; 0           ; 0          ; 0           ; 1                                          ;
+-------------+------------+-------------+------------+-------------+--------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state                                                                                     ;
+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+
; Name                 ; init_state.INIT_TMRD ; init_state.INIT_END ; init_state.INIT_MRS ; init_state.INIT_TRF ; init_state.INIT_TRP ; init_state.INIT_AR ; init_state.INIT_PRE ; init_state.INIT_IDLE ;
+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+
; init_state.INIT_IDLE ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                    ;
; init_state.INIT_PRE  ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 1                    ;
; init_state.INIT_AR   ; 0                    ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                   ; 1                    ;
; init_state.INIT_TRP  ; 0                    ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_TRF  ; 0                    ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_MRS  ; 0                    ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_END  ; 0                    ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                    ;
; init_state.INIT_TMRD ; 1                    ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                    ;
+----------------------+----------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640|ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state                                                                                                                                                                                ;
+----------------+-------------+---------------+------------+----------------+--------------+------------+------------+---------------+------------+----------------+------------+----------------+------------+----------------+-------------+------------+
; Name           ; state.N_ACK ; state.RD_DATA ; state.ACK5 ; state.SEND_R_A ; state.START2 ; state.STOP ; state.ACK4 ; state.WR_DATA ; state.ACK3 ; state.SEND_B_L ; state.ACK2 ; state.SEND_B_H ; state.ACK1 ; state.SEND_D_A ; state.START ; state.IDLE ;
+----------------+-------------+---------------+------------+----------------+--------------+------------+------------+---------------+------------+----------------+------------+----------------+------------+----------------+-------------+------------+
; state.IDLE     ; 0           ; 0             ; 0          ; 0              ; 0            ; 0          ; 0          ; 0             ; 0          ; 0              ; 0          ; 0              ; 0          ; 0              ; 0           ; 0          ;
; state.START    ; 0           ; 0             ; 0          ; 0              ; 0            ; 0          ; 0          ; 0             ; 0          ; 0              ; 0          ; 0              ; 0          ; 0              ; 1           ; 1          ;
; state.SEND_D_A ; 0           ; 0             ; 0          ; 0              ; 0            ; 0          ; 0          ; 0             ; 0          ; 0              ; 0          ; 0              ; 0          ; 1              ; 0           ; 1          ;
; state.ACK1     ; 0           ; 0             ; 0          ; 0              ; 0            ; 0          ; 0          ; 0             ; 0          ; 0              ; 0          ; 0              ; 1          ; 0              ; 0           ; 1          ;
; state.SEND_B_H ; 0           ; 0             ; 0          ; 0              ; 0            ; 0          ; 0          ; 0             ; 0          ; 0              ; 0          ; 1              ; 0          ; 0              ; 0           ; 1          ;
; state.ACK2     ; 0           ; 0             ; 0          ; 0              ; 0            ; 0          ; 0          ; 0             ; 0          ; 0              ; 1          ; 0              ; 0          ; 0              ; 0           ; 1          ;
; state.SEND_B_L ; 0           ; 0             ; 0          ; 0              ; 0            ; 0          ; 0          ; 0             ; 0          ; 1              ; 0          ; 0              ; 0          ; 0              ; 0           ; 1          ;
; state.ACK3     ; 0           ; 0             ; 0          ; 0              ; 0            ; 0          ; 0          ; 0             ; 1          ; 0              ; 0          ; 0              ; 0          ; 0              ; 0           ; 1          ;
; state.WR_DATA  ; 0           ; 0             ; 0          ; 0              ; 0            ; 0          ; 0          ; 1             ; 0          ; 0              ; 0          ; 0              ; 0          ; 0              ; 0           ; 1          ;
; state.ACK4     ; 0           ; 0             ; 0          ; 0              ; 0            ; 0          ; 1          ; 0             ; 0          ; 0              ; 0          ; 0              ; 0          ; 0              ; 0           ; 1          ;
; state.STOP     ; 0           ; 0             ; 0          ; 0              ; 0            ; 1          ; 0          ; 0             ; 0          ; 0              ; 0          ; 0              ; 0          ; 0              ; 0           ; 1          ;
; state.START2   ; 0           ; 0             ; 0          ; 0              ; 1            ; 0          ; 0          ; 0             ; 0          ; 0              ; 0          ; 0              ; 0          ; 0              ; 0           ; 1          ;
; state.SEND_R_A ; 0           ; 0             ; 0          ; 1              ; 0            ; 0          ; 0          ; 0             ; 0          ; 0              ; 0          ; 0              ; 0          ; 0              ; 0           ; 1          ;
; state.ACK5     ; 0           ; 0             ; 1          ; 0              ; 0            ; 0          ; 0          ; 0             ; 0          ; 0              ; 0          ; 0              ; 0          ; 0              ; 0           ; 1          ;
; state.RD_DATA  ; 0           ; 1             ; 0          ; 0              ; 0            ; 0          ; 0          ; 0             ; 0          ; 0              ; 0          ; 0              ; 0          ; 0              ; 0           ; 1          ;
; state.N_ACK    ; 1           ; 0             ; 0          ; 0              ; 0            ; 0          ; 0          ; 0             ; 0          ; 0              ; 0          ; 0              ; 0          ; 0              ; 0           ; 1          ;
+----------------+-------------+---------------+------------+----------------+--------------+------------+------------+---------------+------------+----------------+------------+----------------+------------+----------------+-------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                 ;
+----------------------------------------------------+-------------------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                                   ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------------------------+------------------------+
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|ack    ; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|LessThan0 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                                                       ;                        ;
+----------------------------------------------------+-------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                              ; Reason for Removal                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[3]                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[3]                                                              ; Stuck at GND due to stuck port data_in                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_addr[0]                                                              ; Stuck at VCC due to stuck port data_in                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[3]                                                               ; Stuck at GND due to stuck port data_in                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_ba[0,1]                                                              ; Stuck at VCC due to stuck port data_in                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_addr[1..12]                                                          ; Stuck at VCC due to stuck port data_in                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_addr[0]                                                                ; Stuck at VCC due to stuck port data_in                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[3]                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_addr[1,2,4,5]                                                          ; Stuck at VCC due to stuck port data_in                                                                                              ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[0]         ; Stuck at GND due to stuck port data_in                                                                                              ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[0]      ; Stuck at GND due to stuck port data_in                                                                                              ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[1..9]      ; Stuck at GND due to stuck port data_in                                                                                              ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_r_m0[15]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                              ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_b_m0[13..15]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[0]      ; Stuck at GND due to stuck port data_in                                                                                              ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[1..9]   ; Stuck at GND due to stuck port data_in                                                                                              ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[1..9]   ; Stuck at GND due to stuck port data_in                                                                                              ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10] ; Lost fanout                                                                                                                         ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10] ; Lost fanout                                                                                                                         ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10] ; Lost fanout                                                                                                                         ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10] ; Lost fanout                                                                                                                         ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|wr_ack_dly                                                                                               ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|wr_sdram_en                            ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[0]                                                                  ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]                               ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_addr[3,6..12]                                                          ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]                               ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|wr_en_dly0[0]                                    ; Merged with isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|wr_en_dly[0]                                                    ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|wr_en_dly[1]                                                                                       ; Merged with isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|wr_en_dly0[1] ;
; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|dilation_wr_en                                                                                     ; Merged with isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|martrix_wr_en ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|wr_en_dly0[0]                                     ; Merged with isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|wr_en_dly[0]                                                     ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|wr_en_dly[1]                                                                                        ; Merged with isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|wr_en_dly0[1]  ;
; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|erosion_wr_en                                                                                       ; Merged with isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|martrix_wr_en  ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|wr_en_dly0[0]                                                    ; Merged with isp_top:u_isp_top|sobel_isp:u_sobel_isp|wr_en_dly[0]                                                                    ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|wr_en_dly0[1]                                                    ; Merged with isp_top:u_isp_top|sobel_isp:u_sobel_isp|wr_en_dly[1]                                                                    ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|wr_en_dly[2]                                                                                                       ; Merged with isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|matrix_wr_en                  ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[1..8]                                                                                      ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]                                                      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[1..8]                                                                                      ; Merged with sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]                                                      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[0]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                              ;
; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|rgb_g_m0[0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                              ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[0]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state~4                                                                ; Lost fanout                                                                                                                         ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state~5                                                                ; Lost fanout                                                                                                                         ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_state~6                                                                ; Lost fanout                                                                                                                         ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~4                                                             ; Lost fanout                                                                                                                         ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~5                                                             ; Lost fanout                                                                                                                         ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~6                                                             ; Lost fanout                                                                                                                         ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_state~7                                                             ; Lost fanout                                                                                                                         ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~4                                                              ; Lost fanout                                                                                                                         ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~5                                                              ; Lost fanout                                                                                                                         ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_state~6                                                              ; Lost fanout                                                                                                                         ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~4                                                                ; Lost fanout                                                                                                                         ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~5                                                                ; Lost fanout                                                                                                                         ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_state~6                                                                ; Lost fanout                                                                                                                         ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state~20                                                                                                       ; Lost fanout                                                                                                                         ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state~21                                                                                                       ; Lost fanout                                                                                                                         ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state~22                                                                                                       ; Lost fanout                                                                                                                         ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state~23                                                                                                       ; Lost fanout                                                                                                                         ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.START2                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                              ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.SEND_R_A                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                              ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.ACK5                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                              ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.RD_DATA                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.N_ACK                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                              ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|aref_en                                                                   ; Merged with sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|state.AREF                             ;
; Total Number of Removed Registers = 123                                                                                                                    ;                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.START2                                                                                           ; Stuck at GND              ; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.SEND_R_A,                                                                                            ;
;                                                                                                                                                    ; due to stuck port data_in ; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.ACK5,                                                                                                ;
;                                                                                                                                                    ;                           ; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|state.RD_DATA                                                                                              ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[0] ; Stuck at GND              ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[0], ;
;                                                                                                                                                    ; due to stuck port data_in ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[0]  ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[1] ; Stuck at GND              ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[1], ;
;                                                                                                                                                    ; due to stuck port data_in ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[1]  ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[2] ; Stuck at GND              ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[2], ;
;                                                                                                                                                    ; due to stuck port data_in ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[2]  ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[3] ; Stuck at GND              ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[3], ;
;                                                                                                                                                    ; due to stuck port data_in ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[3]  ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[4] ; Stuck at GND              ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[4], ;
;                                                                                                                                                    ; due to stuck port data_in ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[4]  ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[5] ; Stuck at GND              ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[5], ;
;                                                                                                                                                    ; due to stuck port data_in ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[5]  ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[6] ; Stuck at GND              ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[6], ;
;                                                                                                                                                    ; due to stuck port data_in ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[6]  ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[7] ; Stuck at GND              ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[7], ;
;                                                                                                                                                    ; due to stuck port data_in ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[7]  ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[8] ; Stuck at GND              ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[8], ;
;                                                                                                                                                    ; due to stuck port data_in ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[8]  ;
; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr[9] ; Stuck at GND              ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d0[9], ;
;                                                                                                                                                    ; due to stuck port data_in ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|ram_rd_addr_d1[9]  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 850   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 76    ;
; Number of registers using Asynchronous Clear ; 795   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 379   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                  ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[1]                                                                      ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[1]                                                                       ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[1]                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[1]                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[2]                                                                       ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[2]                                                                      ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[2]                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[2]                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_cmd[0]                                                                      ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|aref_cmd[0]                                                                       ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_cmd[0]                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_cmd[0]                                                                         ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|init_ba[1]                                                                          ; 10      ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0]                                                                       ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[0]                                                                          ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[1]                                                                       ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[1]                                                                          ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[0]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[0]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[1]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[1]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[2]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[2]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[3]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[3]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[4]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[4]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[5]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[5]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[6]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[6]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[7]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[7]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[8]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[8]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[9]                                                                     ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[9]                                                                        ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[10]                                                                    ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[10]                                                                       ; 2       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[11]                                                                    ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[11]                                                                       ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[12]                                                                    ; 1       ;
; sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12]                                                                       ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 8       ;
; ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|i2c_clk                                                                                                                ; 44      ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; 7       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6    ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9    ; 4       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 9       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; 7       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p|parity6    ; 5       ;
; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 56                                                                                                                            ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref_aref[0] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst|cnt_init_aref[3]   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst|cnt_aref[2]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ov5640|ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data|cnt_pic[4]                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ov5640|ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl|cnt_bit[0]                                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_rd_addr[16]                               ;
; 6:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |ov5640|sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|sdram_wr_addr[19]                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_ba[0]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_ba[0]         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[12]   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[12]      ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst|write_addr[6]    ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst|read_addr[2]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ov5640|tft_ctrl:u_tft_ctrl|rgb_tft[4]                                                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector22       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector15       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |ov5640|sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst|Selector6        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:a_delay ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                          ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                           ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                     ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                          ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                           ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                       ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                     ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                     ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                      ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ov5640 ;
+----------------+--------------------------+----------------------------+
; Parameter Name ; Value                    ; Type                       ;
+----------------+--------------------------+----------------------------+
; H_PIXEL        ; 000000000000001100100000 ; Unsigned Binary            ;
; V_PIXEL        ; 000000000000000111100000 ; Unsigned Binary            ;
+----------------+--------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_gen:u_clk_gen|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clk_gen ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 3                         ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 833                       ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; clk_gen_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_top:u_ov5640_top ;
+----------------+----------------------------+------------------------+
; Parameter Name ; Value                      ; Type                   ;
+----------------+----------------------------+------------------------+
; OV5640_ADDR    ; 0111100                    ; Unsigned Binary        ;
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary        ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary        ;
+----------------+----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl ;
+----------------+----------------------------+--------------------------------------------+
; Parameter Name ; Value                      ; Type                                       ;
+----------------+----------------------------+--------------------------------------------+
; CLK_FREQ       ; 10111110101111000010000000 ; Unsigned Binary                            ;
; I2C_CLK        ; 111101000010010000         ; Unsigned Binary                            ;
; DEVICE_ADDR    ; 0111100                    ; Unsigned Binary                            ;
+----------------+----------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg ;
+----------------+----------------------------------+------------------------------------------+
; Parameter Name ; Value                            ; Type                                     ;
+----------------+----------------------------------+------------------------------------------+
; WAIT_MAX       ; 00000000000000000100111000100000 ; Unsigned Binary                          ;
; REG_NUM        ; 00000000000000000000000011111011 ; Unsigned Binary                          ;
+----------------+----------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INVAILD_PIC    ; 1010  ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: isp_top:u_isp_top|sobel_isp:u_sobel_isp ;
+----------------+------------------+--------------------------------------------------+
; Parameter Name ; Value            ; Type                                             ;
+----------------+------------------+--------------------------------------------------+
; THR            ; 00011011         ; Unsigned Binary                                  ;
; BLACK          ; 0000000000000000 ; Unsigned Binary                                  ;
; WHITE          ; 1111111111111111 ; Unsigned Binary                                  ;
+----------------+------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit ;
+----------------+----------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------------+
; CNT_PIC_MAX    ; 00000000000000000000011001000001 ; Unsigned Binary                                                                    ;
+----------------+----------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_dhn1      ; Untyped                                                                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                                                                                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                                                                                                                    ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_dhn1      ; Untyped                                                                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 21    ; Signed Integer                                                                                    ;
; Q_PORT_WIDTH   ; 11    ; Signed Integer                                                                                    ;
; R_PORT_WIDTH   ; 12    ; Signed Integer                                                                                    ;
; PIPELINE       ; 0     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                              ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------+
; CNT_PIC_MAX    ; 00000000000000000000011001000001 ; Unsigned Binary                                                                                   ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                               ;
+----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                            ;
; NUMBER_OF_TAPS ; 2               ; Signed Integer                                                                                                                                                                                     ;
; TAP_DISTANCE   ; 800             ; Signed Integer                                                                                                                                                                                     ;
; WIDTH          ; 1               ; Signed Integer                                                                                                                                                                                     ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                                                                                                                            ;
; CBXI_PARAMETER ; shift_taps_e501 ; Untyped                                                                                                                                                                                            ;
+----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                               ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------+
; CNT_PIC_MAX    ; 00000000000000000000011001000001 ; Unsigned Binary                                                                                    ;
+----------------+----------------------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                                                                                                ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                                                                                             ;
; NUMBER_OF_TAPS ; 2               ; Signed Integer                                                                                                                                                                                      ;
; TAP_DISTANCE   ; 800             ; Signed Integer                                                                                                                                                                                      ;
; WIDTH          ; 1               ; Signed Integer                                                                                                                                                                                      ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_e501 ; Untyped                                                                                                                                                                                             ;
+----------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_3fk1  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                 ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                              ;
; USE_EAB                 ; ON           ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_3fk1  ; Untyped                                                                                              ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                     ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
; T_POWER        ; 100111000100000 ; Unsigned Binary                                                                          ;
; P_CHARGE       ; 0010            ; Unsigned Binary                                                                          ;
; AUTO_REF       ; 0001            ; Unsigned Binary                                                                          ;
; NOP            ; 0111            ; Unsigned Binary                                                                          ;
; M_REG_SET      ; 0000            ; Unsigned Binary                                                                          ;
; INIT_IDLE      ; 000             ; Unsigned Binary                                                                          ;
; INIT_PRE       ; 001             ; Unsigned Binary                                                                          ;
; INIT_TRP       ; 011             ; Unsigned Binary                                                                          ;
; INIT_AR        ; 010             ; Unsigned Binary                                                                          ;
; INIT_TRF       ; 100             ; Unsigned Binary                                                                          ;
; INIT_MRS       ; 101             ; Unsigned Binary                                                                          ;
; INIT_TMRD      ; 111             ; Unsigned Binary                                                                          ;
; INIT_END       ; 110             ; Unsigned Binary                                                                          ;
; TRP_CLK        ; 010             ; Unsigned Binary                                                                          ;
; TRC_CLK        ; 111             ; Unsigned Binary                                                                          ;
; TMRD_CLK       ; 011             ; Unsigned Binary                                                                          ;
+----------------+-----------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; IDLE           ; 00001 ; Unsigned Binary                                                                                      ;
; ARBIT          ; 00010 ; Unsigned Binary                                                                                      ;
; AREF           ; 00100 ; Unsigned Binary                                                                                      ;
; WRITE          ; 01000 ; Unsigned Binary                                                                                      ;
; READ           ; 10000 ; Unsigned Binary                                                                                      ;
; CMD_NOP        ; 0111  ; Unsigned Binary                                                                                      ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; CNT_REF_MAX    ; 1011101101 ; Unsigned Binary                                                                                 ;
; TRP_CLK        ; 010        ; Unsigned Binary                                                                                 ;
; TRC_CLK        ; 111        ; Unsigned Binary                                                                                 ;
; P_CHARGE       ; 0010       ; Unsigned Binary                                                                                 ;
; A_REF          ; 0001       ; Unsigned Binary                                                                                 ;
; NOP            ; 0111       ; Unsigned Binary                                                                                 ;
; AREF_IDLE      ; 000        ; Unsigned Binary                                                                                 ;
; AREF_PCHA      ; 001        ; Unsigned Binary                                                                                 ;
; AREF_TRP       ; 011        ; Unsigned Binary                                                                                 ;
; AUTO_REF       ; 010        ; Unsigned Binary                                                                                 ;
; AREF_TRF       ; 100        ; Unsigned Binary                                                                                 ;
; AREF_END       ; 101        ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                                 ;
; TRP_CLK        ; 0000000010 ; Unsigned Binary                                                                                 ;
; WR_IDLE        ; 0000       ; Unsigned Binary                                                                                 ;
; WR_ACTIVE      ; 0001       ; Unsigned Binary                                                                                 ;
; WR_TRCD        ; 0011       ; Unsigned Binary                                                                                 ;
; WR_WRITE       ; 0010       ; Unsigned Binary                                                                                 ;
; WR_DATA        ; 0100       ; Unsigned Binary                                                                                 ;
; WR_PRE         ; 0101       ; Unsigned Binary                                                                                 ;
; WR_TRP         ; 0111       ; Unsigned Binary                                                                                 ;
; WR_END         ; 0110       ; Unsigned Binary                                                                                 ;
; NOP            ; 0111       ; Unsigned Binary                                                                                 ;
; ACTIVE         ; 0011       ; Unsigned Binary                                                                                 ;
; WRITE          ; 0100       ; Unsigned Binary                                                                                 ;
; B_STOP         ; 0110       ; Unsigned Binary                                                                                 ;
; P_CHARGE       ; 0010       ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst ;
+----------------+------------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                          ;
+----------------+------------+-----------------------------------------------------------------------------------------------+
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                               ;
; TCL_CLK        ; 0000000011 ; Unsigned Binary                                                                               ;
; TRP_CLK        ; 0000000010 ; Unsigned Binary                                                                               ;
; RD_IDLE        ; 0000       ; Unsigned Binary                                                                               ;
; RD_ACTIVE      ; 0001       ; Unsigned Binary                                                                               ;
; RD_TRCD        ; 0011       ; Unsigned Binary                                                                               ;
; RD_READ        ; 0010       ; Unsigned Binary                                                                               ;
; RD_CL          ; 0100       ; Unsigned Binary                                                                               ;
; RD_DATA        ; 0101       ; Unsigned Binary                                                                               ;
; RD_PRE         ; 0111       ; Unsigned Binary                                                                               ;
; RD_TRP         ; 0110       ; Unsigned Binary                                                                               ;
; RD_END         ; 1100       ; Unsigned Binary                                                                               ;
; NOP            ; 0111       ; Unsigned Binary                                                                               ;
; ACTIVE         ; 0011       ; Unsigned Binary                                                                               ;
; READ           ; 0101       ; Unsigned Binary                                                                               ;
; B_STOP         ; 0110       ; Unsigned Binary                                                                               ;
; P_CHARGE       ; 0010       ; Unsigned Binary                                                                               ;
+----------------+------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tft_ctrl:u_tft_ctrl    ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; H_SYNC         ; 00000100010                      ; Unsigned Binary ;
; H_BACK         ; 00000101110                      ; Unsigned Binary ;
; H_LEFT         ; 00000000000                      ; Unsigned Binary ;
; H_VALID        ; 01100100000                      ; Unsigned Binary ;
; H_RIGHT        ; 00000000000                      ; Unsigned Binary ;
; H_FRONT        ; 00011010010                      ; Unsigned Binary ;
; H_TOTAL        ; 10001000010                      ; Unsigned Binary ;
; V_SYNC         ; 00000001010                      ; Unsigned Binary ;
; V_BACK         ; 00000010111                      ; Unsigned Binary ;
; V_TOP          ; 00000000000                      ; Unsigned Binary ;
; V_VALID        ; 00111100000                      ; Unsigned Binary ;
; V_BOTTOM       ; 00000000000                      ; Unsigned Binary ;
; V_FRONT        ; 00000010110                      ; Unsigned Binary ;
; V_TOTAL        ; 01000010111                      ; Unsigned Binary ;
; H_PIXEL        ; 01100100000                      ; Unsigned Binary ;
; V_PIXEL        ; 00111100000                      ; Unsigned Binary ;
; H_BLACK        ; 00000000000000000000000000000000 ; Unsigned Binary ;
; V_BLACK        ; 00000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_oct     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 10           ; Untyped                                 ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                 ;
; LPM_WIDTHP                                     ; 20           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 20           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_oct     ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                 ;
; LPM_WIDTHB                                     ; 5            ; Untyped                                 ;
; LPM_WIDTHP                                     ; 13           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 13           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                 ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                 ;
; LPM_WIDTHP                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 16           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                    ;
+------------------------------------------------+--------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                 ;
; LPM_WIDTHB                                     ; 7            ; Untyped                                 ;
; LPM_WIDTHP                                     ; 15           ; Untyped                                 ;
; LPM_WIDTHR                                     ; 15           ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                 ;
; LATENCY                                        ; 0            ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                 ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                 ;
+------------------------------------------------+--------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; clk_gen:u_clk_gen|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                             ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                            ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                                                                                                                ;
; Entity Instance                           ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                         ;
; Entity Instance                           ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                                         ;
; Entity Instance            ; isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component  ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 800                                                                                                                                                                                       ;
;     -- WIDTH               ; 1                                                                                                                                                                                         ;
; Entity Instance            ; isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                                                                                                                                         ;
;     -- TAP_DISTANCE        ; 800                                                                                                                                                                                       ;
;     -- WIDTH               ; 1                                                                                                                                                                                         ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                  ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                ;
; Entity Instance            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                       ;
;     -- LPM_WIDTH           ; 16                                                                                               ;
;     -- LPM_NUMWORDS        ; 1024                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
; Entity Instance            ; sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                       ;
;     -- LPM_WIDTH           ; 16                                                                                               ;
;     -- LPM_NUMWORDS        ; 1024                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                              ;
;     -- USE_EAB             ; ON                                                                                               ;
+----------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                 ;
+---------------------------------------+--------------------------------------------------------+
; Name                                  ; Value                                                  ;
+---------------------------------------+--------------------------------------------------------+
; Number of entity instances            ; 5                                                      ;
; Entity Instance                       ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 10                                                     ;
;     -- LPM_WIDTHB                     ; 10                                                     ;
;     -- LPM_WIDTHP                     ; 20                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                     ;
;     -- USE_EAB                        ; OFF                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                     ;
; Entity Instance                       ; isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                                                     ;
;     -- LPM_WIDTHB                     ; 10                                                     ;
;     -- LPM_WIDTHP                     ; 20                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                     ;
;     -- USE_EAB                        ; OFF                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                     ;
; Entity Instance                       ; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5 ;
;     -- LPM_WIDTHA                     ; 8                                                      ;
;     -- LPM_WIDTHB                     ; 5                                                      ;
;     -- LPM_WIDTHP                     ; 13                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                    ;
;     -- USE_EAB                        ; OFF                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                     ;
; Entity Instance                       ; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 8                                                      ;
;     -- LPM_WIDTHB                     ; 8                                                      ;
;     -- LPM_WIDTHP                     ; 16                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                    ;
;     -- USE_EAB                        ; OFF                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                     ;
; Entity Instance                       ; isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                      ;
;     -- LPM_WIDTHB                     ; 7                                                      ;
;     -- LPM_WIDTHP                     ; 15                                                     ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                     ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                    ;
;     -- USE_EAB                        ; OFF                                                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                     ;
+---------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:rd_fifo_data" ;
+---------+--------+----------+------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                ;
+---------+--------+----------+------------------------------------------------------------------------+
; rdusedw ; Output ; Info     ; Explicitly unconnected                                                 ;
+---------+--------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data" ;
+---------+--------+----------+------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                ;
+---------+--------+----------+------------------------------------------------------------------------+
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                 ;
+---------+--------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:sdram_top_inst"                                                                                                   ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                  ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sdram_wr_b_addr         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sdram_wr_e_addr[16..14] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; sdram_wr_e_addr[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; sdram_wr_e_addr[23..19] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sdram_wr_e_addr[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sdram_wr_e_addr[18]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; sdram_wr_e_addr[17]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sdram_wr_e_addr[13]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; wr_burst_len[8..0]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; wr_burst_len[9]         ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; sdram_rd_b_addr         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sdram_rd_e_addr[16..14] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; sdram_rd_e_addr[12..10] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; sdram_rd_e_addr[23..19] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sdram_rd_e_addr[9..0]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sdram_rd_e_addr[18]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; sdram_rd_e_addr[17]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; sdram_rd_e_addr[13]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; rd_burst_len[8..0]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; rd_burst_len[9]         ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; read_valid              ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; pingpang_en             ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; rd_fifo_num             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                           ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------+
; martrix_wr_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; matrix_p31    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation" ;
+--------------+--------+----------+--------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                          ;
+--------------+--------+----------+--------------------------------------------------+
; img_1bit_out ; Output ; Info     ; Explicitly unconnected                           ;
+--------------+--------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                          ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------+
; martrix_wr_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
; matrix_p31    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.              ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; erosion_rgb565 ; Output ; Info     ; Explicitly unconnected                        ;
+----------------+--------+----------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt" ;
+-----------+--------+----------+-------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                         ;
+-----------+--------+----------+-------------------------------------------------+
; remainder ; Output ; Info     ; Explicitly unconnected                          ;
+-----------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit"                                                           ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; matrix_wr_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; matrix_p22   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; pre_href     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; matrix_href  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "isp_top:u_isp_top|sobel_isp:u_sobel_isp" ;
+------------+--------+----------+------------------------------------+
; Port       ; Type   ; Severity ; Details                            ;
+------------+--------+----------+------------------------------------+
; sobel_data ; Output ; Info     ; Explicitly unconnected             ;
+------------+--------+----------+------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr" ;
+-------------+--------+----------+-----------------------------------+
; Port        ; Type   ; Severity ; Details                           ;
+-------------+--------+----------+-----------------------------------+
; rgb565_data ; Output ; Info     ; Explicitly unconnected            ;
; img_cb      ; Output ; Info     ; Explicitly unconnected            ;
; img_cr      ; Output ; Info     ; Explicitly unconnected            ;
+-------------+--------+----------+-----------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl" ;
+----------+--------+----------+------------------------------------------+
; Port     ; Type   ; Severity ; Details                                  ;
+----------+--------+----------+------------------------------------------+
; wr_en    ; Input  ; Info     ; Stuck at VCC                             ;
; addr_num ; Input  ; Info     ; Stuck at VCC                             ;
; rd_en    ; Input  ; Info     ; Explicitly unconnected                   ;
; rd_data  ; Output ; Info     ; Explicitly unconnected                   ;
+----------+--------+----------+------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Sep 16 20:45:50 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640 -c ov5640
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/isp/line_shift_ram_8bit.v
    Info (12023): Found entity 1: line_shift_RAM_8bit
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/isp/isp_top.v
    Info (12023): Found entity 1: isp_top
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/isp/isp_1bit_dilation.v
    Info (12023): Found entity 1: isp_1bit_dilation
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/isp/matrix3_3_generate_8bit.v
    Info (12023): Found entity 1: matrix3_3_generate_8bit
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/isp/matrix3_3_generate_1bit.v
    Info (12023): Found entity 1: matrix3_3_generate_1bit
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/isp/isp_1bit_erosion.v
    Info (12023): Found entity 1: isp_1bit_erosion
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/isp/sobel_isp.v
    Info (12023): Found entity 1: sobel_isp
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/isp/rgb_ycbcr.v
    Info (12023): Found entity 1: rgb_ycbcr
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/ov5640/ov5640_top.v
    Info (12023): Found entity 1: ov5640_top
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/ov5640/ov5640_data.v
    Info (12023): Found entity 1: ov5640_data
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/ov5640/ov5640_cfg.v
    Info (12023): Found entity 1: ov5640_cfg
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/ov5640/i2c_ctrl.v
    Info (12023): Found entity 1: i2c_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/sdram/sdram_write.v
    Info (12023): Found entity 1: sdram_write
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/sdram/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/sdram/sdram_read.v
    Info (12023): Found entity 1: sdram_read
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/sdram/sdram_init.v
    Info (12023): Found entity 1: sdram_init
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/sdram/sdram_arbit.v
    Info (12023): Found entity 1: sdram_arbit
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/sdram/sdram_a_ref.v
    Info (12023): Found entity 1: sdram_a_ref
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/sdram/fifo_ctrl.v
    Info (12023): Found entity 1: fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/fifo_data/fifo_data.v
    Info (12023): Found entity 1: fifo_data
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/tft_ctrl.v
    Info (12023): Found entity 1: tft_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/rtl/ov5640.v
    Info (12023): Found entity 1: ov5640
Info (12021): Found 1 design units, including 1 entities, in source file /fpga_isp/ov5640_sobel/sim/tb_ov5640_data.v
    Info (12023): Found entity 1: tb_ov5640_data
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v
    Info (12023): Found entity 1: clk_gen
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/shift_register/shift_register.v
    Info (12023): Found entity 1: shift_register
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/sqrt/sqrt.v
    Info (12023): Found entity 1: sqrt
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/shift_register_1bit/shift_register_1bit.v
    Info (12023): Found entity 1: shift_register_1bit
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/fifo/fifo.v
    Info (12023): Found entity 1: fifo
Info (12021): Found 1 design units, including 1 entities, in source file ip_core/ram/blk_mem_gen_0.v
    Info (12023): Found entity 1: blk_mem_gen_0
Warning (10222): Verilog HDL Parameter Declaration warning at i2c_ctrl.v(24): Parameter Declaration in module "i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at i2c_ctrl.v(40): Parameter Declaration in module "i2c_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "ov5640" for the top level hierarchy
Info (12128): Elaborating entity "clk_gen" for hierarchy "clk_gen:u_clk_gen"
Info (12128): Elaborating entity "altpll" for hierarchy "clk_gen:u_clk_gen|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clk_gen:u_clk_gen|altpll:altpll_component"
Info (12133): Instantiated megafunction "clk_gen:u_clk_gen|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "3"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "833"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clk_gen"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v
    Info (12023): Found entity 1: clk_gen_altpll
Info (12128): Elaborating entity "clk_gen_altpll" for hierarchy "clk_gen:u_clk_gen|altpll:altpll_component|clk_gen_altpll:auto_generated"
Info (12128): Elaborating entity "ov5640_top" for hierarchy "ov5640_top:u_ov5640_top"
Info (12128): Elaborating entity "i2c_ctrl" for hierarchy "ov5640_top:u_ov5640_top|i2c_ctrl:u_i2c_ctrl"
Warning (10027): Verilog HDL or VHDL warning at the i2c_ctrl.v(216): index expression is not wide enough to address all of the elements in the array
Info (10264): Verilog HDL Case Statement information at i2c_ctrl.v(246): all case item expressions in this case statement are onehot
Warning (10240): Verilog HDL Always Construct warning at i2c_ctrl.v(246): inferring latch(es) for variable "ack", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ack" at i2c_ctrl.v(246)
Info (12128): Elaborating entity "ov5640_cfg" for hierarchy "ov5640_top:u_ov5640_top|ov5640_cfg:u_ov5640_cfg"
Info (12128): Elaborating entity "ov5640_data" for hierarchy "ov5640_top:u_ov5640_top|ov5640_data:u_ov5640_data"
Info (12128): Elaborating entity "isp_top" for hierarchy "isp_top:u_isp_top"
Info (12128): Elaborating entity "rgb_ycbcr" for hierarchy "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr"
Info (12128): Elaborating entity "sobel_isp" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp"
Info (12128): Elaborating entity "matrix3_3_generate_8bit" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit"
Warning (10230): Verilog HDL assignment warning at matrix3_3_generate_8bit.v(35): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "line_shift_RAM_8bit" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit"
Warning (10230): Verilog HDL assignment warning at line_shift_RAM_8bit.v(31): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "blk_mem_gen_0" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dhn1.tdf
    Info (12023): Found entity 1: altsyncram_dhn1
Info (12128): Elaborating entity "altsyncram_dhn1" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated"
Info (12128): Elaborating entity "sqrt" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt"
Info (12128): Elaborating entity "altsqrt" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12130): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12133): Instantiated megafunction "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component" with the following parameter:
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "q_port_width" = "11"
    Info (12134): Parameter "r_port_width" = "12"
    Info (12134): Parameter "width" = "21"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf
    Info (12023): Found entity 1: add_sub_qqc
Info (12128): Elaborating entity "add_sub_qqc" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf
    Info (12023): Found entity 1: add_sub_pqc
Info (12128): Elaborating entity "add_sub_pqc" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf
    Info (12023): Found entity 1: add_sub_oqc
Info (12128): Elaborating entity "add_sub_oqc" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf
    Info (12023): Found entity 1: add_sub_nqc
Info (12128): Elaborating entity "add_sub_nqc" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf
    Info (12023): Found entity 1: add_sub_fpc
Info (12128): Elaborating entity "add_sub_fpc" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf
    Info (12023): Found entity 1: add_sub_epc
Info (12128): Elaborating entity "add_sub_epc" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf
    Info (12023): Found entity 1: add_sub_dpc
Info (12128): Elaborating entity "add_sub_dpc" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf
    Info (12023): Found entity 1: add_sub_cpc
Info (12128): Elaborating entity "add_sub_cpc" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf
    Info (12023): Found entity 1: add_sub_bpc
Info (12128): Elaborating entity "add_sub_bpc" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf
    Info (12023): Found entity 1: add_sub_apc
Info (12128): Elaborating entity "add_sub_apc" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:a_delay"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:a_delay", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|sqrt:u_sqrt|altsqrt:ALTSQRT_component"
Info (12128): Elaborating entity "isp_1bit_erosion" for hierarchy "isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0"
Info (12128): Elaborating entity "matrix3_3_generate_1bit" for hierarchy "isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit"
Warning (10230): Verilog HDL assignment warning at matrix3_3_generate_1bit.v(29): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "shift_register_1bit" for hierarchy "isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "800"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_e501.tdf
    Info (12023): Found entity 1: shift_taps_e501
Info (12128): Elaborating entity "shift_taps_e501" for hierarchy "isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ma1.tdf
    Info (12023): Found entity 1: altsyncram_5ma1
Info (12128): Elaborating entity "altsyncram_5ma1" for hierarchy "isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|altsyncram_5ma1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf
    Info (12023): Found entity 1: cntr_auf
Info (12128): Elaborating entity "cntr_auf" for hierarchy "isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "isp_top:u_isp_top|isp_1bit_erosion:u_isp_1bit_erosion0|matrix3_3_generate_1bit:u_matrix3_3_generate_1bit|shift_register_1bit:u_shift_register_1bit|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_e501:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4"
Info (12128): Elaborating entity "isp_1bit_dilation" for hierarchy "isp_top:u_isp_top|isp_1bit_dilation:u_isp_1bit_dilation"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:sdram_top_inst"
Info (12128): Elaborating entity "fifo_ctrl" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst"
Info (12128): Elaborating entity "fifo_data" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_3fk1.tdf
    Info (12023): Found entity 1: dcfifo_3fk1
Info (12128): Elaborating entity "dcfifo_3fk1" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf
    Info (12023): Found entity 1: altsyncram_em31
Info (12128): Elaborating entity "altsyncram_em31" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|altsyncram_em31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|dffpipe_pe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe5"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe7"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "sdram_top:sdram_top_inst|fifo_ctrl:fifo_ctrl_inst|fifo_data:wr_fifo_data|dcfifo:dcfifo_component|dcfifo_3fk1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst"
Info (12128): Elaborating entity "sdram_init" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_init:sdram_init_inst"
Info (10264): Verilog HDL Case Statement information at sdram_init.v(140): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_arbit" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_arbit:sdram_arbit_inst"
Info (10264): Verilog HDL Case Statement information at sdram_arbit.v(126): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_a_ref" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_a_ref:sdram_a_ref_inst"
Info (10264): Verilog HDL Case Statement information at sdram_a_ref.v(155): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_write" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_write:sdram_write_inst"
Info (10264): Verilog HDL Case Statement information at sdram_write.v(141): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "sdram_read" for hierarchy "sdram_top:sdram_top_inst|sdram_ctrl:sdram_ctrl_inst|sdram_read:sdram_read_inst"
Info (10264): Verilog HDL Case Statement information at sdram_read.v(151): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at sdram_read.v(172): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "tft_ctrl" for hierarchy "tft_ctrl:u_tft_ctrl"
Info (13014): Ignored 11 buffer(s)
    Info (13016): Ignored 11 CARRY_SUM buffer(s)
Info (278001): Inferred 5 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "isp_top:u_isp_top|sobel_isp:u_sobel_isp|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "isp_top:u_isp_top|sobel_isp:u_sobel_isp|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|Mult0"
Info (12130): Elaborated megafunction instantiation "isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "isp_top:u_isp_top|sobel_isp:u_sobel_isp|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_oct.tdf
    Info (12023): Found entity 1: mult_oct
Info (12130): Elaborated megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5"
Info (12133): Instantiated megafunction "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core", which is child of megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5|altshift:external_latency_ffs", which is child of megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult5"
Info (12130): Elaborated megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult2"
Info (12130): Elaborated megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh
Info (12131): Elaborated megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "isp_top:u_isp_top|rgb_ycbcr:u_rgb_ycbcr|lpm_mult:Mult0"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cs_n" is stuck at GND
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC
    Warning (13410): Pin "ov5640_rst_n" is stuck at VCC
    Warning (13410): Pin "ov5640_pwdn" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 21 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 9 MSB VCC or GND address nodes from RAM block "isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_1|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ALTSYNCRAM"
Info (17036): Removed 9 MSB VCC or GND address nodes from RAM block "isp_top:u_isp_top|sobel_isp:u_sobel_isp|matrix3_3_generate_8bit:u_matrix3_3_generate_8bit|line_shift_RAM_8bit:u_line_shift_RAM_8bit|blk_mem_gen_0:u_ram_1024x8_0|altsyncram:altsyncram_component|altsyncram_dhn1:auto_generated|ALTSYNCRAM"
Info (144001): Generated suppressed messages file E:/FPGA_isp/ov5640_sobel/quartus_prj/output_files/ov5640.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2142 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 50 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 2005 logic cells
    Info (21064): Implemented 52 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 4708 megabytes
    Info: Processing ended: Fri Sep 16 20:46:03 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/FPGA_isp/ov5640_sobel/quartus_prj/output_files/ov5640.map.smsg.


