module LAB4 (SW, KEY, HEX0);
	input [2:0] SW;
	input [0:0] KEY;
	output [6:0] KEX0;
	reg [3:0] count;
	
	seg_decoder display(count, HEX0);
	
	//SW[0] is manual clock input, KEY is active-low reset
	always @(negedge SW[0] or negedge KEY) begin
		if(~KEY) begin
			count = 0;
		end
		else begin
			if(SW[2] == 0 && SW[1] == 1) begin
				count = count + 1;
			end
			else if (SW[2] == 1 && SW[1] == 0) begin
				count = count + 2;
			end
			else if (SW[2] == 1 && SW[1] == 1) begin
				count = count - 1;
			end
		end
	end
endmodule

module seg_decoder (bcd, seg);
	input [3:0] bcd;
	output reg [6:0] seg;
	
	always @(bcd) begin
		case (bcd) begin
			0 : seg = 7'b1000000;
			1 : seg = 7'b1111001;
			2 : seg = 7'b0100100;
			3 : seg = 7'b0110000;
			4 : seg = 7'b0011001;
			5 : seg = 7'b0010010;
			6 : seg = 7'b0000010;
			7 : seg = 7'b1111000;
			8 : seg = 7'b0000000;
			9 : seg = 7'b0010000; 
			//lights out
			default : seg = 7'b1111111;
		endcase
	end
endmodule
