# Generated by Yosys 0.9+2406 (git sha1 9ac3484, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1607410735049/work=/usr/local/src/conda/yosys-0.8.0_0003_e80fb742f_20201208_122808 -fdebug-prefix-map=/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda=/usr/local/src/conda-prefix -fPIC -Os)

.model top
.inputs GPIO_PIN(0)_$inp GPIO_PIN(1)_$inp GPIO_PIN(2)_$inp GPIO_PIN(3)_$inp GPIO_PIN(4)_$inp GPIO_PIN(5)_$inp GPIO_PIN(6)_$inp GPIO_PIN(7)_$inp
.outputs GPIO_PIN(0)_$out GPIO_PIN(1)_$out GPIO_PIN(2)_$out GPIO_PIN(3)_$out GPIO_PIN(4)_$out GPIO_PIN(5)_$out GPIO_PIN(6)_$out GPIO_PIN(7)_$out
.subckt GND GND=$false
.subckt VCC VCC=$true
.subckt VCC VCC=$undef
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=WB_RST_LUT2_I0.XAB XB1=$true XB2=$true XSL=WB_RST_LUT2_I0.XSL XZ=u_gclkbuff_reset_A
.cname WB_RST_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(24) XZ=WBs_RD_DAT(24)
.cname WBs_RD_DAT_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT3_O_I0 XA2=$false XAB=WBs_RD_DAT_LUT4_O_9.TBS XB1=WBs_RD_DAT_LUT3_O_I0 XB2=WBs_RD_DAT_LUT3_O_I0 XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O XZ=WBs_RD_DAT(29)
.cname WBs_RD_DAT_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(29) XZ=WBs_RD_DAT_LUT3_O_I0
.cname WBs_RD_DAT_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB CZ=WBs_RD_DAT_LUT4_O_9.TBS TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XSL TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB
.cname WBs_RD_DAT_LUT3_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=WBs_RD_DAT_LUT4_O_I0 BA2=$false BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O BB1=WBs_RD_DAT_LUT4_O_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O CZ=WBs_RD_DAT(31) TA1=WBs_RD_DAT_LUT4_O_I0 TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O TB1=$false TB2=$false TBS=WBs_RD_DAT_LUT4_O_9.TBS TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O
.cname WBs_RD_DAT_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=WBs_RD_DAT_LUT4_O_1_I0 BA2=$false BAB=WBs_RD_DAT_LUT4_O_6_I2 BB1=WBs_RD_DAT_LUT4_O_1_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O CZ=WBs_RD_DAT(30) TA1=WBs_RD_DAT_LUT4_O_1_I0 TA2=$false TAB=WBs_RD_DAT_LUT4_O_6_I2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O
.cname WBs_RD_DAT_LUT4_O_1.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=$false BA2=$false BAB=WBs_RD_DAT_LUT4_O_9.TBS BB1=WBs_RD_DAT_LUT4_O_10_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O CZ=WBs_RD_DAT(16) TA1=WBs_RD_DAT_LUT4_O_10_I0 TA2=$false TAB=WBs_RD_DAT_LUT4_O_9.TBS TB1=WBs_RD_DAT_LUT4_O_10_I0 TB2=$false TBS=WBs_RD_DAT_LUT4_O_5_I3 TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O
.cname WBs_RD_DAT_LUT4_O_10.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(16) XZ=WBs_RD_DAT_LUT4_O_10_I0
.cname WBs_RD_DAT_LUT4_O_10_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(30) XZ=WBs_RD_DAT_LUT4_O_1_I0
.cname WBs_RD_DAT_LUT4_O_1_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=WBs_RD_DAT_LUT4_O_9.TBS BB1=WBs_RD_DAT_LUT4_O_2_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O CZ=WBs_RD_DAT(28) TA1=WBs_RD_DAT_LUT4_O_2_I0 TA2=$false TAB=WBs_RD_DAT_LUT4_O_9.TBS TB1=WBs_RD_DAT_LUT4_O_2_I0 TB2=$false TBS=WBs_RD_DAT_LUT4_O_5_I3 TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O
.cname WBs_RD_DAT_LUT4_O_2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(28) XZ=WBs_RD_DAT_LUT4_O_2_I0
.cname WBs_RD_DAT_LUT4_O_2_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=WBs_RD_DAT_LUT4_O_3_I0 BA2=$false BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O BB1=WBs_RD_DAT_LUT4_O_3_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O CZ=WBs_RD_DAT(27) TA1=WBs_RD_DAT_LUT4_O_3_I0 TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O TB1=$false TB2=$false TBS=WBs_RD_DAT_LUT4_O_9.TBS TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O
.cname WBs_RD_DAT_LUT4_O_3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(27) XZ=WBs_RD_DAT_LUT4_O_3_I0
.cname WBs_RD_DAT_LUT4_O_3_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=WBs_RD_DAT_LUT4_O_9.TBS BB1=WBs_RD_DAT_LUT4_O_4_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O CZ=WBs_RD_DAT(25) TA1=WBs_RD_DAT_LUT4_O_4_I0 TA2=$false TAB=WBs_RD_DAT_LUT4_O_9.TBS TB1=WBs_RD_DAT_LUT4_O_4_I0 TB2=$false TBS=WBs_RD_DAT_LUT4_O_5_I3 TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O
.cname WBs_RD_DAT_LUT4_O_4.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(25) XZ=WBs_RD_DAT_LUT4_O_4_I0
.cname WBs_RD_DAT_LUT4_O_4_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=WBs_RD_DAT_LUT4_O_9.TBS BB1=WBs_RD_DAT_LUT4_O_5_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O CZ=WBs_RD_DAT(23) TA1=WBs_RD_DAT_LUT4_O_5_I0 TA2=$false TAB=WBs_RD_DAT_LUT4_O_9.TBS TB1=WBs_RD_DAT_LUT4_O_5_I0 TB2=$false TBS=WBs_RD_DAT_LUT4_O_5_I3 TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O
.cname WBs_RD_DAT_LUT4_O_5.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(23) XZ=WBs_RD_DAT_LUT4_O_5_I0
.cname WBs_RD_DAT_LUT4_O_5_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=WBs_RD_DAT_LUT4_O_6_I0 BA2=$false BAB=WBs_RD_DAT_LUT4_O_6_I2 BB1=WBs_RD_DAT_LUT4_O_6_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O CZ=WBs_RD_DAT(21) TA1=WBs_RD_DAT_LUT4_O_6_I0 TA2=$false TAB=WBs_RD_DAT_LUT4_O_6_I2 TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O
.cname WBs_RD_DAT_LUT4_O_6.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(21) XZ=WBs_RD_DAT_LUT4_O_6_I0
.cname WBs_RD_DAT_LUT4_O_6_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TSL XZ=WBs_RD_DAT_LUT4_O_6_I2
.cname WBs_RD_DAT_LUT4_O_6_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TSL
.cname WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 XB1=$false XB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2
.cname WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XAB
.cname WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XAB BB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB CZ=WBs_RD_DAT_LUT4_O_5_I3 TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XAB TB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 TB2=$false TBS=WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.XAB TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB
.cname WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL
.cname WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XSL XA2=WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XSL XAB=WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0 XB1=WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL XZ=WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.XAB
.cname WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 XB1=$false XB2=$true XSL=WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2
.cname WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=$false BA2=$false BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL CZ=WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XSL TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL TB1=$false TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL
.cname WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2
.cname WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=WBs_RD_DAT_LUT4_O_7_I0 BA2=$false BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O BB1=WBs_RD_DAT_LUT4_O_7_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O CZ=WBs_RD_DAT(20) TA1=WBs_RD_DAT_LUT4_O_7_I0 TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O TB1=$false TB2=$false TBS=WBs_RD_DAT_LUT4_O_9.TBS TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O
.cname WBs_RD_DAT_LUT4_O_7.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(20) XZ=WBs_RD_DAT_LUT4_O_7_I0
.cname WBs_RD_DAT_LUT4_O_7_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=WBs_RD_DAT_LUT4_O_8_I0 BA2=$false BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O BB1=WBs_RD_DAT_LUT4_O_8_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O CZ=WBs_RD_DAT(19) TA1=WBs_RD_DAT_LUT4_O_8_I0 TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O TB1=$false TB2=$false TBS=WBs_RD_DAT_LUT4_O_9.TBS TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O
.cname WBs_RD_DAT_LUT4_O_8.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(19) XZ=WBs_RD_DAT_LUT4_O_8_I0
.cname WBs_RD_DAT_LUT4_O_8_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=WBs_RD_DAT_LUT4_O_9_I0 BA2=$false BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O BB1=WBs_RD_DAT_LUT4_O_9_I0 BB2=$false BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O CZ=WBs_RD_DAT(18) TA1=WBs_RD_DAT_LUT4_O_9_I0 TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O TB1=$false TB2=$false TBS=WBs_RD_DAT_LUT4_O_9.TBS TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O
.cname WBs_RD_DAT_LUT4_O_9.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 0
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(18) XZ=WBs_RD_DAT_LUT4_O_9_I0
.cname WBs_RD_DAT_LUT4_O_9_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(31) XZ=WBs_RD_DAT_LUT4_O_I0
.cname WBs_RD_DAT_LUT4_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_mux4x0_Q_A XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O XB1=WBs_RD_DAT_mux4x0_Q_C XB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O XZ=WBs_RD_DAT(26)
.cname WBs_RD_DAT_mux4x0_Q.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O XB1=WBs_RD_DAT_mux4x0_Q_1_C XB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O XZ=WBs_RD_DAT(22)
.cname WBs_RD_DAT_mux4x0_Q_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(22) XZ=WBs_RD_DAT_mux4x0_Q_1_C
.cname WBs_RD_DAT_mux4x0_Q_1_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_mux4x0_Q_2_A XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O XB1=WBs_RD_DAT_mux4x0_Q_2_C XB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O XZ=WBs_RD_DAT(17)
.cname WBs_RD_DAT_mux4x0_Q_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB XZ=WBs_RD_DAT_mux4x0_Q_2_A
.cname WBs_RD_DAT_mux4x0_Q_2_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(17) XZ=WBs_RD_DAT_mux4x0_Q_2_C
.cname WBs_RD_DAT_mux4x0_Q_2_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O XA2=WBs_RD_DAT_mux4x0_Q_3_B XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O XB1=WBs_RD_DAT_mux4x0_Q_3_C XB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O XZ=WBs_RD_DAT(15)
.cname WBs_RD_DAT_mux4x0_Q_3.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(15) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(15) XZ=WBs_RD_DAT_mux4x0_Q_3_B
.cname WBs_RD_DAT_mux4x0_Q_3_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(15) XZ=WBs_RD_DAT_mux4x0_Q_3_C
.cname WBs_RD_DAT_mux4x0_Q_3_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_mux4x0_Q_8_A XA2=WBs_RD_DAT_mux4x0_Q_4_B XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O XB1=WBs_RD_DAT_mux4x0_Q_4_C XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O XZ=WBs_RD_DAT(14)
.cname WBs_RD_DAT_mux4x0_Q_4.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(14) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(14) XZ=WBs_RD_DAT_mux4x0_Q_4_B
.cname WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(14) XZ=WBs_RD_DAT_mux4x0_Q_4_C
.cname WBs_RD_DAT_mux4x0_Q_4_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_5_I3 XA2=WBs_RD_DAT_mux4x0_Q_5_B XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O XB1=WBs_RD_DAT_mux4x0_Q_5_C XB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O XZ=WBs_RD_DAT(13)
.cname WBs_RD_DAT_mux4x0_Q_5.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(13) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(13) XZ=WBs_RD_DAT_mux4x0_Q_5_B
.cname WBs_RD_DAT_mux4x0_Q_5_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(13) XZ=WBs_RD_DAT_mux4x0_Q_5_C
.cname WBs_RD_DAT_mux4x0_Q_5_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_mux4x0_Q_A XA2=WBs_RD_DAT_mux4x0_Q_6_B XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O XB1=WBs_RD_DAT_mux4x0_Q_6_C XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O XZ=WBs_RD_DAT(12)
.cname WBs_RD_DAT_mux4x0_Q_6.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(12) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(12) XZ=WBs_RD_DAT_mux4x0_Q_6_B
.cname WBs_RD_DAT_mux4x0_Q_6_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(12) XZ=WBs_RD_DAT_mux4x0_Q_6_C
.cname WBs_RD_DAT_mux4x0_Q_6_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_5_I3 XA2=WBs_RD_DAT_mux4x0_Q_7_B XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O XB1=WBs_RD_DAT_mux4x0_Q_7_C XB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O XZ=WBs_RD_DAT(11)
.cname WBs_RD_DAT_mux4x0_Q_7.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(11) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(11) XZ=WBs_RD_DAT_mux4x0_Q_7_B
.cname WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(11) XZ=WBs_RD_DAT_mux4x0_Q_7_C
.cname WBs_RD_DAT_mux4x0_Q_7_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_mux4x0_Q_8_A XA2=WBs_RD_DAT_mux4x0_Q_8_B XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O XB1=WBs_RD_DAT_mux4x0_Q_8_C XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O XZ=WBs_RD_DAT(10)
.cname WBs_RD_DAT_mux4x0_Q_8.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TSL XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB XZ=WBs_RD_DAT_mux4x0_Q_8_A
.cname WBs_RD_DAT_mux4x0_Q_8_A_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(10) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(10) XZ=WBs_RD_DAT_mux4x0_Q_8_B
.cname WBs_RD_DAT_mux4x0_Q_8_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(10) XZ=WBs_RD_DAT_mux4x0_Q_8_C
.cname WBs_RD_DAT_mux4x0_Q_8_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_LUT4_O_5_I3 XA2=WBs_RD_DAT_mux4x0_Q_9_B XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O XB1=WBs_RD_DAT_mux4x0_Q_9_C XB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O XZ=WBs_RD_DAT(9)
.cname WBs_RD_DAT_mux4x0_Q_9.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:11.12-11.81|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:417.3-426.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL XAB=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(9) XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(9) XZ=WBs_RD_DAT_mux4x0_Q_9_B
.cname WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(9) XZ=WBs_RD_DAT_mux4x0_Q_9_C
.cname WBs_RD_DAT_mux4x0_Q_9_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 XZ=WBs_RD_DAT_mux4x0_Q_A
.cname WBs_RD_DAT_mux4x0_Q_A_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1 XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2
.cname WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0 XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL XZ=WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1
.cname WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL XZ=WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0
.cname WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(26) XZ=WBs_RD_DAT_mux4x0_Q_C
.cname WBs_RD_DAT_mux4x0_Q_C_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(8) BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O BB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(8) BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB CZ=WBs_RD_DAT(8) TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8) TA2=$true TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O TB1=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(8) TB2=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(8) TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB
.cname WBs_RD_DAT_mux8x0_Q.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(7) BA2=u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(7) BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O BB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XAB BB2=u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(7) BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB CZ=WBs_RD_DAT(7) TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(7) TA2=$true TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O TB1=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(7) TB2=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(7) TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB
.cname WBs_RD_DAT_mux8x0_Q_1.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(6) BA2=u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(6) BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O BB1=$false BB2=u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(6) BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB CZ=WBs_RD_DAT(6) TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(6) TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O TB1=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(6) TB2=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(6) TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB
.cname WBs_RD_DAT_mux8x0_Q_2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(5) BA2=u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(5) BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O BB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XAB BB2=u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(5) BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB CZ=WBs_RD_DAT(5) TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(5) TA2=$true TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O TB1=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(5) TB2=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(5) TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB
.cname WBs_RD_DAT_mux8x0_Q_3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(4) BA2=u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(4) BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O BB1=$false BB2=u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(4) BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB CZ=WBs_RD_DAT(4) TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(4) TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O TB1=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(4) TB2=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(4) TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB
.cname WBs_RD_DAT_mux8x0_Q_4.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(3) BA2=u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(3) BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O BB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XAB BB2=u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(3) BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB CZ=WBs_RD_DAT(3) TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(3) TA2=$true TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O TB1=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(3) TB2=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(3) TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB
.cname WBs_RD_DAT_mux8x0_Q_5.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(2) BA2=u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(2) BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O BB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XAB BB2=u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(2) BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB CZ=WBs_RD_DAT(2) TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(2) TA2=$true TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O TB1=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(2) TB2=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(2) TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB
.cname WBs_RD_DAT_mux8x0_Q_6.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(1) BA2=u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(1) BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O BB1=$false BB2=u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(1) BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB CZ=WBs_RD_DAT(1) TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(1) TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O TB1=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(1) TB2=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(1) TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB
.cname WBs_RD_DAT_mux8x0_Q_7.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(0) BA2=u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(0) BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O BB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(0) BB2=u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(0) BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB CZ=WBs_RD_DAT(0) TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O TB1=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(0) TB2=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(0) TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB
.cname WBs_RD_DAT_mux8x0_Q_8.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_cells_map.v:5.12-5.117|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:455.3-470.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB
.cname WBs_RD_DAT_mux8x0_Q_S0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_STB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XSL
.cname u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XSL XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(8)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XAB XB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 XB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL BA2=$false BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XSL TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL TB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 BA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2 BB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 BB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(0) TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2 TB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 TB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3 TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 BA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2 BB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 BB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(7) TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2 TB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 TB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3 TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 BA2=$false BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TAB TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 BA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2 BB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 BB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(6) TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2 TB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 TB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3 TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 BA2=$false BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TAB TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 BA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2 BB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 BB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(5) TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2 TB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 TB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3 TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 BA2=$false BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TAB TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 BA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2 BB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 BB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(4) TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2 TB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 TB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3 TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 BA2=$false BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TAB TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 BA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2 BB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 BB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(3) TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2 TB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 TB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3 TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 BA2=$false BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TAB TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL BA2=$false BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2 BB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL BB2=$false BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TSL CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(2) TA1=$false TA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2 TB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL TB2=$false TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3 TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TSL
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 1
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 BA2=$false BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TAB TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 BA2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2 BB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 BB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 BSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg(1) TA1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2 TB1=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 TB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 TBS=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3 TSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 0
.param TAS2 1
.param TBS1 0
.param TBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 BA2=$false BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TAB TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 BA2=$false BAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 CZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2 TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.TAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TAB TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 0
.param BBS2 0
.param TAS1 1
.param TAS2 0
.param TBS1 0
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XAB XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(8)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1 XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XAB
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.XSL
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XAB XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XAB XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1 XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XAB XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2 XB1=$false XB2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL XZ=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(0)
.cname u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB QEN=$true QRT=$false QST=u_AL4S3B_FPGA_IP.WB_RST QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TBS
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:94.10-94.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:790.3-801.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TBS XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TBS XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1)
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) TA1=$false TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 1
.param BBS1 1
.param BBS2 1
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XAB XB1=$false XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:398.34-413.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt RAM_CE0_FE0_PR0_WSA1_WSB1_VPR A1_b0=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL A1_b1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL A1_b10=$false A1_b2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB A1_b3=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL A1_b4=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB A1_b5=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL A1_b6=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2 A1_b7=WBs_ADR(9) A1_b8=WBs_ADR(10) A1_b9=$false A2_b0=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL A2_b1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL A2_b10=$false A2_b2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB A2_b3=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL A2_b4=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB A2_b5=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL A2_b6=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2 A2_b7=WBs_ADR(9) A2_b8=WBs_ADR(10) A2_b9=$false ASYNC_FLUSH=$false Almost_Empty=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.Almost_Empty_0 Almost_Full=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.Almost_Full_0 CLK1=u_AL4S3B_FPGA_IP.WB_CLK CLK1EN=$true CLK2=u_AL4S3B_FPGA_IP.WB_CLK CLK2EN=$true CONCAT_EN=$false CS1=$true CS2=$true DIR=$false DS=$false DS_RB1=$false FIFO_EN=$false LS=$false LS_RB1=$false P1=$false P2=$false PIPELINE_RD=$false POP_FLAG_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.POP_FLAG_0[0] POP_FLAG_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.POP_FLAG_0[1] POP_FLAG_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.POP_FLAG_0[2] POP_FLAG_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.POP_FLAG_0[3] PUSH_FLAG_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.PUSH_FLAG_0[0] PUSH_FLAG_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.PUSH_FLAG_0[1] PUSH_FLAG_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.PUSH_FLAG_0[2] PUSH_FLAG_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.PUSH_FLAG_0[3] RD_b0=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(0) RD_b1=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(1) RD_b10=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(9) RD_b11=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(10) RD_b12=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(11) RD_b13=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(12) RD_b14=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(13) RD_b15=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(14) RD_b16=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(15) RD_b17=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST_RD_0(1) RD_b2=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(2) RD_b3=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(3) RD_b4=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(4) RD_b5=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(5) RD_b6=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(6) RD_b7=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(7) RD_b8=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST_RD_0(0) RD_b9=u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(8) RMA_b0=$false RMA_b1=$false RMA_b2=$false RMA_b3=$false RMB_b0=$false RMB_b1=$false RMB_b2=$false RMB_b3=$false RMEA=$false RMEB=$false SD=$false SD_RB1=$false SYNC_FIFO=$false TEST1A=$false TEST1B=$false WD_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS WD_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS WD_b10=WBs_WR_DAT(9) WD_b11=WBs_WR_DAT(10) WD_b12=WBs_WR_DAT(11) WD_b13=WBs_WR_DAT(12) WD_b14=WBs_WR_DAT(13) WD_b15=WBs_WR_DAT(14) WD_b16=WBs_WR_DAT(15) WD_b17=$false WD_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS WD_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS WD_b4=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS WD_b5=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS WD_b6=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS WD_b7=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS WD_b8=$false WD_b9=WBs_WR_DAT(8) WEN1_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd WEN1_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd WIDTH_SELECT1[0]=$true WIDTH_SELECT1[1]=$false WIDTH_SELECT2[0]=$true WIDTH_SELECT2[1]=$false
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RAM_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:165.16-175.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r512x16_512x16.v:23.1-32.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:468.6-537.19|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v:434.18-539.10"
.param INIT 000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111000000000000000000000010001000010001000000000000000000001011010001011010000000000000000000010100101010100101000000000000000000011111111011111111
.subckt RAM_CE1_FE0_PR0_WSA1_WSB1_VPR A1_0_b0=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL A1_0_b1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL A1_0_b10=$false A1_0_b2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB A1_0_b3=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL A1_0_b4=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB A1_0_b5=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL A1_0_b6=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2 A1_0_b7=WBs_ADR(9) A1_0_b8=WBs_ADR(10) A1_0_b9=WBs_ADR(11) A1_1_b0=$false A1_1_b1=$false A1_1_b10=$false A1_1_b2=$false A1_1_b3=$false A1_1_b4=$false A1_1_b5=$false A1_1_b6=$false A1_1_b7=$false A1_1_b8=$false A1_1_b9=$false A2_0_b0=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL A2_0_b1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL A2_0_b10=$false A2_0_b2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB A2_0_b3=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL A2_0_b4=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB A2_0_b5=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL A2_0_b6=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2 A2_0_b7=WBs_ADR(9) A2_0_b8=WBs_ADR(10) A2_0_b9=WBs_ADR(11) A2_1_b0=$false A2_1_b1=$false A2_1_b10=$false A2_1_b2=$false A2_1_b3=$false A2_1_b4=$false A2_1_b5=$false A2_1_b6=$false A2_1_b7=$false A2_1_b8=$false A2_1_b9=$false ASYNC_FLUSH_0=$false ASYNC_FLUSH_1=$false Almost_Empty_0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.Almost_Empty_0 Almost_Empty_1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.Almost_Empty_1 Almost_Full_0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.Almost_Full_0 Almost_Full_1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.Almost_Full_1 CLK1EN_0=$true CLK1EN_1=$true CLK1_0=u_AL4S3B_FPGA_IP.WB_CLK CLK1_1=u_AL4S3B_FPGA_IP.WB_CLK CLK2EN_0=$true CLK2EN_1=$true CLK2_0=u_AL4S3B_FPGA_IP.WB_CLK CLK2_1=u_AL4S3B_FPGA_IP.WB_CLK CONCAT_EN_0=$true CONCAT_EN_1=$false CS1_0=$true CS1_1=$false CS2_0=$true CS2_1=$false DIR_0=$false DIR_1=$false DS=$false DS_RB1=$false FIFO_EN_0=$false FIFO_EN_1=$false LS=$false LS_RB1=$false P1_0=$false P1_1=$false P2_0=$false P2_1=$false PIPELINE_RD_0=$false PIPELINE_RD_1=$false POP_FLAG_0_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.POP_FLAG_0[0] POP_FLAG_0_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.POP_FLAG_0[1] POP_FLAG_0_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.POP_FLAG_0[2] POP_FLAG_0_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.POP_FLAG_0[3] POP_FLAG_1_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.POP_FLAG_1[0] POP_FLAG_1_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.POP_FLAG_1[1] POP_FLAG_1_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.POP_FLAG_1[2] POP_FLAG_1_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.POP_FLAG_1[3] PUSH_FLAG_0_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.PUSH_FLAG_0[0] PUSH_FLAG_0_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.PUSH_FLAG_0[1] PUSH_FLAG_0_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.PUSH_FLAG_0[2] PUSH_FLAG_0_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.PUSH_FLAG_0[3] PUSH_FLAG_1_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.PUSH_FLAG_1[0] PUSH_FLAG_1_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.PUSH_FLAG_1[1] PUSH_FLAG_1_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.PUSH_FLAG_1[2] PUSH_FLAG_1_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.PUSH_FLAG_1[3] RD_0_b0=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(0) RD_0_b1=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(1) RD_0_b10=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(9) RD_0_b11=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(10) RD_0_b12=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(11) RD_0_b13=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(12) RD_0_b14=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(13) RD_0_b15=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(14) RD_0_b16=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(15) RD_0_b17=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST_RD_0(1) RD_0_b2=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(2) RD_0_b3=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(3) RD_0_b4=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(4) RD_0_b5=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(5) RD_0_b6=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(6) RD_0_b7=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(7) RD_0_b8=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST_RD_0(0) RD_0_b9=u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(8) RD_1_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[0] RD_1_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[1] RD_1_b10=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[10] RD_1_b11=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[11] RD_1_b12=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[12] RD_1_b13=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[13] RD_1_b14=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[14] RD_1_b15=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[15] RD_1_b16=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[16] RD_1_b17=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[17] RD_1_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[2] RD_1_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[3] RD_1_b4=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[4] RD_1_b5=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[5] RD_1_b6=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[6] RD_1_b7=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[7] RD_1_b8=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[8] RD_1_b9=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_1[9] RMA_b0=$false RMA_b1=$false RMA_b2=$false RMA_b3=$false RMB_b0=$false RMB_b1=$false RMB_b2=$false RMB_b3=$false RMEA=$false RMEB=$false SD=$false SD_RB1=$false SYNC_FIFO_0=$false SYNC_FIFO_1=$false TEST1A=$false TEST1B=$false WD_0_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS WD_0_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS WD_0_b10=WBs_WR_DAT(9) WD_0_b11=WBs_WR_DAT(10) WD_0_b12=WBs_WR_DAT(11) WD_0_b13=WBs_WR_DAT(12) WD_0_b14=WBs_WR_DAT(13) WD_0_b15=WBs_WR_DAT(14) WD_0_b16=WBs_WR_DAT(15) WD_0_b17=$false WD_0_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS WD_0_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS WD_0_b4=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS WD_0_b5=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS WD_0_b6=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS WD_0_b7=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS WD_0_b8=$false WD_0_b9=WBs_WR_DAT(8) WD_1_b0=$false WD_1_b1=$false WD_1_b10=$false WD_1_b11=$false WD_1_b12=$false WD_1_b13=$false WD_1_b14=$false WD_1_b15=$false WD_1_b16=$false WD_1_b17=$false WD_1_b2=$false WD_1_b3=$false WD_1_b4=$false WD_1_b5=$false WD_1_b6=$false WD_1_b7=$false WD_1_b8=$false WD_1_b9=$false WEN1_0_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd WEN1_0_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd WEN1_1_b0=$false WEN1_1_b1=$false WIDTH_SELECT1_0[0]=$true WIDTH_SELECT1_0[1]=$false WIDTH_SELECT1_1[0]=$false WIDTH_SELECT1_1[1]=$false WIDTH_SELECT2_0[0]=$true WIDTH_SELECT2_0[1]=$false WIDTH_SELECT2_1[0]=$false WIDTH_SELECT2_1[1]=$false
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RAM
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:179.18-189.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x16_1024x16.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:671.4-740.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v:6130.16-6321.8"
.param INIT 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011010101010010111011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101011001100011011101
.subckt RAM_CE0_FE0_PR0_WSA0_WSB0_VPR A1_b0=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL A1_b1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL A1_b10=$false A1_b2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB A1_b3=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL A1_b4=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB A1_b5=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL A1_b6=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2 A1_b7=WBs_ADR(9) A1_b8=WBs_ADR(10) A1_b9=WBs_ADR(11) A2_b0=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL A2_b1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL A2_b10=$false A2_b2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB A2_b3=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL A2_b4=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB A2_b5=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL A2_b6=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2 A2_b7=WBs_ADR(9) A2_b8=WBs_ADR(10) A2_b9=WBs_ADR(11) ASYNC_FLUSH=$false Almost_Empty=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.Almost_Empty_0 Almost_Full=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.Almost_Full_0 CLK1=u_AL4S3B_FPGA_IP.WB_CLK CLK1EN=$true CLK2=u_AL4S3B_FPGA_IP.WB_CLK CLK2EN=$true CONCAT_EN=$false CS1=$true CS2=$true DIR=$false DS=$false DS_RB1=$false FIFO_EN=$false LS=$false LS_RB1=$false P1=$false P2=$false PIPELINE_RD=$false POP_FLAG_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.POP_FLAG_0[0] POP_FLAG_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.POP_FLAG_0[1] POP_FLAG_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.POP_FLAG_0[2] POP_FLAG_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.POP_FLAG_0[3] PUSH_FLAG_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.PUSH_FLAG_0[0] PUSH_FLAG_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.PUSH_FLAG_0[1] PUSH_FLAG_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.PUSH_FLAG_0[2] PUSH_FLAG_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.PUSH_FLAG_0[3] RD_b0=u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(0) RD_b1=u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(1) RD_b10=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(9) RD_b11=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(10) RD_b12=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(11) RD_b13=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(12) RD_b14=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(13) RD_b15=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(14) RD_b16=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(15) RD_b17=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0_1(1) RD_b2=u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(2) RD_b3=u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(3) RD_b4=u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(4) RD_b5=u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(5) RD_b6=u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(6) RD_b7=u_AL4S3B_FPGA_IP.WBs_RAM2_DAT(7) RD_b8=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0_1(0) RD_b9=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST_RD_0(8) RMA_b0=$false RMA_b1=$false RMA_b2=$false RMA_b3=$false RMB_b0=$false RMB_b1=$false RMB_b2=$false RMB_b3=$false RMEA=$false RMEB=$false SD=$false SD_RB1=$false SYNC_FIFO=$false TEST1A=$false TEST1B=$false WD_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS WD_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS WD_b10=$false WD_b11=$false WD_b12=$false WD_b13=$false WD_b14=$false WD_b15=$false WD_b16=$false WD_b17=$false WD_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS WD_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS WD_b4=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS WD_b5=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS WD_b6=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS WD_b7=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS WD_b8=$false WD_b9=$false WEN1_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM2_Wr_Dcd WEN1_b1=$false WIDTH_SELECT1[0]=$false WIDTH_SELECT1[1]=$false WIDTH_SELECT2[0]=$false WIDTH_SELECT2[1]=$false
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RAM_0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:194.16-204.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r1024x8_1024x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:468.6-537.19|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v:107.18-212.10"
.param INIT 000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000000000011111111000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101000010000010101010000000001001010101
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM2_Wr_Dcd
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.XSL XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 1
.param XAS2 1
.param XBS1 1
.param XBS2 1
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1 XB1=$true XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt RAM_CE1_FE0_PR0_WSA2_WSB2_VPR A1_0_b0=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL A1_0_b1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL A1_0_b10=$false A1_0_b2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB A1_0_b3=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL A1_0_b4=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB A1_0_b5=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL A1_0_b6=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2 A1_0_b7=WBs_ADR(9) A1_0_b8=WBs_ADR(10) A1_0_b9=$false A1_1_b0=$false A1_1_b1=$false A1_1_b10=$false A1_1_b2=$false A1_1_b3=$false A1_1_b4=$false A1_1_b5=$false A1_1_b6=$false A1_1_b7=$false A1_1_b8=$false A1_1_b9=$false A2_0_b0=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL A2_0_b1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL A2_0_b10=$false A2_0_b2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB A2_0_b3=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL A2_0_b4=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB A2_0_b5=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL A2_0_b6=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2 A2_0_b7=WBs_ADR(9) A2_0_b8=WBs_ADR(10) A2_0_b9=$false A2_1_b0=$false A2_1_b1=$false A2_1_b10=$false A2_1_b2=$false A2_1_b3=$false A2_1_b4=$false A2_1_b5=$false A2_1_b6=$false A2_1_b7=$false A2_1_b8=$false A2_1_b9=$false ASYNC_FLUSH_0=$false ASYNC_FLUSH_1=$false Almost_Empty_0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.Almost_Empty_0 Almost_Empty_1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.Almost_Empty_1 Almost_Full_0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.Almost_Full_0 Almost_Full_1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.Almost_Full_1 CLK1EN_0=$true CLK1EN_1=$true CLK1_0=u_AL4S3B_FPGA_IP.WB_CLK CLK1_1=u_AL4S3B_FPGA_IP.WB_CLK CLK2EN_0=$true CLK2EN_1=$true CLK2_0=u_AL4S3B_FPGA_IP.WB_CLK CLK2_1=u_AL4S3B_FPGA_IP.WB_CLK CONCAT_EN_0=$true CONCAT_EN_1=$false CS1_0=$true CS1_1=$false CS2_0=$true CS2_1=$false DIR_0=$false DIR_1=$false DS=$false DS_RB1=$false FIFO_EN_0=$false FIFO_EN_1=$false LS=$false LS_RB1=$false P1_0=$false P1_1=$false P2_0=$false P2_1=$false PIPELINE_RD_0=$false PIPELINE_RD_1=$false POP_FLAG_0_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.POP_FLAG_0[0] POP_FLAG_0_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.POP_FLAG_0[1] POP_FLAG_0_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.POP_FLAG_0[2] POP_FLAG_0_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.POP_FLAG_0[3] POP_FLAG_1_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.POP_FLAG_1[0] POP_FLAG_1_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.POP_FLAG_1[1] POP_FLAG_1_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.POP_FLAG_1[2] POP_FLAG_1_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.POP_FLAG_1[3] PUSH_FLAG_0_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.PUSH_FLAG_0[0] PUSH_FLAG_0_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.PUSH_FLAG_0[1] PUSH_FLAG_0_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.PUSH_FLAG_0[2] PUSH_FLAG_0_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.PUSH_FLAG_0[3] PUSH_FLAG_1_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.PUSH_FLAG_1[0] PUSH_FLAG_1_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.PUSH_FLAG_1[1] PUSH_FLAG_1_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.PUSH_FLAG_1[2] PUSH_FLAG_1_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.PUSH_FLAG_1[3] RD_0_b0=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(0) RD_0_b1=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(1) RD_0_b10=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(9) RD_0_b11=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(10) RD_0_b12=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(11) RD_0_b13=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(12) RD_0_b14=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(13) RD_0_b15=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(14) RD_0_b16=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(15) RD_0_b17=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST_RD_0(1) RD_0_b2=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(2) RD_0_b3=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(3) RD_0_b4=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(4) RD_0_b5=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(5) RD_0_b6=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(6) RD_0_b7=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(7) RD_0_b8=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST_RD_0(0) RD_0_b9=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(8) RD_1_b0=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(16) RD_1_b1=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(17) RD_1_b10=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(25) RD_1_b11=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(26) RD_1_b12=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(27) RD_1_b13=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(28) RD_1_b14=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(29) RD_1_b15=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(30) RD_1_b16=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(31) RD_1_b17=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST_RD_0(3) RD_1_b2=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(18) RD_1_b3=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(19) RD_1_b4=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(20) RD_1_b5=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(21) RD_1_b6=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(22) RD_1_b7=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(23) RD_1_b8=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST_RD_0(2) RD_1_b9=u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(24) RMA_b0=$false RMA_b1=$false RMA_b2=$false RMA_b3=$false RMB_b0=$false RMB_b1=$false RMB_b2=$false RMB_b3=$false RMEA=$false RMEB=$false SD=$false SD_RB1=$false SYNC_FIFO_0=$false SYNC_FIFO_1=$false TEST1A=$false TEST1B=$false WD_0_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS WD_0_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS WD_0_b10=WBs_WR_DAT(9) WD_0_b11=WBs_WR_DAT(10) WD_0_b12=WBs_WR_DAT(11) WD_0_b13=WBs_WR_DAT(12) WD_0_b14=WBs_WR_DAT(13) WD_0_b15=WBs_WR_DAT(14) WD_0_b16=WBs_WR_DAT(15) WD_0_b17=$false WD_0_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS WD_0_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS WD_0_b4=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS WD_0_b5=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS WD_0_b6=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS WD_0_b7=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS WD_0_b8=$false WD_0_b9=WBs_WR_DAT(8) WD_1_b0=WBs_WR_DAT(16) WD_1_b1=WBs_WR_DAT(17) WD_1_b10=WBs_WR_DAT(25) WD_1_b11=WBs_WR_DAT(26) WD_1_b12=WBs_WR_DAT(27) WD_1_b13=WBs_WR_DAT(28) WD_1_b14=WBs_WR_DAT(29) WD_1_b15=WBs_WR_DAT(30) WD_1_b16=WBs_WR_DAT(31) WD_1_b17=$false WD_1_b2=WBs_WR_DAT(18) WD_1_b3=WBs_WR_DAT(19) WD_1_b4=WBs_WR_DAT(20) WD_1_b5=WBs_WR_DAT(21) WD_1_b6=WBs_WR_DAT(22) WD_1_b7=WBs_WR_DAT(23) WD_1_b8=$false WD_1_b9=WBs_WR_DAT(24) WEN1_0_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd WEN1_0_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd WEN1_1_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd WEN1_1_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd WIDTH_SELECT1_0[0]=$false WIDTH_SELECT1_0[1]=$true WIDTH_SELECT1_1[0]=$false WIDTH_SELECT1_1[1]=$false WIDTH_SELECT2_0[0]=$false WIDTH_SELECT2_0[1]=$true WIDTH_SELECT2_1[0]=$false WIDTH_SELECT2_1[1]=$false
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RAM
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:208.16-218.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r512x32_512x32.v:23.1-32.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:747.4-816.26|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v:6910.16-7101.8"
.param INIT 010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101010101011011001101000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100000010010000110100
.subckt RAM_CE1_FE0_PR0_WSA0_WSB0_VPR A1_0_b0=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL A1_0_b1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL A1_0_b10=WBs_ADR(12) A1_0_b2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB A1_0_b3=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL A1_0_b4=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB A1_0_b5=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL A1_0_b6=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2 A1_0_b7=WBs_ADR(9) A1_0_b8=WBs_ADR(10) A1_0_b9=WBs_ADR(11) A1_1_b0=$false A1_1_b1=$false A1_1_b10=$false A1_1_b2=$false A1_1_b3=$false A1_1_b4=$false A1_1_b5=$false A1_1_b6=$false A1_1_b7=$false A1_1_b8=$false A1_1_b9=$false A2_0_b0=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL A2_0_b1=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL A2_0_b10=WBs_ADR(12) A2_0_b2=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB A2_0_b3=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL A2_0_b4=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB A2_0_b5=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL A2_0_b6=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2 A2_0_b7=WBs_ADR(9) A2_0_b8=WBs_ADR(10) A2_0_b9=WBs_ADR(11) A2_1_b0=$false A2_1_b1=$false A2_1_b10=$false A2_1_b2=$false A2_1_b3=$false A2_1_b4=$false A2_1_b5=$false A2_1_b6=$false A2_1_b7=$false A2_1_b8=$false A2_1_b9=$false ASYNC_FLUSH_0=$false ASYNC_FLUSH_1=$false Almost_Empty_0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.Almost_Empty_0 Almost_Empty_1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.Almost_Empty_1 Almost_Full_0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.Almost_Full_0 Almost_Full_1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.Almost_Full_1 CLK1EN_0=$true CLK1EN_1=$true CLK1_0=u_AL4S3B_FPGA_IP.WB_CLK CLK1_1=u_AL4S3B_FPGA_IP.WB_CLK CLK2EN_0=$true CLK2EN_1=$true CLK2_0=u_AL4S3B_FPGA_IP.WB_CLK CLK2_1=u_AL4S3B_FPGA_IP.WB_CLK CONCAT_EN_0=$true CONCAT_EN_1=$false CS1_0=$true CS1_1=$false CS2_0=$true CS2_1=$false DIR_0=$false DIR_1=$false DS=$false DS_RB1=$false FIFO_EN_0=$false FIFO_EN_1=$false LS=$false LS_RB1=$false P1_0=$false P1_1=$false P2_0=$false P2_1=$false PIPELINE_RD_0=$false PIPELINE_RD_1=$false POP_FLAG_0_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.POP_FLAG_0[0] POP_FLAG_0_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.POP_FLAG_0[1] POP_FLAG_0_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.POP_FLAG_0[2] POP_FLAG_0_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.POP_FLAG_0[3] POP_FLAG_1_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.POP_FLAG_1[0] POP_FLAG_1_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.POP_FLAG_1[1] POP_FLAG_1_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.POP_FLAG_1[2] POP_FLAG_1_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.POP_FLAG_1[3] PUSH_FLAG_0_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.PUSH_FLAG_0[0] PUSH_FLAG_0_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.PUSH_FLAG_0[1] PUSH_FLAG_0_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.PUSH_FLAG_0[2] PUSH_FLAG_0_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.PUSH_FLAG_0[3] PUSH_FLAG_1_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.PUSH_FLAG_1[0] PUSH_FLAG_1_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.PUSH_FLAG_1[1] PUSH_FLAG_1_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.PUSH_FLAG_1[2] PUSH_FLAG_1_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.PUSH_FLAG_1[3] RD_0_b0=u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(0) RD_0_b1=u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(1) RD_0_b10=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(9) RD_0_b11=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(10) RD_0_b12=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(11) RD_0_b13=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(12) RD_0_b14=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(13) RD_0_b15=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(14) RD_0_b16=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(15) RD_0_b17=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0_1(1) RD_0_b2=u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(2) RD_0_b3=u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(3) RD_0_b4=u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(4) RD_0_b5=u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(5) RD_0_b6=u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(6) RD_0_b7=u_AL4S3B_FPGA_IP.WBs_RAM4_DAT(7) RD_0_b8=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0_1(0) RD_0_b9=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST_RD_0(8) RD_1_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[0] RD_1_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[1] RD_1_b10=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[10] RD_1_b11=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[11] RD_1_b12=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[12] RD_1_b13=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[13] RD_1_b14=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[14] RD_1_b15=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[15] RD_1_b16=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[16] RD_1_b17=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[17] RD_1_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[2] RD_1_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[3] RD_1_b4=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[4] RD_1_b5=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[5] RD_1_b6=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[6] RD_1_b7=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[7] RD_1_b8=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[8] RD_1_b9=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_1[9] RMA_b0=$false RMA_b1=$false RMA_b2=$false RMA_b3=$false RMB_b0=$false RMB_b1=$false RMB_b2=$false RMB_b3=$false RMEA=$false RMEB=$false SD=$false SD_RB1=$false SYNC_FIFO_0=$false SYNC_FIFO_1=$false TEST1A=$false TEST1B=$false WD_0_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS WD_0_b1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS WD_0_b10=$false WD_0_b11=$false WD_0_b12=$false WD_0_b13=$false WD_0_b14=$false WD_0_b15=$false WD_0_b16=$false WD_0_b17=$false WD_0_b2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS WD_0_b3=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS WD_0_b4=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS WD_0_b5=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS WD_0_b6=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS WD_0_b7=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS WD_0_b8=$false WD_0_b9=$false WD_1_b0=$false WD_1_b1=$false WD_1_b10=$false WD_1_b11=$false WD_1_b12=$false WD_1_b13=$false WD_1_b14=$false WD_1_b15=$false WD_1_b16=$false WD_1_b17=$false WD_1_b2=$false WD_1_b3=$false WD_1_b4=$false WD_1_b5=$false WD_1_b6=$false WD_1_b7=$false WD_1_b8=$false WD_1_b9=$false WEN1_0_b0=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM4_Wr_Dcd WEN1_0_b1=$false WEN1_1_b0=$false WEN1_1_b1=$false WIDTH_SELECT1_0[0]=$false WIDTH_SELECT1_0[1]=$false WIDTH_SELECT1_1[0]=$false WIDTH_SELECT1_1[1]=$false WIDTH_SELECT2_0[0]=$false WIDTH_SELECT2_0[1]=$false WIDTH_SELECT2_1[0]=$false WIDTH_SELECT2_1[1]=$false
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RAM
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:222.16-232.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/r2048x8_2048x8.v:24.1-33.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_brams_map.v:671.4-740.5|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/bin/../share/arch/ql-eos-s3_wlcsp/cells/ram_map.v:5350.16-5541.8"
.param INIT 000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000000010001000000000010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111010101010011111111
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM4_Wr_Dcd
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_RAMs.v:151.1-161.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:353.6-375.6|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XAB XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.XAB XB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XAB XB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XAB XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt C_FRAG BA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O BA2=$false BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB BB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1 TA1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O TA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB TB1=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O TB2=$false TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 1
.param BAS2 0
.param BBS1 1
.param BBS2 0
.param TAS1 1
.param TAS2 1
.param TBS1 1
.param TBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL XB1=$true XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XSL XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$true XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt C_FRAG BA1=$false BA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 BAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TAB BB1=$false BB2=$false BSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O CZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D TA1=$false TA2=$false TAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TAB TB1=$false TB2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 TBS=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS TSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.c_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:40.63-40.132|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:702.3-718.4"
.param BAS1 0
.param BAS2 0
.param BBS1 1
.param BBS2 1
.param TAS1 0
.param TAS2 0
.param TBS1 1
.param TBS2 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XSL
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt Q_FRAG CONST0=$false CONST1=$true QCK=u_AL4S3B_FPGA_IP.WB_CLK QD=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt QEN=$true QRT=u_AL4S3B_FPGA_IP.WB_RST QST=$false QZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XAB
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Registers.v:175.1-197.4|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:313.6-343.66|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_ffs_map.v:86.10-86.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:763.3-774.4"
.param Z_QCKS 1
.subckt T_FRAG TBS=$true XA1=$false XA2=$true XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=$false XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.XAB XB1=$false XB2=$true XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XA2
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.3-528.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt T_FRAG TBS=$true XA1=$false XA2=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XA2 XAB=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB XB1=$false XB2=$false XSL=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XSL XZ=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O
.cname u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.t_frag
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/conda/bin/../share/yosys/quicklogic/pp3_lut_map.v:36.63-36.121|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.3-600.4"
.param XAS1 0
.param XAS2 0
.param XBS1 0
.param XBS2 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.TAB I_EN=$true I_PAD_$inp=GPIO_PIN(0)_$inp O_DAT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TAB O_EN=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TAB O_PAD_$out=GPIO_PIN(0)_$out
.cname u_AL4S3B_FPGA_IP.u_bipad_I0
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:283.7-283.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.TAB I_EN=$true I_PAD_$inp=GPIO_PIN(1)_$inp O_DAT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TAB O_EN=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TAB O_PAD_$out=GPIO_PIN(1)_$out
.cname u_AL4S3B_FPGA_IP.u_bipad_I1
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:284.7-284.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.TAB I_EN=$true I_PAD_$inp=GPIO_PIN(2)_$inp O_DAT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TAB O_EN=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TAB O_PAD_$out=GPIO_PIN(2)_$out
.cname u_AL4S3B_FPGA_IP.u_bipad_I2
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:285.7-285.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.TAB I_EN=$true I_PAD_$inp=GPIO_PIN(3)_$inp O_DAT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TAB O_EN=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TAB O_PAD_$out=GPIO_PIN(3)_$out
.cname u_AL4S3B_FPGA_IP.u_bipad_I3
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:286.7-286.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.TAB I_EN=$true I_PAD_$inp=GPIO_PIN(4)_$inp O_DAT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TAB O_EN=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TAB O_PAD_$out=GPIO_PIN(4)_$out
.cname u_AL4S3B_FPGA_IP.u_bipad_I4
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:287.7-287.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.TAB I_EN=$true I_PAD_$inp=GPIO_PIN(5)_$inp O_DAT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TAB O_EN=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TAB O_PAD_$out=GPIO_PIN(5)_$out
.cname u_AL4S3B_FPGA_IP.u_bipad_I5
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:288.7-288.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.TAB I_EN=$true I_PAD_$inp=GPIO_PIN(6)_$inp O_DAT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TAB O_EN=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TAB O_PAD_$out=GPIO_PIN(6)_$out
.cname u_AL4S3B_FPGA_IP.u_bipad_I6
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:289.7-289.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt BIDIR_CELL I_DAT=u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.TAB I_EN=$true I_PAD_$inp=GPIO_PIN(7)_$inp O_DAT=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TAB O_EN=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TAB O_PAD_$out=GPIO_PIN(7)_$out
.cname u_AL4S3B_FPGA_IP.u_bipad_I7
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:232.6-263.60|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_IP.v:290.7-290.110|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:126.9-133.8"
.param DS 0
.param ESEL 1
.param FIXHOLD 0
.param OSEL 1
.param WPD 0
.subckt GMUX_IC IC=Sys_Clk0 IS0=$true IZ=u_AL4S3B_FPGA_IP.WB_CLK
.cname u_gclkbuff_clock
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:175.10-175.76|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4"
.subckt GMUX_IC IC=u_gclkbuff_reset_A IS0=$true IZ=u_AL4S3B_FPGA_IP.WB_RST
.cname u_gclkbuff_reset
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:174.10-174.74|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4"
.subckt ASSP Device_ID[0]=$true Device_ID[1]=$false Device_ID[2]=$true Device_ID[3]=$false Device_ID[4]=$false Device_ID[5]=$true Device_ID[6]=$true Device_ID[7]=$true Device_ID[8]=$true Device_ID[9]=$true Device_ID[10]=$true Device_ID[11]=$false Device_ID[12]=$true Device_ID[13]=$true Device_ID[14]=$false Device_ID[15]=$false FB_Busy=$false FB_Int_Clr[0]=$false FB_Int_Clr[1]=$false FB_Int_Clr[2]=$false FB_Int_Clr[3]=$false FB_Int_Clr[4]=$false FB_Int_Clr[5]=$false FB_Int_Clr[6]=$false FB_Int_Clr[7]=$false FB_PKfbData[0]=$false FB_PKfbData[1]=$false FB_PKfbData[2]=$false FB_PKfbData[3]=$false FB_PKfbData[4]=$false FB_PKfbData[5]=$false FB_PKfbData[6]=$false FB_PKfbData[7]=$false FB_PKfbData[8]=$false FB_PKfbData[9]=$false FB_PKfbData[10]=$false FB_PKfbData[11]=$false FB_PKfbData[12]=$false FB_PKfbData[13]=$false FB_PKfbData[14]=$false FB_PKfbData[15]=$false FB_PKfbData[16]=$false FB_PKfbData[17]=$false FB_PKfbData[18]=$false FB_PKfbData[19]=$false FB_PKfbData[20]=$false FB_PKfbData[21]=$false FB_PKfbData[22]=$false FB_PKfbData[23]=$false FB_PKfbData[24]=$false FB_PKfbData[25]=$false FB_PKfbData[26]=$false FB_PKfbData[27]=$false FB_PKfbData[28]=$false FB_PKfbData[29]=$false FB_PKfbData[30]=$false FB_PKfbData[31]=$false FB_PKfbEOF=$false FB_PKfbOverflow=$techmap2485\u_qlal4s3b_cell_macro.FB_PKfbOverflow FB_PKfbPush[0]=$false FB_PKfbPush[1]=$false FB_PKfbPush[2]=$false FB_PKfbPush[3]=$false FB_PKfbSOF=$false FB_Start=$techmap2485\u_qlal4s3b_cell_macro.FB_Start FB_msg_out[0]=$false FB_msg_out[1]=$false FB_msg_out[2]=$false FB_msg_out[3]=$false SDMA_Active[0]=SDMA_Active_Sen SDMA_Active[1]=SDMA_Active_CQ SDMA_Active[2]=SDMA_Active_Extra(0) SDMA_Active[3]=SDMA_Active_Extra(1) SDMA_Done[0]=SDMA_Done_Sen SDMA_Done[1]=SDMA_Done_CQ SDMA_Done[2]=SDMA_Done_Extra(0) SDMA_Done[3]=SDMA_Done_Extra(1) SDMA_Req[0]=$false SDMA_Req[1]=$false SDMA_Req[2]=$false SDMA_Req[3]=$false SDMA_Sreq[0]=$false SDMA_Sreq[1]=$false SDMA_Sreq[2]=$false SDMA_Sreq[3]=$false SPIm_PEnable=$false SPIm_PReady=$techmap2485\u_qlal4s3b_cell_macro.SPIm_PReady SPIm_PSlvErr=$techmap2485\u_qlal4s3b_cell_macro.SPIm_PSlvErr SPIm_PWdata[0]=$false SPIm_PWdata[1]=$false SPIm_PWdata[2]=$false SPIm_PWdata[3]=$false SPIm_PWdata[4]=$false SPIm_PWdata[5]=$false SPIm_PWdata[6]=$false SPIm_PWdata[7]=$false SPIm_PWdata[8]=$false SPIm_PWdata[9]=$false SPIm_PWdata[10]=$false SPIm_PWdata[11]=$false SPIm_PWdata[12]=$false SPIm_PWdata[13]=$false SPIm_PWdata[14]=$false SPIm_PWdata[15]=$false SPIm_PWdata[16]=$false SPIm_PWdata[17]=$false SPIm_PWdata[18]=$false SPIm_PWdata[19]=$false SPIm_PWdata[20]=$false SPIm_PWdata[21]=$false SPIm_PWdata[22]=$false SPIm_PWdata[23]=$false SPIm_PWdata[24]=$false SPIm_PWdata[25]=$false SPIm_PWdata[26]=$false SPIm_PWdata[27]=$false SPIm_PWdata[28]=$false SPIm_PWdata[29]=$false SPIm_PWdata[30]=$false SPIm_PWdata[31]=$false SPIm_PWrite=$false SPIm_Paddr[0]=$false SPIm_Paddr[1]=$false SPIm_Paddr[2]=$false SPIm_Paddr[3]=$false SPIm_Paddr[4]=$false SPIm_Paddr[5]=$false SPIm_Paddr[6]=$false SPIm_Paddr[7]=$false SPIm_Paddr[8]=$false SPIm_Paddr[9]=$false SPIm_Paddr[10]=$false SPIm_Paddr[11]=$false SPIm_Paddr[12]=$false SPIm_Paddr[13]=$false SPIm_Paddr[14]=$false SPIm_Paddr[15]=$false SPIm_Prdata[0]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[0] SPIm_Prdata[1]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[1] SPIm_Prdata[2]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[2] SPIm_Prdata[3]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[3] SPIm_Prdata[4]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[4] SPIm_Prdata[5]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[5] SPIm_Prdata[6]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[6] SPIm_Prdata[7]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[7] SPIm_Prdata[8]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[8] SPIm_Prdata[9]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[9] SPIm_Prdata[10]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[10] SPIm_Prdata[11]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[11] SPIm_Prdata[12]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[12] SPIm_Prdata[13]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[13] SPIm_Prdata[14]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[14] SPIm_Prdata[15]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[15] SPIm_Prdata[16]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[16] SPIm_Prdata[17]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[17] SPIm_Prdata[18]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[18] SPIm_Prdata[19]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[19] SPIm_Prdata[20]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[20] SPIm_Prdata[21]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[21] SPIm_Prdata[22]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[22] SPIm_Prdata[23]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[23] SPIm_Prdata[24]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[24] SPIm_Prdata[25]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[25] SPIm_Prdata[26]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[26] SPIm_Prdata[27]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[27] SPIm_Prdata[28]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[28] SPIm_Prdata[29]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[29] SPIm_Prdata[30]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[30] SPIm_Prdata[31]=$techmap2485\u_qlal4s3b_cell_macro.SPIm_Prdata[31] Sensor_Int[0]=$techmap2485\u_qlal4s3b_cell_macro.Sensor_Int[0] Sensor_Int[1]=$techmap2485\u_qlal4s3b_cell_macro.Sensor_Int[1] Sensor_Int[2]=$techmap2485\u_qlal4s3b_cell_macro.Sensor_Int[2] Sensor_Int[3]=$techmap2485\u_qlal4s3b_cell_macro.Sensor_Int[3] Sensor_Int[4]=$techmap2485\u_qlal4s3b_cell_macro.Sensor_Int[4] Sensor_Int[5]=$techmap2485\u_qlal4s3b_cell_macro.Sensor_Int[5] Sensor_Int[6]=$techmap2485\u_qlal4s3b_cell_macro.Sensor_Int[6] Sensor_Int[7]=$techmap2485\u_qlal4s3b_cell_macro.Sensor_Int[7] Sys_Clk0=Sys_Clk0 Sys_Clk0_Rst=WB_RST_LUT2_I0.XAB Sys_Clk1=Sys_Clk1 Sys_Clk1_Rst=Sys_Clk1_Rst Sys_PKfb_Clk=$false Sys_PKfb_Rst=$techmap2485\u_qlal4s3b_cell_macro.Sys_PKfb_Rst Sys_PSel=$false Sys_Pclk=$techmap2485\u_qlal4s3b_cell_macro.Sys_Pclk Sys_Pclk_Rst=$techmap2485\u_qlal4s3b_cell_macro.Sys_Pclk_Rst TimeStamp[0]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[0] TimeStamp[1]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[1] TimeStamp[2]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[2] TimeStamp[3]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[3] TimeStamp[4]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[4] TimeStamp[5]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[5] TimeStamp[6]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[6] TimeStamp[7]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[7] TimeStamp[8]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[8] TimeStamp[9]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[9] TimeStamp[10]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[10] TimeStamp[11]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[11] TimeStamp[12]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[12] TimeStamp[13]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[13] TimeStamp[14]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[14] TimeStamp[15]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[15] TimeStamp[16]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[16] TimeStamp[17]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[17] TimeStamp[18]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[18] TimeStamp[19]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[19] TimeStamp[20]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[20] TimeStamp[21]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[21] TimeStamp[22]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[22] TimeStamp[23]=$techmap2485\u_qlal4s3b_cell_macro.TimeStamp[23] WB_CLK=u_AL4S3B_FPGA_IP.WB_CLK WB_RST=WB_RST_LUT2_I0.XSL WBs_ACK=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XAB WBs_ADR[0]=WBs_ADR(0) WBs_ADR[1]=WBs_ADR(1) WBs_ADR[2]=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL WBs_ADR[3]=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL WBs_ADR[4]=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB WBs_ADR[5]=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL WBs_ADR[6]=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB WBs_ADR[7]=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL WBs_ADR[8]=u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2 WBs_ADR[9]=WBs_ADR(9) WBs_ADR[10]=WBs_ADR(10) WBs_ADR[11]=WBs_ADR(11) WBs_ADR[12]=WBs_ADR(12) WBs_ADR[13]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB WBs_ADR[14]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 WBs_ADR[15]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB WBs_ADR[16]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XSL WBs_BYTE_STB[0]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.XAB WBs_BYTE_STB[1]=WBs_BYTE_STB(1) WBs_BYTE_STB[2]=WBs_BYTE_STB(2) WBs_BYTE_STB[3]=WBs_BYTE_STB(3) WBs_CYC=u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XAB WBs_RD=u_AL4S3B_FPGA_IP.WBs_RD WBs_RD_DAT[0]=WBs_RD_DAT(0) WBs_RD_DAT[1]=WBs_RD_DAT(1) WBs_RD_DAT[2]=WBs_RD_DAT(2) WBs_RD_DAT[3]=WBs_RD_DAT(3) WBs_RD_DAT[4]=WBs_RD_DAT(4) WBs_RD_DAT[5]=WBs_RD_DAT(5) WBs_RD_DAT[6]=WBs_RD_DAT(6) WBs_RD_DAT[7]=WBs_RD_DAT(7) WBs_RD_DAT[8]=WBs_RD_DAT(8) WBs_RD_DAT[9]=WBs_RD_DAT(9) WBs_RD_DAT[10]=WBs_RD_DAT(10) WBs_RD_DAT[11]=WBs_RD_DAT(11) WBs_RD_DAT[12]=WBs_RD_DAT(12) WBs_RD_DAT[13]=WBs_RD_DAT(13) WBs_RD_DAT[14]=WBs_RD_DAT(14) WBs_RD_DAT[15]=WBs_RD_DAT(15) WBs_RD_DAT[16]=WBs_RD_DAT(16) WBs_RD_DAT[17]=WBs_RD_DAT(17) WBs_RD_DAT[18]=WBs_RD_DAT(18) WBs_RD_DAT[19]=WBs_RD_DAT(19) WBs_RD_DAT[20]=WBs_RD_DAT(20) WBs_RD_DAT[21]=WBs_RD_DAT(21) WBs_RD_DAT[22]=WBs_RD_DAT(22) WBs_RD_DAT[23]=WBs_RD_DAT(23) WBs_RD_DAT[24]=WBs_RD_DAT(24) WBs_RD_DAT[25]=WBs_RD_DAT(25) WBs_RD_DAT[26]=WBs_RD_DAT(26) WBs_RD_DAT[27]=WBs_RD_DAT(27) WBs_RD_DAT[28]=WBs_RD_DAT(28) WBs_RD_DAT[29]=WBs_RD_DAT(29) WBs_RD_DAT[30]=WBs_RD_DAT(30) WBs_RD_DAT[31]=WBs_RD_DAT(31) WBs_STB=u_AL4S3B_FPGA_IP.WBs_STB WBs_WE=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.XSL WBs_WR_DAT[0]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS WBs_WR_DAT[1]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS WBs_WR_DAT[2]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS WBs_WR_DAT[3]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS WBs_WR_DAT[4]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS WBs_WR_DAT[5]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS WBs_WR_DAT[6]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS WBs_WR_DAT[7]=u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS WBs_WR_DAT[8]=WBs_WR_DAT(8) WBs_WR_DAT[9]=WBs_WR_DAT(9) WBs_WR_DAT[10]=WBs_WR_DAT(10) WBs_WR_DAT[11]=WBs_WR_DAT(11) WBs_WR_DAT[12]=WBs_WR_DAT(12) WBs_WR_DAT[13]=WBs_WR_DAT(13) WBs_WR_DAT[14]=WBs_WR_DAT(14) WBs_WR_DAT[15]=WBs_WR_DAT(15) WBs_WR_DAT[16]=WBs_WR_DAT(16) WBs_WR_DAT[17]=WBs_WR_DAT(17) WBs_WR_DAT[18]=WBs_WR_DAT(18) WBs_WR_DAT[19]=WBs_WR_DAT(19) WBs_WR_DAT[20]=WBs_WR_DAT(20) WBs_WR_DAT[21]=WBs_WR_DAT(21) WBs_WR_DAT[22]=WBs_WR_DAT(22) WBs_WR_DAT[23]=WBs_WR_DAT(23) WBs_WR_DAT[24]=WBs_WR_DAT(24) WBs_WR_DAT[25]=WBs_WR_DAT(25) WBs_WR_DAT[26]=WBs_WR_DAT(26) WBs_WR_DAT[27]=WBs_WR_DAT(27) WBs_WR_DAT[28]=WBs_WR_DAT(28) WBs_WR_DAT[29]=WBs_WR_DAT(29) WBs_WR_DAT[30]=WBs_WR_DAT(30) WBs_WR_DAT[31]=WBs_WR_DAT(31)
.cname u_qlal4s3b_cell_macro
.attr module_not_derived 00000000000000000000000000000001
.attr src "/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/qorc-testapps/qf_ramblockinit/fpga/rtl/AL4S3B_FPGA_Top.v:280.34-386.63|/media/coolbreeze413/GALACTICA/work/clients/quicklogic/qorc/github/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/techmaps/quicklogic/pp3/techmap/cells_map.v:1015.12-1060.4"
.names WB_RST_LUT2_I0.XAB Sys_Clk0_Rst
1 1
.names WB_RST_LUT2_I0.XSL WB_RST
1 1
.names $false WB_RST_LUT2_I0.I0
1 1
.names $false WB_RST_LUT2_I0.I1
1 1
.names $false WB_RST_LUT2_I0.O
1 1
.names $false WB_RST_LUT2_I0.XA1
1 1
.names $true WB_RST_LUT2_I0.XA2
1 1
.names $true WB_RST_LUT2_I0.XB1
1 1
.names $true WB_RST_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB WBs_ADR(13)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 WBs_ADR(14)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB WBs_ADR(15)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XSL WBs_ADR(16)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL WBs_ADR(2)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL WBs_ADR(3)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB WBs_ADR(4)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL WBs_ADR(5)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB WBs_ADR(6)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL WBs_ADR(7)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2 WBs_ADR(8)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.XAB WBs_BYTE_STB(0)
1 1
.names $false WBs_RD_DAT_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(24) WBs_RD_DAT_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT3_O_I0 WBs_RD_DAT_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O.XA2
1 1
.names WBs_RD_DAT_LUT4_O_9.TBS WBs_RD_DAT_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT3_O_I0 WBs_RD_DAT_LUT3_O.XB1
1 1
.names WBs_RD_DAT_LUT3_O_I0 WBs_RD_DAT_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O WBs_RD_DAT_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT3_O_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(29) WBs_RD_DAT_LUT3_O_I0_LUT2_O.XSL
1 1
.names WBs_RD_DAT_LUT4_O_9.TBS WBs_RD_DAT_LUT3_O_I2
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT4_O.BA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 WBs_RD_DAT_LUT3_O_I2_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB WBs_RD_DAT_LUT3_O_I2_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB WBs_RD_DAT_LUT3_O_I2_LUT4_O.TA1
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 WBs_RD_DAT_LUT3_O_I2_LUT4_O.TAB
1 1
.names $false WBs_RD_DAT_LUT3_O_I2_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB WBs_RD_DAT_LUT3_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XSL WBs_RD_DAT_LUT3_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB WBs_RD_DAT_LUT3_O_I2_LUT4_O.TSL
1 1
.names WBs_RD_DAT_LUT4_O_I0 WBs_RD_DAT_LUT4_O.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O WBs_RD_DAT_LUT4_O.BAB
1 1
.names WBs_RD_DAT_LUT4_O_I0 WBs_RD_DAT_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT4_O.O
1 1
.names WBs_RD_DAT_LUT4_O_I0 WBs_RD_DAT_LUT4_O.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O WBs_RD_DAT_LUT4_O.TAB
1 1
.names $false WBs_RD_DAT_LUT4_O.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O.TB2
1 1
.names WBs_RD_DAT_LUT4_O_9.TBS WBs_RD_DAT_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O.TSL
1 1
.names WBs_RD_DAT_LUT4_O_1_I0 WBs_RD_DAT_LUT4_O_1.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_1.BA2
1 1
.names WBs_RD_DAT_LUT4_O_6_I2 WBs_RD_DAT_LUT4_O_1.BAB
1 1
.names WBs_RD_DAT_LUT4_O_1_I0 WBs_RD_DAT_LUT4_O_1.BB1
1 1
.names $false WBs_RD_DAT_LUT4_O_1.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_1.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_1.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_1.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_1.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_1.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_1.O
1 1
.names WBs_RD_DAT_LUT4_O_1_I0 WBs_RD_DAT_LUT4_O_1.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_1.TA2
1 1
.names WBs_RD_DAT_LUT4_O_6_I2 WBs_RD_DAT_LUT4_O_1.TAB
1 1
.names $false WBs_RD_DAT_LUT4_O_1.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_1.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL WBs_RD_DAT_LUT4_O_1.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_1.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_10.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_10.BA2
1 1
.names WBs_RD_DAT_LUT4_O_9.TBS WBs_RD_DAT_LUT4_O_10.BAB
1 1
.names WBs_RD_DAT_LUT4_O_10_I0 WBs_RD_DAT_LUT4_O_10.BB1
1 1
.names $false WBs_RD_DAT_LUT4_O_10.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_10.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_10.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_10.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_10.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_10.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_10.O
1 1
.names WBs_RD_DAT_LUT4_O_10_I0 WBs_RD_DAT_LUT4_O_10.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_10.TA2
1 1
.names WBs_RD_DAT_LUT4_O_9.TBS WBs_RD_DAT_LUT4_O_10.TAB
1 1
.names WBs_RD_DAT_LUT4_O_10_I0 WBs_RD_DAT_LUT4_O_10.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_10.TB2
1 1
.names WBs_RD_DAT_LUT4_O_5_I3 WBs_RD_DAT_LUT4_O_10.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_10.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_10_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_10_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_10_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_10_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_10_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_LUT4_O_10_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_10_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_10_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(16) WBs_RD_DAT_LUT4_O_10_I0_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O_1_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_1_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_1_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_1_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_1_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_LUT4_O_1_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_1_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_1_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(30) WBs_RD_DAT_LUT4_O_1_I0_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O_2.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_2.BA2
1 1
.names WBs_RD_DAT_LUT4_O_9.TBS WBs_RD_DAT_LUT4_O_2.BAB
1 1
.names WBs_RD_DAT_LUT4_O_2_I0 WBs_RD_DAT_LUT4_O_2.BB1
1 1
.names $false WBs_RD_DAT_LUT4_O_2.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_2.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_2.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_2.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_2.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_2.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_2.O
1 1
.names WBs_RD_DAT_LUT4_O_2_I0 WBs_RD_DAT_LUT4_O_2.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_2.TA2
1 1
.names WBs_RD_DAT_LUT4_O_9.TBS WBs_RD_DAT_LUT4_O_2.TAB
1 1
.names WBs_RD_DAT_LUT4_O_2_I0 WBs_RD_DAT_LUT4_O_2.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_2.TB2
1 1
.names WBs_RD_DAT_LUT4_O_5_I3 WBs_RD_DAT_LUT4_O_2.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_2.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_2_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_2_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_2_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_2_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_2_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_LUT4_O_2_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_2_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_2_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(28) WBs_RD_DAT_LUT4_O_2_I0_LUT2_O.XSL
1 1
.names WBs_RD_DAT_LUT4_O_3_I0 WBs_RD_DAT_LUT4_O_3.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_3.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O WBs_RD_DAT_LUT4_O_3.BAB
1 1
.names WBs_RD_DAT_LUT4_O_3_I0 WBs_RD_DAT_LUT4_O_3.BB1
1 1
.names $false WBs_RD_DAT_LUT4_O_3.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_3.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_3.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_3.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_3.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_3.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_3.O
1 1
.names WBs_RD_DAT_LUT4_O_3_I0 WBs_RD_DAT_LUT4_O_3.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_3.TA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O WBs_RD_DAT_LUT4_O_3.TAB
1 1
.names $false WBs_RD_DAT_LUT4_O_3.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_3.TB2
1 1
.names WBs_RD_DAT_LUT4_O_9.TBS WBs_RD_DAT_LUT4_O_3.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_3.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_3_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_3_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_3_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_3_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_3_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_LUT4_O_3_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_3_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_3_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(27) WBs_RD_DAT_LUT4_O_3_I0_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O_4.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_4.BA2
1 1
.names WBs_RD_DAT_LUT4_O_9.TBS WBs_RD_DAT_LUT4_O_4.BAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I0 WBs_RD_DAT_LUT4_O_4.BB1
1 1
.names $false WBs_RD_DAT_LUT4_O_4.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_4.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_4.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_4.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_4.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_4.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_4.O
1 1
.names WBs_RD_DAT_LUT4_O_4_I0 WBs_RD_DAT_LUT4_O_4.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_4.TA2
1 1
.names WBs_RD_DAT_LUT4_O_9.TBS WBs_RD_DAT_LUT4_O_4.TAB
1 1
.names WBs_RD_DAT_LUT4_O_4_I0 WBs_RD_DAT_LUT4_O_4.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_4.TB2
1 1
.names WBs_RD_DAT_LUT4_O_5_I3 WBs_RD_DAT_LUT4_O_4.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_4.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_LUT4_O_4_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_4_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_4_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(25) WBs_RD_DAT_LUT4_O_4_I0_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O_5.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_5.BA2
1 1
.names WBs_RD_DAT_LUT4_O_9.TBS WBs_RD_DAT_LUT4_O_5.BAB
1 1
.names WBs_RD_DAT_LUT4_O_5_I0 WBs_RD_DAT_LUT4_O_5.BB1
1 1
.names $false WBs_RD_DAT_LUT4_O_5.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_5.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_5.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_5.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_5.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_5.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_5.O
1 1
.names WBs_RD_DAT_LUT4_O_5_I0 WBs_RD_DAT_LUT4_O_5.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_5.TA2
1 1
.names WBs_RD_DAT_LUT4_O_9.TBS WBs_RD_DAT_LUT4_O_5.TAB
1 1
.names WBs_RD_DAT_LUT4_O_5_I0 WBs_RD_DAT_LUT4_O_5.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_5.TB2
1 1
.names WBs_RD_DAT_LUT4_O_5_I3 WBs_RD_DAT_LUT4_O_5.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_5.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_5_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_5_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_5_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_5_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_5_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_LUT4_O_5_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_5_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_5_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(23) WBs_RD_DAT_LUT4_O_5_I0_LUT2_O.XSL
1 1
.names WBs_RD_DAT_LUT4_O_6_I0 WBs_RD_DAT_LUT4_O_6.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_6.BA2
1 1
.names WBs_RD_DAT_LUT4_O_6_I2 WBs_RD_DAT_LUT4_O_6.BAB
1 1
.names WBs_RD_DAT_LUT4_O_6_I0 WBs_RD_DAT_LUT4_O_6.BB1
1 1
.names $false WBs_RD_DAT_LUT4_O_6.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_6.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_6.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_6.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_6.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_6.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_6.O
1 1
.names WBs_RD_DAT_LUT4_O_6_I0 WBs_RD_DAT_LUT4_O_6.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_6.TA2
1 1
.names WBs_RD_DAT_LUT4_O_6_I2 WBs_RD_DAT_LUT4_O_6.TAB
1 1
.names $false WBs_RD_DAT_LUT4_O_6.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_6.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL WBs_RD_DAT_LUT4_O_6.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_6.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_LUT4_O_6_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_6_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(21) WBs_RD_DAT_LUT4_O_6_I0_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O.O
1 1
.names $true WBs_RD_DAT_LUT4_O_6_I2_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB WBs_RD_DAT_LUT4_O_6_I2_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O.XB1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TSL WBs_RD_DAT_LUT4_O_6_I2_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TSL WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XAB WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XAB WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.O
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.XB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XAB WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_I1_O
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XAB WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.BAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.BB1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.O
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.TA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XAB WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.TAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.TB2
1 1
.names WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.XAB WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2.TSL
1 1
.names WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.XAB WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.O
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.XA1
1 1
.names $true WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.XA2
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.XB1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1.XSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT2_I1_O
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O.O
1 1
.names WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XSL WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O.XA1
1 1
.names WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XSL WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O.XA2
1 1
.names WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0 WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O.XAB
1 1
.names WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XSL WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O.XSL
1 1
.names WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XSL WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.O
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT2_I0_O
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.BAB
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.BB1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.TAB
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I0_LUT4_I2_I3_LUT3_O_I0_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XAB WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XSL WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB2 WBs_RD_DAT_LUT4_O_6_I2_LUT2_O_I0_LUT2_O_I1_LUT3_O.XSL
1 1
.names WBs_RD_DAT_LUT4_O_7_I0 WBs_RD_DAT_LUT4_O_7.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_7.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O WBs_RD_DAT_LUT4_O_7.BAB
1 1
.names WBs_RD_DAT_LUT4_O_7_I0 WBs_RD_DAT_LUT4_O_7.BB1
1 1
.names $false WBs_RD_DAT_LUT4_O_7.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_7.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_7.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_7.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_7.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_7.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_7.O
1 1
.names WBs_RD_DAT_LUT4_O_7_I0 WBs_RD_DAT_LUT4_O_7.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_7.TA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O WBs_RD_DAT_LUT4_O_7.TAB
1 1
.names $false WBs_RD_DAT_LUT4_O_7.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_7.TB2
1 1
.names WBs_RD_DAT_LUT4_O_9.TBS WBs_RD_DAT_LUT4_O_7.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_7.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_7_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_7_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_7_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_7_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_7_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_LUT4_O_7_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_7_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_7_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(20) WBs_RD_DAT_LUT4_O_7_I0_LUT2_O.XSL
1 1
.names WBs_RD_DAT_LUT4_O_8_I0 WBs_RD_DAT_LUT4_O_8.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_8.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O WBs_RD_DAT_LUT4_O_8.BAB
1 1
.names WBs_RD_DAT_LUT4_O_8_I0 WBs_RD_DAT_LUT4_O_8.BB1
1 1
.names $false WBs_RD_DAT_LUT4_O_8.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_8.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_8.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_8.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_8.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_8.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_8.O
1 1
.names WBs_RD_DAT_LUT4_O_8_I0 WBs_RD_DAT_LUT4_O_8.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_8.TA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O WBs_RD_DAT_LUT4_O_8.TAB
1 1
.names $false WBs_RD_DAT_LUT4_O_8.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_8.TB2
1 1
.names WBs_RD_DAT_LUT4_O_9.TBS WBs_RD_DAT_LUT4_O_8.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_8.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_8_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_8_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_8_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_8_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_8_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_LUT4_O_8_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_8_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_8_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(19) WBs_RD_DAT_LUT4_O_8_I0_LUT2_O.XSL
1 1
.names WBs_RD_DAT_LUT4_O_9_I0 WBs_RD_DAT_LUT4_O_9.BA1
1 1
.names $false WBs_RD_DAT_LUT4_O_9.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O WBs_RD_DAT_LUT4_O_9.BAB
1 1
.names WBs_RD_DAT_LUT4_O_9_I0 WBs_RD_DAT_LUT4_O_9.BB1
1 1
.names $false WBs_RD_DAT_LUT4_O_9.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_9.BSL
1 1
.names $false WBs_RD_DAT_LUT4_O_9.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_9.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_9.I2
1 1
.names $false WBs_RD_DAT_LUT4_O_9.I3
1 1
.names $false WBs_RD_DAT_LUT4_O_9.O
1 1
.names WBs_RD_DAT_LUT4_O_9_I0 WBs_RD_DAT_LUT4_O_9.TA1
1 1
.names $false WBs_RD_DAT_LUT4_O_9.TA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0_O WBs_RD_DAT_LUT4_O_9.TAB
1 1
.names $false WBs_RD_DAT_LUT4_O_9.TB1
1 1
.names $false WBs_RD_DAT_LUT4_O_9.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1_O WBs_RD_DAT_LUT4_O_9.TSL
1 1
.names $false WBs_RD_DAT_LUT4_O_9_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_9_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_9_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_9_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_9_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_LUT4_O_9_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_9_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_9_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(18) WBs_RD_DAT_LUT4_O_9_I0_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_LUT4_O_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_LUT4_O_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_LUT4_O_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_LUT4_O_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_LUT4_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_LUT4_O_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_LUT4_O_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_LUT4_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(31) WBs_RD_DAT_LUT4_O_I0_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q.A
1 1
.names $false WBs_RD_DAT_mux4x0_Q.B
1 1
.names $false WBs_RD_DAT_mux4x0_Q.C
1 1
.names $false WBs_RD_DAT_mux4x0_Q.D
1 1
.names $false WBs_RD_DAT_mux4x0_Q.Q
1 1
.names $false WBs_RD_DAT_mux4x0_Q.S0
1 1
.names $false WBs_RD_DAT_mux4x0_Q.S1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_1.A
1 1
.names $false WBs_RD_DAT_mux4x0_Q_1.B
1 1
.names $false WBs_RD_DAT_mux4x0_Q_1.C
1 1
.names $false WBs_RD_DAT_mux4x0_Q_1.D
1 1
.names $false WBs_RD_DAT_mux4x0_Q_1.Q
1 1
.names $false WBs_RD_DAT_mux4x0_Q_1.S0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_1.S1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB WBs_RD_DAT_mux4x0_Q_1_A
1 1
.names $false WBs_RD_DAT_mux4x0_Q_1_C_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_1_C_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_1_C_LUT2_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_1_C_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_1_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_mux4x0_Q_1_C_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_mux4x0_Q_1_C_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_mux4x0_Q_1_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(22) WBs_RD_DAT_mux4x0_Q_1_C_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_2.A
1 1
.names $false WBs_RD_DAT_mux4x0_Q_2.B
1 1
.names $false WBs_RD_DAT_mux4x0_Q_2.C
1 1
.names $false WBs_RD_DAT_mux4x0_Q_2.D
1 1
.names $false WBs_RD_DAT_mux4x0_Q_2.Q
1 1
.names $false WBs_RD_DAT_mux4x0_Q_2.S0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_2.S1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_2_A_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_2_A_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_2_A_LUT2_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_2_A_LUT2_O.XA1
1 1
.names $true WBs_RD_DAT_mux4x0_Q_2_A_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 WBs_RD_DAT_mux4x0_Q_2_A_LUT2_O.XAB
1 1
.names $true WBs_RD_DAT_mux4x0_Q_2_A_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_mux4x0_Q_2_A_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB WBs_RD_DAT_mux4x0_Q_2_A_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_2_C_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_2_C_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_2_C_LUT2_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_2_C_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_2_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_mux4x0_Q_2_C_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_mux4x0_Q_2_C_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_mux4x0_Q_2_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(17) WBs_RD_DAT_mux4x0_Q_2_C_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3.A
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3.B
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3.C
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3.D
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3.Q
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3.S0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3.S1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3_B_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3_B_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3_B_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3_B_LUT3_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3_B_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL WBs_RD_DAT_mux4x0_Q_3_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(15) WBs_RD_DAT_mux4x0_Q_3_B_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL WBs_RD_DAT_mux4x0_Q_3_B_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3_B_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(15) WBs_RD_DAT_mux4x0_Q_3_B_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3_C_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3_C_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3_C_LUT2_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3_C_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_mux4x0_Q_3_C_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_mux4x0_Q_3_C_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_mux4x0_Q_3_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(15) WBs_RD_DAT_mux4x0_Q_3_C_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4.A
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4.B
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4.C
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4.D
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4.Q
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4.S0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4.S1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(14) WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(14) WBs_RD_DAT_mux4x0_Q_4_B_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4_C_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4_C_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4_C_LUT2_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4_C_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_mux4x0_Q_4_C_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_mux4x0_Q_4_C_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_mux4x0_Q_4_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(14) WBs_RD_DAT_mux4x0_Q_4_C_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5.A
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5.B
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5.C
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5.D
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5.Q
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5.S0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5.S1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5_B_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5_B_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5_B_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5_B_LUT3_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5_B_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL WBs_RD_DAT_mux4x0_Q_5_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(13) WBs_RD_DAT_mux4x0_Q_5_B_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL WBs_RD_DAT_mux4x0_Q_5_B_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5_B_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(13) WBs_RD_DAT_mux4x0_Q_5_B_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5_C_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5_C_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5_C_LUT2_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5_C_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_mux4x0_Q_5_C_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_mux4x0_Q_5_C_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_mux4x0_Q_5_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(13) WBs_RD_DAT_mux4x0_Q_5_C_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6.A
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6.B
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6.C
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6.D
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6.Q
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6.S0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6.S1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6_B_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6_B_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6_B_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6_B_LUT3_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6_B_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL WBs_RD_DAT_mux4x0_Q_6_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(12) WBs_RD_DAT_mux4x0_Q_6_B_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL WBs_RD_DAT_mux4x0_Q_6_B_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6_B_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(12) WBs_RD_DAT_mux4x0_Q_6_B_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6_C_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6_C_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6_C_LUT2_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6_C_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_mux4x0_Q_6_C_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_mux4x0_Q_6_C_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_mux4x0_Q_6_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(12) WBs_RD_DAT_mux4x0_Q_6_C_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7.A
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7.B
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7.C
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7.D
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7.Q
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7.S0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7.S1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(11) WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(11) WBs_RD_DAT_mux4x0_Q_7_B_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7_C_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7_C_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7_C_LUT2_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7_C_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_mux4x0_Q_7_C_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_mux4x0_Q_7_C_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_mux4x0_Q_7_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(11) WBs_RD_DAT_mux4x0_Q_7_C_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8.A
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8.B
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8.C
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8.D
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8.Q
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8.S0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8.S1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_A_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_A_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_A_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_A_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TSL WBs_RD_DAT_mux4x0_Q_8_A_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_A_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL WBs_RD_DAT_mux4x0_Q_8_A_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_A_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_A_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB WBs_RD_DAT_mux4x0_Q_8_A_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_B_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_B_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_B_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_B_LUT3_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_B_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL WBs_RD_DAT_mux4x0_Q_8_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(10) WBs_RD_DAT_mux4x0_Q_8_B_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL WBs_RD_DAT_mux4x0_Q_8_B_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_B_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(10) WBs_RD_DAT_mux4x0_Q_8_B_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_C_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_C_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_C_LUT2_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_C_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_mux4x0_Q_8_C_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_mux4x0_Q_8_C_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_mux4x0_Q_8_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(10) WBs_RD_DAT_mux4x0_Q_8_C_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9.A
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9.B
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9.C
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9.D
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9.Q
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9.S0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9.S1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM1_DAT(9) WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM0_DAT(9) WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XSL WBs_RD_DAT_mux4x0_Q_9_B_LUT3_O_I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9_C_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9_C_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9_C_LUT2_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9_C_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_mux4x0_Q_9_C_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_mux4x0_Q_9_C_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_mux4x0_Q_9_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(9) WBs_RD_DAT_mux4x0_Q_9_C_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O.XA1
1 1
.names $true WBs_RD_DAT_mux4x0_Q_A_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB WBs_RD_DAT_mux4x0_Q_A_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O.XB1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 WBs_RD_DAT_mux4x0_Q_A_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O.XA2
1 1
.names WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1 WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O.I2
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O.O
1 1
.names WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0 WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O.XA1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O.XAB
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O.XB1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.O
1 1
.names $true WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL WBs_RD_DAT_mux4x0_Q_A_LUT2_O_I0_LUT2_O_I1_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_mux4x0_Q_C_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_mux4x0_Q_C_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_C_LUT2_O.O
1 1
.names $false WBs_RD_DAT_mux4x0_Q_C_LUT2_O.XA1
1 1
.names $false WBs_RD_DAT_mux4x0_Q_C_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O WBs_RD_DAT_mux4x0_Q_C_LUT2_O.XAB
1 1
.names $false WBs_RD_DAT_mux4x0_Q_C_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_mux4x0_Q_C_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_RAM3_DAT(26) WBs_RD_DAT_mux4x0_Q_C_LUT2_O.XSL
1 1
.names $false WBs_RD_DAT_mux8x0_Q.A
1 1
.names $false WBs_RD_DAT_mux8x0_Q.B
1 1
.names $false WBs_RD_DAT_mux8x0_Q.C
1 1
.names $false WBs_RD_DAT_mux8x0_Q.D
1 1
.names $false WBs_RD_DAT_mux8x0_Q.E
1 1
.names $false WBs_RD_DAT_mux8x0_Q.F
1 1
.names $false WBs_RD_DAT_mux8x0_Q.G
1 1
.names $false WBs_RD_DAT_mux8x0_Q.H
1 1
.names $false WBs_RD_DAT_mux8x0_Q.Q
1 1
.names $false WBs_RD_DAT_mux8x0_Q.S0
1 1
.names $false WBs_RD_DAT_mux8x0_Q.S1
1 1
.names $false WBs_RD_DAT_mux8x0_Q.S2
1 1
.names $false WBs_RD_DAT_mux8x0_Q_1.A
1 1
.names $false WBs_RD_DAT_mux8x0_Q_1.B
1 1
.names $false WBs_RD_DAT_mux8x0_Q_1.C
1 1
.names $false WBs_RD_DAT_mux8x0_Q_1.D
1 1
.names $false WBs_RD_DAT_mux8x0_Q_1.E
1 1
.names $false WBs_RD_DAT_mux8x0_Q_1.F
1 1
.names $false WBs_RD_DAT_mux8x0_Q_1.G
1 1
.names $false WBs_RD_DAT_mux8x0_Q_1.H
1 1
.names $false WBs_RD_DAT_mux8x0_Q_1.Q
1 1
.names $false WBs_RD_DAT_mux8x0_Q_1.S0
1 1
.names $false WBs_RD_DAT_mux8x0_Q_1.S1
1 1
.names $false WBs_RD_DAT_mux8x0_Q_1.S2
1 1
.names $false WBs_RD_DAT_mux8x0_Q_2.A
1 1
.names $false WBs_RD_DAT_mux8x0_Q_2.B
1 1
.names $false WBs_RD_DAT_mux8x0_Q_2.C
1 1
.names $false WBs_RD_DAT_mux8x0_Q_2.D
1 1
.names $false WBs_RD_DAT_mux8x0_Q_2.E
1 1
.names $false WBs_RD_DAT_mux8x0_Q_2.F
1 1
.names $false WBs_RD_DAT_mux8x0_Q_2.G
1 1
.names $false WBs_RD_DAT_mux8x0_Q_2.H
1 1
.names $false WBs_RD_DAT_mux8x0_Q_2.Q
1 1
.names $false WBs_RD_DAT_mux8x0_Q_2.S0
1 1
.names $false WBs_RD_DAT_mux8x0_Q_2.S1
1 1
.names $false WBs_RD_DAT_mux8x0_Q_2.S2
1 1
.names $false WBs_RD_DAT_mux8x0_Q_3.A
1 1
.names $false WBs_RD_DAT_mux8x0_Q_3.B
1 1
.names $false WBs_RD_DAT_mux8x0_Q_3.C
1 1
.names $false WBs_RD_DAT_mux8x0_Q_3.D
1 1
.names $false WBs_RD_DAT_mux8x0_Q_3.E
1 1
.names $false WBs_RD_DAT_mux8x0_Q_3.F
1 1
.names $false WBs_RD_DAT_mux8x0_Q_3.G
1 1
.names $false WBs_RD_DAT_mux8x0_Q_3.H
1 1
.names $false WBs_RD_DAT_mux8x0_Q_3.Q
1 1
.names $false WBs_RD_DAT_mux8x0_Q_3.S0
1 1
.names $false WBs_RD_DAT_mux8x0_Q_3.S1
1 1
.names $false WBs_RD_DAT_mux8x0_Q_3.S2
1 1
.names $false WBs_RD_DAT_mux8x0_Q_4.A
1 1
.names $false WBs_RD_DAT_mux8x0_Q_4.B
1 1
.names $false WBs_RD_DAT_mux8x0_Q_4.C
1 1
.names $false WBs_RD_DAT_mux8x0_Q_4.D
1 1
.names $false WBs_RD_DAT_mux8x0_Q_4.E
1 1
.names $false WBs_RD_DAT_mux8x0_Q_4.F
1 1
.names $false WBs_RD_DAT_mux8x0_Q_4.G
1 1
.names $false WBs_RD_DAT_mux8x0_Q_4.H
1 1
.names $false WBs_RD_DAT_mux8x0_Q_4.Q
1 1
.names $false WBs_RD_DAT_mux8x0_Q_4.S0
1 1
.names $false WBs_RD_DAT_mux8x0_Q_4.S1
1 1
.names $false WBs_RD_DAT_mux8x0_Q_4.S2
1 1
.names $false WBs_RD_DAT_mux8x0_Q_5.A
1 1
.names $false WBs_RD_DAT_mux8x0_Q_5.B
1 1
.names $false WBs_RD_DAT_mux8x0_Q_5.C
1 1
.names $false WBs_RD_DAT_mux8x0_Q_5.D
1 1
.names $false WBs_RD_DAT_mux8x0_Q_5.E
1 1
.names $false WBs_RD_DAT_mux8x0_Q_5.F
1 1
.names $false WBs_RD_DAT_mux8x0_Q_5.G
1 1
.names $false WBs_RD_DAT_mux8x0_Q_5.H
1 1
.names $false WBs_RD_DAT_mux8x0_Q_5.Q
1 1
.names $false WBs_RD_DAT_mux8x0_Q_5.S0
1 1
.names $false WBs_RD_DAT_mux8x0_Q_5.S1
1 1
.names $false WBs_RD_DAT_mux8x0_Q_5.S2
1 1
.names $false WBs_RD_DAT_mux8x0_Q_6.A
1 1
.names $false WBs_RD_DAT_mux8x0_Q_6.B
1 1
.names $false WBs_RD_DAT_mux8x0_Q_6.C
1 1
.names $false WBs_RD_DAT_mux8x0_Q_6.D
1 1
.names $false WBs_RD_DAT_mux8x0_Q_6.E
1 1
.names $false WBs_RD_DAT_mux8x0_Q_6.F
1 1
.names $false WBs_RD_DAT_mux8x0_Q_6.G
1 1
.names $false WBs_RD_DAT_mux8x0_Q_6.H
1 1
.names $false WBs_RD_DAT_mux8x0_Q_6.Q
1 1
.names $false WBs_RD_DAT_mux8x0_Q_6.S0
1 1
.names $false WBs_RD_DAT_mux8x0_Q_6.S1
1 1
.names $false WBs_RD_DAT_mux8x0_Q_6.S2
1 1
.names $false WBs_RD_DAT_mux8x0_Q_7.A
1 1
.names $false WBs_RD_DAT_mux8x0_Q_7.B
1 1
.names $false WBs_RD_DAT_mux8x0_Q_7.C
1 1
.names $false WBs_RD_DAT_mux8x0_Q_7.D
1 1
.names $false WBs_RD_DAT_mux8x0_Q_7.E
1 1
.names $false WBs_RD_DAT_mux8x0_Q_7.F
1 1
.names $false WBs_RD_DAT_mux8x0_Q_7.G
1 1
.names $false WBs_RD_DAT_mux8x0_Q_7.H
1 1
.names $false WBs_RD_DAT_mux8x0_Q_7.Q
1 1
.names $false WBs_RD_DAT_mux8x0_Q_7.S0
1 1
.names $false WBs_RD_DAT_mux8x0_Q_7.S1
1 1
.names $false WBs_RD_DAT_mux8x0_Q_7.S2
1 1
.names $false WBs_RD_DAT_mux8x0_Q_8.A
1 1
.names $false WBs_RD_DAT_mux8x0_Q_8.B
1 1
.names $false WBs_RD_DAT_mux8x0_Q_8.C
1 1
.names $false WBs_RD_DAT_mux8x0_Q_8.D
1 1
.names $false WBs_RD_DAT_mux8x0_Q_8.E
1 1
.names $false WBs_RD_DAT_mux8x0_Q_8.F
1 1
.names $false WBs_RD_DAT_mux8x0_Q_8.G
1 1
.names $false WBs_RD_DAT_mux8x0_Q_8.H
1 1
.names $false WBs_RD_DAT_mux8x0_Q_8.Q
1 1
.names $false WBs_RD_DAT_mux8x0_Q_8.S0
1 1
.names $false WBs_RD_DAT_mux8x0_Q_8.S1
1 1
.names $false WBs_RD_DAT_mux8x0_Q_8.S2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XAB WBs_RD_DAT_mux8x0_Q_S0
1 1
.names $false WBs_RD_DAT_mux8x0_Q_S0_LUT2_O.I0
1 1
.names $false WBs_RD_DAT_mux8x0_Q_S0_LUT2_O.I1
1 1
.names $false WBs_RD_DAT_mux8x0_Q_S0_LUT2_O.O
1 1
.names $false WBs_RD_DAT_mux8x0_Q_S0_LUT2_O.XA1
1 1
.names $true WBs_RD_DAT_mux8x0_Q_S0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB WBs_RD_DAT_mux8x0_Q_S0_LUT2_O.XAB
1 1
.names $true WBs_RD_DAT_mux8x0_Q_S0_LUT2_O.XB1
1 1
.names $true WBs_RD_DAT_mux8x0_Q_S0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XSL WBs_RD_DAT_mux8x0_Q_S0_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS WBs_WR_DAT(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS WBs_WR_DAT(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS WBs_WR_DAT(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS WBs_WR_DAT(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS WBs_WR_DAT(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS WBs_WR_DAT(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS WBs_WR_DAT(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS WBs_WR_DAT(7)
1 1
.names $false u_AL4S3B_FPGA_IP.CLK_1M_CNTL_o
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_In(0)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_In(1)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_In(2)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_In(3)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_In(4)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_In(5)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_In(6)
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_In(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_Out(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_Out(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_Out(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_Out(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_Out(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_Out(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_Out(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_Out(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_oe(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_oe(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_oe(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_oe(3)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_oe(4)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_oe(5)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_oe(6)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.GPIO_oe(7)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XAB u_AL4S3B_FPGA_IP.WBs_ACK
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XAB u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XAB u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.XAB u_AL4S3B_FPGA_IP.WBs_ACK_RAMs
1 1
.names u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XAB u_AL4S3B_FPGA_IP.WBs_CYC
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_STB u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XSL u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.O
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1.XB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT3_I1_O_LUT2_I0.XSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT2_O_I1_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.BB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.BA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.BAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.BB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.I3
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.O
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.TA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.TAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.TB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_1_I3_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.BA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.BAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.BB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.I3
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.O
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.TA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.TAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.TB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_2_I3_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.BA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.BAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.BB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.I3
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.O
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.TA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.TAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.TB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_3_I3_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.BA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.BAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.BB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.I3
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.O
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.TA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.TAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.TB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_4_I3_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.BA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.BAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.BB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.I3
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.O
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TBS
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_5_I3_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.BAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.I3
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_6_I3_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.BA1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.BAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.BB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.BB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TSL u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.I3
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.O
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TAB
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TB1
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_7_I3_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I2_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg_LUT4_O_I3_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved(11)
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1.O
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1 u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1.XB2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1.XSL
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.XSL u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1 u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XAB u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I0_LUT3_I1.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2 u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_1_I1_LUT3_O_I2_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.O
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved_LUT2_O_2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.XSL u_AL4S3B_FPGA_IP.WBs_WE
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2)
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0)
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT2_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM0_Wr_Dcd_LUT3_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM1_Wr_Dcd_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.FB_RAM3_Wr_Dcd_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A1_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.A2_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.ASYNC_FLUSH_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.ASYNC_FLUSH_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.ASYNC_FLUSH_S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.ASYNC_FLUSH_S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CLK1EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CLK1EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CLK1S_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CLK1S_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CLK1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CLK1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CLK2EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CLK2EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CLK2S_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CLK2S_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CLK2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CLK2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CONCAT_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CONCAT_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CS1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CS1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CS2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.CS2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.DIR_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.DIR_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.DS
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.DS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.FIFO_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.FIFO_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.LS
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.LS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.P1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.P1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.P2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.P2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.PIPELINE_RD_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.PIPELINE_RD_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RMA[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RMA[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RMA[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RMA[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RMB[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RMB[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RMB[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RMB[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RMEA
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.RMEB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.SD
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.SD_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.SYNC_FIFO_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.SYNC_FIFO_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.TEST1A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.TEST1B
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WD_1[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WEN1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WEN1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WEN1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WEN1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WIDTH_SELECT1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WIDTH_SELECT1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WIDTH_SELECT1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WIDTH_SELECT1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WIDTH_SELECT2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WIDTH_SELECT2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WIDTH_SELECT2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RAM_INST.WIDTH_SELECT2_1[1]
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM0_INST.RClk_En
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A1_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.A2_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.ASYNC_FLUSH_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.ASYNC_FLUSH_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.ASYNC_FLUSH_S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.ASYNC_FLUSH_S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CLK1EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CLK1EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CLK1S_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CLK1S_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CLK1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CLK1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CLK2EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CLK2EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CLK2S_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CLK2S_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CLK2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CLK2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CONCAT_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CONCAT_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CS1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CS1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CS2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.CS2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.DIR_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.DIR_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.DS
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.DS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.FIFO_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.FIFO_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.LS
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.LS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.P1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.P1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.P2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.P2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.PIPELINE_RD_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.PIPELINE_RD_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RMA[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RMA[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RMA[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RMA[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RMB[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RMB[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RMB[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RMB[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RMEA
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.RMEB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.SD
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.SD_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.SYNC_FIFO_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.SYNC_FIFO_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.TEST1A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.TEST1B
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WD_1[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WEN1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WEN1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WEN1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WEN1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WIDTH_SELECT1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WIDTH_SELECT1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WIDTH_SELECT1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WIDTH_SELECT1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WIDTH_SELECT2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WIDTH_SELECT2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WIDTH_SELECT2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM1_INST.RAM_INST.WIDTH_SELECT2_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A1_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.A2_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.ASYNC_FLUSH_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.ASYNC_FLUSH_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.ASYNC_FLUSH_S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.ASYNC_FLUSH_S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CLK1EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CLK1EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CLK1S_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CLK1S_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CLK1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CLK1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CLK2EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CLK2EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CLK2S_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CLK2S_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CLK2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CLK2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CONCAT_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CONCAT_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CS1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CS1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CS2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.CS2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.DIR_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.DIR_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.DS
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.DS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.FIFO_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.FIFO_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.LS
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.LS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.P1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.P1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.P2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.P2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.PIPELINE_RD_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.PIPELINE_RD_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RMA[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RMA[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RMA[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RMA[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RMB[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RMB[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RMB[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RMB[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RMEA
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.RMEB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.SD
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.SD_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.SYNC_FIFO_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.SYNC_FIFO_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.TEST1A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.TEST1B
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WD_1[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WEN1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WEN1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WEN1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WEN1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WIDTH_SELECT1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WIDTH_SELECT1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WIDTH_SELECT1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WIDTH_SELECT1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WIDTH_SELECT2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WIDTH_SELECT2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WIDTH_SELECT2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.RAM_INST.WIDTH_SELECT2_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1_LUT3_O.XAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM2_INST.WEN_LUT2_O_I1_LUT3_I2_I0_LUT2_I0_I1_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A1_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.A2_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.ASYNC_FLUSH_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.ASYNC_FLUSH_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.ASYNC_FLUSH_S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.ASYNC_FLUSH_S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CLK1EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CLK1EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CLK1S_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CLK1S_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CLK1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CLK1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CLK2EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CLK2EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CLK2S_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CLK2S_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CLK2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CLK2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CONCAT_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CONCAT_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CS1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CS1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CS2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.CS2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.DIR_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.DIR_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.DS
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.DS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.FIFO_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.FIFO_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.LS
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.LS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.P1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.P1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.P2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.P2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.PIPELINE_RD_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.PIPELINE_RD_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RD_1[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RMA[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RMA[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RMA[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RMA[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RMB[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RMB[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RMB[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RMB[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RMEA
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.RMEB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.SD
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.SD_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.SYNC_FIFO_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.SYNC_FIFO_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.TEST1A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.TEST1B
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WD_1[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WEN1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WEN1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WEN1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WEN1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WIDTH_SELECT1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WIDTH_SELECT1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WIDTH_SELECT1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WIDTH_SELECT1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WIDTH_SELECT2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WIDTH_SELECT2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WIDTH_SELECT2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM3_INST.RAM_INST.WIDTH_SELECT2_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A1_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.A2_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.ASYNC_FLUSH_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.ASYNC_FLUSH_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.ASYNC_FLUSH_S0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.ASYNC_FLUSH_S1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CLK1EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CLK1EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CLK1S_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CLK1S_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CLK1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CLK1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CLK2EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CLK2EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CLK2S_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CLK2S_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CLK2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CLK2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CONCAT_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CONCAT_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CS1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CS1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CS2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.CS2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.DIR_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.DIR_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.DS
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.DS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.FIFO_EN_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.FIFO_EN_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.LS
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.LS_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.P1_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.P1_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.P2_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.P2_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.PIPELINE_RD_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.PIPELINE_RD_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RMA[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RMA[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RMA[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RMA[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RMB[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RMB[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RMB[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RMB[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RMEA
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.RMEB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.SD
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.SD_RB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.SYNC_FIFO_0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.SYNC_FIFO_1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.TEST1A
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.TEST1B
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_0[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[2]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[3]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[4]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[5]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[6]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[7]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[8]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[9]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[10]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[11]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[12]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[13]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[14]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[15]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[16]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WD_1[17]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WEN1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WEN1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WEN1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WEN1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WIDTH_SELECT1_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WIDTH_SELECT1_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WIDTH_SELECT1_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WIDTH_SELECT1_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WIDTH_SELECT2_0[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WIDTH_SELECT2_0[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WIDTH_SELECT2_1[0]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.RAM_INST.WIDTH_SELECT2_1[1]
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT2_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.RAM4_INST.WEN_LUT2_O_I0_LUT3_O_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_LUT2_I1.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.XB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I0
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.BA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.BAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.O
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.TA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.TA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.TAB
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.TB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O.TSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1.XAB
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT2_O.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.XA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_I1_I0_LUT3_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.O
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT2_O.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_ACK_o_nxt_LUT3_O_I1_LUT4_O_I1_LUT3_I1.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_RAMs.WBs_WE_i_LUT2_I0.XSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_1_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_2_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_3_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_4_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_5_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_6_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_7_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TBS u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TBS
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OE_o_dffc_Q_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_1_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_2_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_3_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_4_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_5_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_6_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_7_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.BA1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.BA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.BAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.BB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.BB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.BSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.I3
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TB1
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0_O u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.GPIO_OUT_o_dffc_Q_D_LUT4_O.TSL
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_LUT2_I1.XB2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O.XA1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O.XA2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XAB u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O.XAB
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O.XSL
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XSL u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT2_O_I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.XA2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.XB1
1 1
.names $true u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1.XB2
1 1
.names u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XA2 u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.I0
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.I1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.I2
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.O
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XA1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XB1
1 1
.names $false u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i_LUT2_I1_O_LUT3_I0.XB2
1 1
.end
