Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Thu Oct 26 09:20:20 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SupMuxPublick_timing_summary_routed.rpt -pb SupMuxPublick_timing_summary_routed.pb -rpx SupMuxPublick_timing_summary_routed.rpx -warn_on_violation
| Design       : SupMuxPublick
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U0/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.454        0.000                      0                   38        0.185        0.000                      0                   38        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.454        0.000                      0                   38        0.185        0.000                      0                   38        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 U0/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.704ns (23.042%)  route 2.351ns (76.958%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    U0/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  U0/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U0/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.860     6.462    U0/cuenta_reg_n_0_[3]
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.586 r  U0/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.801     7.387    U0/cuenta[17]_i_4_n_0
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.124     7.511 r  U0/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.691     8.202    U0/cuenta[17]_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  U0/cuenta_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    U0/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  U0/cuenta_reg[10]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    U0/cuenta_reg[10]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 U0/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.704ns (23.042%)  route 2.351ns (76.958%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    U0/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  U0/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U0/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.860     6.462    U0/cuenta_reg_n_0_[3]
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.586 r  U0/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.801     7.387    U0/cuenta[17]_i_4_n_0
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.124     7.511 r  U0/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.691     8.202    U0/cuenta[17]_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  U0/cuenta_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    U0/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  U0/cuenta_reg[11]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    U0/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 U0/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.704ns (23.042%)  route 2.351ns (76.958%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    U0/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  U0/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U0/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.860     6.462    U0/cuenta_reg_n_0_[3]
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.586 r  U0/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.801     7.387    U0/cuenta[17]_i_4_n_0
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.124     7.511 r  U0/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.691     8.202    U0/cuenta[17]_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  U0/cuenta_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    U0/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  U0/cuenta_reg[12]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    U0/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 U0/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.704ns (23.042%)  route 2.351ns (76.958%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    U0/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  U0/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U0/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.860     6.462    U0/cuenta_reg_n_0_[3]
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.586 r  U0/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.801     7.387    U0/cuenta[17]_i_4_n_0
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.124     7.511 r  U0/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.691     8.202    U0/cuenta[17]_i_1_n_0
    SLICE_X63Y22         FDRE                                         r  U0/cuenta_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.505    14.846    U0/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  U0/cuenta_reg[9]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_R)       -0.429    14.656    U0/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 U0/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.704ns (23.252%)  route 2.324ns (76.748%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    U0/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  U0/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U0/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.860     6.462    U0/cuenta_reg_n_0_[3]
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.586 r  U0/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.801     7.387    U0/cuenta[17]_i_4_n_0
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.124     7.511 r  U0/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.663     8.174    U0/cuenta[17]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  U0/cuenta_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    U0/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  U0/cuenta_reg[17]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDRE (Setup_fdre_C_R)       -0.429    14.653    U0/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 U0/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.704ns (24.264%)  route 2.197ns (75.736%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    U0/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  U0/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U0/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.860     6.462    U0/cuenta_reg_n_0_[3]
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.586 r  U0/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.801     7.387    U0/cuenta[17]_i_4_n_0
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.124     7.511 r  U0/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.537     8.048    U0/cuenta[17]_i_1_n_0
    SLICE_X62Y20         FDRE                                         r  U0/cuenta_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    U0/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  U0/cuenta_reg[0]/C
                         clock pessimism              0.275    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y20         FDRE (Setup_fdre_C_R)       -0.429    14.660    U0/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 U0/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.704ns (24.395%)  route 2.182ns (75.605%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    U0/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  U0/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U0/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.860     6.462    U0/cuenta_reg_n_0_[3]
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.586 r  U0/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.801     7.387    U0/cuenta[17]_i_4_n_0
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.124     7.511 r  U0/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.521     8.032    U0/cuenta[17]_i_1_n_0
    SLICE_X63Y23         FDRE                                         r  U0/cuenta_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    U0/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  U0/cuenta_reg[13]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    U0/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 U0/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.704ns (24.395%)  route 2.182ns (75.605%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    U0/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  U0/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U0/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.860     6.462    U0/cuenta_reg_n_0_[3]
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.586 r  U0/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.801     7.387    U0/cuenta[17]_i_4_n_0
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.124     7.511 r  U0/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.521     8.032    U0/cuenta[17]_i_1_n_0
    SLICE_X63Y23         FDRE                                         r  U0/cuenta_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    U0/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  U0/cuenta_reg[14]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    U0/cuenta_reg[14]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 U0/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.704ns (24.395%)  route 2.182ns (75.605%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    U0/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  U0/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U0/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.860     6.462    U0/cuenta_reg_n_0_[3]
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.586 r  U0/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.801     7.387    U0/cuenta[17]_i_4_n_0
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.124     7.511 r  U0/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.521     8.032    U0/cuenta[17]_i_1_n_0
    SLICE_X63Y23         FDRE                                         r  U0/cuenta_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    U0/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  U0/cuenta_reg[15]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    U0/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 U0/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.704ns (24.395%)  route 2.182ns (75.605%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    U0/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  U0/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  U0/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.860     6.462    U0/cuenta_reg_n_0_[3]
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     6.586 r  U0/cuenta[17]_i_4/O
                         net (fo=1, routed)           0.801     7.387    U0/cuenta[17]_i_4_n_0
    SLICE_X62Y22         LUT3 (Prop_lut3_I2_O)        0.124     7.511 r  U0/cuenta[17]_i_1/O
                         net (fo=19, routed)          0.521     8.032    U0/cuenta[17]_i_1_n_0
    SLICE_X63Y23         FDRE                                         r  U0/cuenta_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.504    14.845    U0/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  U0/cuenta_reg[16]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X63Y23         FDRE (Setup_fdre_C_R)       -0.429    14.655    U0/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  6.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 U0/unseg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    U0/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  U0/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  U0/unseg_reg/Q
                         net (fo=1, routed)           0.059     1.675    U0/unseg
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.098     1.773 r  U0/aux_i_1/O
                         net (fo=1, routed)           0.000     1.773    U0/aux_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  U0/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    U0/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  U0/aux_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.120     1.588    U0/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U0/cuenta_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    U0/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  U0/cuenta_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U0/cuenta_reg[16]/Q
                         net (fo=2, routed)           0.119     1.726    U0/cuenta_reg_n_0_[16]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  U0/cuenta0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.834    U0/p_1_in[16]
    SLICE_X63Y23         FDRE                                         r  U0/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    U0/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  U0/cuenta_reg[16]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    U0/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U0/cuenta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    U0/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  U0/cuenta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  U0/cuenta_reg[4]/Q
                         net (fo=2, routed)           0.119     1.729    U0/cuenta_reg_n_0_[4]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  U0/cuenta0_carry/O[3]
                         net (fo=1, routed)           0.000     1.837    U0/p_1_in[4]
    SLICE_X63Y20         FDRE                                         r  U0/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    U0/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  U0/cuenta_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    U0/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U0/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    U0/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  U0/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U0/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.120     1.729    U0/cuenta_reg_n_0_[12]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  U0/cuenta0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.837    U0/p_1_in[12]
    SLICE_X63Y22         FDRE                                         r  U0/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    U0/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  U0/cuenta_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    U0/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U0/cuenta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    U0/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  U0/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U0/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.120     1.729    U0/cuenta_reg_n_0_[8]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  U0/cuenta0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.837    U0/p_1_in[8]
    SLICE_X63Y21         FDRE                                         r  U0/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    U0/clk_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  U0/cuenta_reg[8]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    U0/cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U0/cuenta_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    U0/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  U0/cuenta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U0/cuenta_reg[9]/Q
                         net (fo=2, routed)           0.114     1.723    U0/cuenta_reg_n_0_[9]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  U0/cuenta0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.838    U0/p_1_in[9]
    SLICE_X63Y22         FDRE                                         r  U0/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    U0/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  U0/cuenta_reg[9]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    U0/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/cuenta_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    U0/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  U0/cuenta_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U0/cuenta_reg[13]/Q
                         net (fo=2, routed)           0.116     1.723    U0/cuenta_reg_n_0_[13]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  U0/cuenta0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.838    U0/p_1_in[13]
    SLICE_X63Y23         FDRE                                         r  U0/cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    U0/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  U0/cuenta_reg[13]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    U0/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/cuenta_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    U0/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  U0/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  U0/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.120     1.730    U0/cuenta_reg_n_0_[11]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  U0/cuenta0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.841    U0/p_1_in[11]
    SLICE_X63Y22         FDRE                                         r  U0/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    U0/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  U0/cuenta_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    U0/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U0/cuenta_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.583     1.466    U0/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  U0/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  U0/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.121     1.728    U0/cuenta_reg_n_0_[15]
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  U0/cuenta0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.839    U0/p_1_in[15]
    SLICE_X63Y23         FDRE                                         r  U0/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    U0/clk_IBUF_BUFG
    SLICE_X63Y23         FDRE                                         r  U0/cuenta_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    U0/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U0/cuenta_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/cuenta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    U0/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  U0/cuenta_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  U0/cuenta_reg[3]/Q
                         net (fo=2, routed)           0.121     1.731    U0/cuenta_reg_n_0_[3]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  U0/cuenta0_carry/O[2]
                         net (fo=1, routed)           0.000     1.842    U0/p_1_in[3]
    SLICE_X63Y20         FDRE                                         r  U0/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    U0/clk_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  U0/cuenta_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    U0/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   U0/aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   U0/cuenta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   U0/cuenta_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   U0/cuenta_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y22   U0/cuenta_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   U0/cuenta_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   U0/cuenta_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   U0/cuenta_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y23   U0/cuenta_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   U0/aux_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   U0/aux_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   U0/cuenta_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   U0/cuenta_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U0/cuenta_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U0/cuenta_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U0/cuenta_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U0/cuenta_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U0/cuenta_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U0/cuenta_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   U0/aux_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   U0/aux_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   U0/cuenta_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y20   U0/cuenta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U0/cuenta_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U0/cuenta_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U0/cuenta_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U0/cuenta_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U0/cuenta_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y22   U0/cuenta_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel_dato[2]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.727ns  (logic 5.119ns (47.724%)  route 5.608ns (52.276%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sel_dato[2] (IN)
                         net (fo=0)                   0.000     0.000    sel_dato[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sel_dato_IBUF[2]_inst/O
                         net (fo=7, routed)           3.599     5.063    u7/sel_dato_IBUF[2]
    SLICE_X65Y20         LUT6 (Prop_lut6_I3_O)        0.124     5.187 r  u7/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.009     7.195    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.727 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.727    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_dato[2]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.564ns  (logic 5.123ns (48.497%)  route 5.441ns (51.503%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sel_dato[2] (IN)
                         net (fo=0)                   0.000     0.000    sel_dato[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sel_dato_IBUF[2]_inst/O
                         net (fo=7, routed)           3.769     5.233    u7/sel_dato_IBUF[2]
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.357 r  u7/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.672     7.029    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    10.564 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.564    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_dato[2]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.551ns  (logic 5.092ns (48.261%)  route 5.459ns (51.739%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sel_dato[2] (IN)
                         net (fo=0)                   0.000     0.000    sel_dato[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sel_dato_IBUF[2]_inst/O
                         net (fo=7, routed)           3.604     5.068    u7/sel_dato_IBUF[2]
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.192 r  u7/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.855     7.047    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    10.551 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.551    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_dato[2]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.548ns  (logic 5.108ns (48.422%)  route 5.441ns (51.578%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sel_dato[2] (IN)
                         net (fo=0)                   0.000     0.000    sel_dato[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sel_dato_IBUF[2]_inst/O
                         net (fo=7, routed)           3.771     5.235    u7/sel_dato_IBUF[2]
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.359 r  u7/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.670     7.028    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.548 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.548    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_dato[2]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.482ns  (logic 5.098ns (48.642%)  route 5.383ns (51.358%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sel_dato[2] (IN)
                         net (fo=0)                   0.000     0.000    sel_dato[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sel_dato_IBUF[2]_inst/O
                         net (fo=7, routed)           3.607     5.071    u7/sel_dato_IBUF[2]
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.195 r  u7/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.777     6.971    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.482 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.482    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_dato[0]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.413ns  (logic 5.106ns (49.036%)  route 5.307ns (50.964%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sel_dato[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_dato[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sel_dato_IBUF[0]_inst/O
                         net (fo=7, routed)           3.504     4.956    u7/sel_dato_IBUF[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.080 r  u7/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.803     6.884    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.413 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.413    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel_dato[0]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.295ns  (logic 5.112ns (49.654%)  route 5.183ns (50.346%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sel_dato[0] (IN)
                         net (fo=0)                   0.000     0.000    sel_dato[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sel_dato_IBUF[0]_inst/O
                         net (fo=7, routed)           3.521     4.973    u7/sel_dato_IBUF[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.124     5.097 r  u7/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.663     6.760    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.295 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.295    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.328ns  (logic 4.316ns (58.895%)  route 3.012ns (41.105%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u1/cuenta_reg[1]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[1]/Q
                         net (fo=13, routed)          0.914     1.370    u2/Q[1]
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.154     1.524 r  u2/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.098     3.622    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.706     7.328 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.328    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.084ns  (logic 4.324ns (61.046%)  route 2.759ns (38.954%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u1/cuenta_reg[1]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/cuenta_reg[1]/Q
                         net (fo=13, routed)          0.916     1.372    u2/Q[1]
    SLICE_X65Y21         LUT3 (Prop_lut3_I0_O)        0.150     1.522 r  u2/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.843     3.365    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.084 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.084    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.907ns  (logic 4.103ns (59.401%)  route 2.804ns (40.599%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u1/cuenta_reg[1]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u1/cuenta_reg[1]/Q
                         net (fo=13, routed)          0.916     1.372    u2/Q[1]
    SLICE_X65Y21         LUT3 (Prop_lut3_I2_O)        0.124     1.496 r  u2/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.888     3.384    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.907 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.907    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.186ns (41.318%)  route 0.264ns (58.682%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u1/cuenta_reg[1]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[1]/Q
                         net (fo=13, routed)          0.264     0.405    u1/Q[1]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.450 r  u1/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000     0.450    u1/cuenta[1]_i_1_n_0
    SLICE_X65Y21         FDCE                                         r  u1/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.187ns (41.448%)  route 0.264ns (58.552%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u1/cuenta_reg[1]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[1]/Q
                         net (fo=13, routed)          0.264     0.405    u1/Q[1]
    SLICE_X65Y21         LUT3 (Prop_lut3_I2_O)        0.046     0.451 r  u1/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     0.451    u1/cuenta[2]_i_1_n_0
    SLICE_X65Y21         FDCE                                         r  u1/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.186ns (38.375%)  route 0.299ns (61.625%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u1/cuenta_reg[0]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u1/cuenta_reg[0]/Q
                         net (fo=14, routed)          0.299     0.440    u1/Q[0]
    SLICE_X65Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.485 r  u1/cuenta[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.485    u1/cuenta[0]_i_1__0_n_0
    SLICE_X65Y21         FDCE                                         r  u1/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.638ns  (logic 0.210ns (12.794%)  route 1.428ns (87.206%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.428     1.638    u1/AR[0]
    SLICE_X65Y21         FDCE                                         f  u1/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.638ns  (logic 0.210ns (12.794%)  route 1.428ns (87.206%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.428     1.638    u1/AR[0]
    SLICE_X65Y21         FDCE                                         f  u1/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/cuenta_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.638ns  (logic 0.210ns (12.794%)  route 1.428ns (87.206%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=3, routed)           1.428     1.638    u1/AR[0]
    SLICE_X65Y21         FDCE                                         f  u1/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.422ns (75.462%)  route 0.462ns (24.538%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u1/cuenta_reg[0]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[0]/Q
                         net (fo=14, routed)          0.132     0.273    u7/Q[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.318 r  u7/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.331     0.648    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.884 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.884    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.416ns (72.957%)  route 0.525ns (27.043%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u1/cuenta_reg[0]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[0]/Q
                         net (fo=14, routed)          0.134     0.275    u7/Q[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.045     0.320 r  u7/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.391     0.711    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.941 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.941    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.945ns  (logic 1.407ns (72.330%)  route 0.538ns (27.670%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u1/cuenta_reg[1]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[1]/Q
                         net (fo=13, routed)          0.197     0.338    u7/Q[1]
    SLICE_X65Y20         LUT6 (Prop_lut6_I0_O)        0.045     0.383 r  u7/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.341     0.724    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.945 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.945    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.422ns (72.781%)  route 0.532ns (27.219%))
  Logic Levels:           3  (FDCE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  u1/cuenta_reg[0]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/cuenta_reg[0]/Q
                         net (fo=14, routed)          0.205     0.346    u7/Q[0]
    SLICE_X65Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.391 r  u7/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.327     0.718    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.954 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.954    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





