DE_EMPHASIS	,	V_33
BXT_PORT_TX_DW14_LN	,	F_51
chv_phy_powergate_ch	,	F_74
bxt_ddi_phy_info	,	V_1
bxt_ddi_phy_uninit	,	F_42
CHV_TX_DW14	,	F_84
vlv_set_phy_signal_level	,	F_94
bxt_get_phy_list	,	F_3
TX1_SWING_CALC_INIT	,	V_26
GRC_CODE_FAST_SHIFT	,	V_56
GRC_CODE_SLOW_SHIFT	,	V_57
DPIO_PCS_CLK_CRI_RXDIGFILTSG_EN	,	V_138
I915_WRITE	,	F_13
BXT_PORT_TX_DW2_GRP	,	F_16
DW6_OLDO_DYN_PWR_DOWN_EN	,	V_54
bxt_port_to_phy_channel	,	F_7
"Disabled scaling while ouniqetrangenmethod was set"	,	L_2
DPIO_PCS_TX2MARGIN_MASK	,	V_94
VLV_PCS_DW1	,	F_104
bxt_get_phy_info	,	F_6
dev	,	V_76
VLV_PCS_DW8	,	F_109
DPIO_PCS_CLK_CRI_RXEB_EIOS_EN	,	V_137
VLV_PCS_DW9	,	F_101
UNIQ_TRANS_SCALE	,	V_28
ARRAY_SIZE	,	F_5
DPIO_PCS_TX_LANE1_RESET	,	V_105
margin	,	V_20
CHV_BUFLEFTENA2_FORCE	,	V_120
"for port %c powered down "	,	L_6
bxt_phy_grc	,	V_46
VLV_PCS_DW0	,	F_103
BXT_PORT_CL1CM_DW9	,	F_36
GRC_CODE_MASK	,	V_42
preemph_reg_value	,	V_133
DPIO_UPAR_SHIFT	,	V_129
uint8_t	,	T_5
OCL1_POWER_DOWN_EN	,	V_51
DPIO_PHY0	,	V_19
BXT_PORT_TX_DW2_LN0	,	F_15
IS_GEMINILAKE	,	F_4
"timeout waiting for PHY%d GRC\n"	,	L_8
BXT_PORT_CL1CM_DW0	,	F_23
CHV_PCS_REQ_SOFTRESET_EN	,	V_106
GRC_DONE	,	V_44
DPIO_PCS_TX_LANE2_RESET	,	V_104
dpio_phy	,	V_12
mutex_unlock	,	F_66
VLV_PCS_DW11	,	F_100
BXT_PHY_CTL_FAMILY	,	F_25
bxt_ddi_phy_get_lane_lat_optim_mask	,	F_52
VLV_PCS_DW12	,	F_105
VLV_PCS_DW14	,	F_110
"DDI PHY %d powered, but common lane "	,	L_5
DPIO_PCS_TX2MARGIN_000	,	V_96
CHV_BUFLEFTENA1_FORCE	,	V_115
"DDI PHY %d powered, but still in reset\n"	,	L_4
DPIO_LANESTAGGER_STRAP_OVRD	,	V_131
bxt_ddi_phy_is_enabled	,	F_22
ch	,	V_16
MARGIN_000	,	V_27
"won't reprogram it\n"	,	L_10
bxt_ddi_phy_init	,	F_43
DEEMPH_SHIFT	,	V_34
chv_phy_post_pll_disable	,	F_93
drm_i915_private	,	V_8
i	,	V_18
deemphasis	,	V_23
uint32_t	,	T_2
was_enabled	,	V_61
VLV_PCS_DW23	,	F_111
GRC_RDY_OVRD	,	V_59
DPIO_LANEDESKEW_STRAP_OVRD	,	V_128
mutex_lock	,	F_56
bxt_phy_port_mask	,	F_1
DPIO_PCS_TX1DEEMP_MASK	,	V_88
rcomp_phy	,	V_45
config	,	V_92
intel_wait_for_register	,	F_31
COMMON_RESET_DIS	,	V_39
BXT_PHY_CTL	,	F_27
uniq_trans_scale	,	V_81
"PHY not found for PORT %c"	,	L_1
CHV_BUFRIGHTENA2_MASK	,	V_119
pwron_mask	,	V_36
grc_code	,	V_55
fmt	,	T_4
lockdep_assert_held	,	F_44
vlv_dpio_read	,	F_57
vlv_dport_to_channel	,	F_55
BXT_PORT_TX_DW3_GRP	,	F_19
reg	,	T_3
DPIO_PCS_TX1DEEMP_9P5	,	V_90
chv_phy_release_cl2_override	,	F_92
DPIO_TX2_STAGGER_MASK	,	F_85
enc_to_intel_dp	,	F_80
DPIO_PCS_SWING_CALC_TX1_TX3	,	V_87
count	,	V_10
DPIO_LANESTAGGER_STRAP	,	F_87
BXT_PORT_TX_DW3_LN0	,	F_17
BXT_PHY_CMNLANE_POWERDOWN_ACK	,	V_41
GRC_CODE_SHIFT	,	V_43
WARN	,	F_8
"DDI PHY %d enabled with invalid state, "	,	L_11
DPIO_PCS_TX1MARGIN_000	,	V_95
DRM_ERROR	,	F_18
port	,	V_6
lane_count	,	V_71
lane_mask	,	V_109
PHY_RESERVED	,	V_38
"force reprogramming it\n"	,	L_12
BXT_PORT_REF_DW3	,	F_32
DPIO_TX_UNIQ_TRANS_SCALE_EN	,	V_102
CHV_PCS_USEDCLKCHANNEL_OVRRIDE	,	V_122
BXT_PORT_REF_DW6	,	F_29
release_cl2_override	,	V_111
VLV_TX_DW14	,	F_107
BXT_PORT_REF_DW8	,	F_40
tx3_demph	,	V_135
VLV_TX_DW11	,	F_106
IREF1RC_OFFSET_MASK	,	V_49
chv_phy_powergate_lanes	,	F_75
"DDI PHY %d already enabled, "	,	L_9
MARGIN_000_SHIFT	,	V_29
CHV_TX_DW2	,	F_64
CHV_TX_DW3	,	F_65
CHV_TX_DW4	,	F_63
CHV_CMN_USEDCLKCHANNEL	,	V_124
DPIO_PCS_TX1MARGIN_MASK	,	V_93
mask	,	V_64
CHV_BUFRIGHTENA1_MASK	,	V_114
DPIO_PCS_SWING_CALC_TX0_TX2	,	V_86
VLV_TX_DW4	,	F_96
chv_set_phy_signal_level	,	F_53
DPIO_SWING_MARGIN000_MASK	,	V_99
VLV_TX_DW3	,	F_98
VLV_TX_DW5	,	F_95
BIT	,	F_2
VLV_TX_DW2	,	F_97
bxt_ddi_phy_verify_state	,	F_34
IREF0RC_OFFSET_MASK	,	V_47
port_clock	,	V_130
intel_encoder	,	V_69
intel_crtc	,	V_82
base	,	V_75
uniqtranscale_reg_value	,	V_134
BXT_PORT_CL1CM_DW10	,	F_37
VLV_PCS01_DW12	,	F_86
VLV_PCS01_DW11	,	F_82
DPIO_SWING_DEEMPH9P5_SHIFT	,	V_98
channel	,	V_4
MISSING_CASE	,	F_47
GRC_CODE_SLOW_MASK	,	V_67
sb_lock	,	V_85
dev_priv	,	V_9
drm_device	,	V_108
CHV_BUFLEFTENA1_MASK	,	V_113
LATENCY_OPTIM	,	V_78
_CHV_CMN_DW1_CH1	,	V_117
enable	,	V_22
tmp	,	V_40
reset_delay	,	V_60
demph_reg_value	,	V_132
bxt_get_grc	,	F_28
lock	,	V_63
BXT_PORT_PCS_DW10_LN01	,	F_12
VLV_PCS01_DW10	,	F_58
BXT_PORT_TX_DW4_LN0	,	F_20
DRM_DEBUG_DRIVER	,	F_24
vlv_phy_pre_encoder_enable	,	F_108
val	,	V_24
BXT_PORT_TX_DW4_GRP	,	F_21
DPIO_TX2_STAGGER_MULT	,	F_90
DPIO_TX_OCALINIT_EN	,	V_136
phys	,	V_17
DPIO_TX1_STAGGER_MULT	,	F_89
IREF0RC_OFFSET_SHIFT	,	V_48
DPIO_SWING_DEEMPH9P5_MASK	,	V_97
encoder	,	V_70
DPIO_UNIQ_TRANS_SCALE_SHIFT	,	V_101
"BXT_PORT_REF_DW8(%d)"	,	L_19
crtc	,	V_83
IREF1RC_OFFSET_SHIFT	,	V_50
bxt_phy_wait_grc_done	,	F_30
UNIQUE_TRANGE_EN_METHOD	,	V_32
lane_lat_optim_mask	,	V_72
reset	,	V_103
CHV_BUFRIGHTENA2_FORCE	,	V_121
"BXT_PORT_REF_DW6(%d)"	,	L_18
DPIO_PCS_TX2DEEMP_9P5	,	V_91
I915_READ	,	F_11
UNIQ_TRANS_SCALE_SHIFT	,	V_30
SUS_CLK_CONFIG	,	V_53
_CHV_CMN_DW5_CH0	,	V_112
DPIO_SWING_MARGIN000_SHIFT	,	V_100
stagger	,	V_127
dport	,	V_74
"BXT_PORT_CL1CM_DW10(%d)"	,	L_15
"(PHY_CTL %08x)\n"	,	L_7
DW28_OLDO_DYN_PWR_DOWN_EN	,	V_52
DPIO_TX1_STAGGER_MASK	,	F_88
BXT_PORT_CL1CM_DW28	,	F_38
PIPE_B	,	V_110
CHV_BUFRIGHTENA1_FORCE	,	V_116
phy_info	,	V_2
GRC_CODE_NOM_MASK	,	V_68
margin_reg_value	,	V_80
DPIO_PCS_CLK_SOFT_RESET	,	V_107
intel_dp	,	V_125
intel_digital_port	,	V_73
phy_list	,	V_14
to_i915	,	F_50
to_intel_crtc	,	F_54
dual_channel	,	V_3
udelay	,	F_41
dp_to_dig_port	,	F_81
glk_ddi_phy_info	,	V_11
phy	,	V_13
VLV_PCS23_DW10	,	F_60
data	,	V_126
DPIO_CH1	,	V_5
DPIO_CH0	,	V_7
SCALE_DCOMP_METHOD	,	V_31
BXT_PORT_CL2CM_DW6	,	F_39
"timeout during PHY%d power on\n"	,	L_13
"BXT_PORT_CL1CM_DW9(%d)"	,	L_14
CHV_PCS_USEDCLKCHANNEL	,	V_123
bxt_ddi_phy_set_lane_optim_mask	,	F_48
enc_to_dig_port	,	F_49
u32	,	T_1
deemph_reg_value	,	V_79
pipe	,	V_84
VLV_PCS23_DW12	,	F_91
VLV_PCS23_DW11	,	F_83
chv_phy_pre_pll_enable	,	F_72
CHV_CMN_DW19	,	F_78
DPIO_PCS_TX2DEEMP_MASK	,	V_89
TX2_SWING_CALC_INIT	,	V_25
"BXT_PORT_CL2CM_DW6(%d)"	,	L_17
BXT_PORT_PCS_DW10_GRP	,	F_14
dpio_channel	,	V_15
VLV_PCS23_DW8	,	F_77
VLV_PCS23_DW9	,	F_62
BXT_P_CR_GT_DISP_PWRON	,	V_35
VLV_PCS23_DW0	,	F_69
VLV_PCS23_DW1	,	F_71
bxt_ddi_phy_calc_lane_lat_optim_mask	,	F_46
GRC_CODE_FAST_MASK	,	V_66
vlv_dpio_write	,	F_59
bxt_ddi_phy_set_signal_level	,	F_10
GRC_DIS	,	V_58
power_domains	,	V_62
scale	,	V_21
PHY_POWER_GOOD	,	V_37
chv_data_lane_soft_reset	,	F_67
VLV_TX3_DW4	,	F_99
_bxt_ddi_phy_init	,	F_33
wait_for_us	,	F_35
chv_phy_pre_encoder_enable	,	F_79
intel_dp_unused_lane_mask	,	F_73
"BXT_PORT_CL1CM_DW28(%d)"	,	L_16
ok	,	V_65
for_each_port_masked	,	F_26
lane	,	V_77
vlv_phy_pre_pll_enable	,	F_102
"DDI PHY %d powered, but power hasn't settled\n"	,	L_3
_CHK	,	F_45
DPIO_PCS_CLK_DATAWIDTH_SHIFT	,	V_139
CHV_BUFLEFTENA2_MASK	,	V_118
port_name	,	F_9
vlv_phy_reset_lanes	,	F_112
VLV_PCS01_DW0	,	F_68
VLV_PCS01_DW1	,	F_70
VLV_PCS01_DW8	,	F_76
VLV_PCS01_DW9	,	F_61
