// Seed: 229115040
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  id_6(
      1 == id_2, 1'd0, 1, id_3
  );
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  supply1 id_7;
  wire id_8;
  module_0(
      id_8, id_6, id_5, id_1
  );
  always if (id_3 % id_7 ? id_2 - id_1 : 1) if (1) id_9;
  wire id_10, id_11;
  wire id_12;
endmodule
