$date
  Sat Feb 10 11:02:15 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_decoder $end
$var reg 2 ! a[1:0] $end
$var reg 4 " y[3:0] $end
$scope module uut $end
$var reg 2 # a[1:0] $end
$var reg 4 $ y[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
b0001 "
b00 #
b0001 $
#10000000
b01 !
b0010 "
b01 #
b0010 $
#20000000
b10 !
b0100 "
b10 #
b0100 $
#30000000
b11 !
b1000 "
b11 #
b1000 $
#40000000
b01 !
b0010 "
b01 #
b0010 $
#50000000
