Running: xsim.dir/tb_fpga_Pipelined_SoC_behav/xsimk.exe -simmode gui -wdb tb_fpga_Pipelined_SoC_behav.wdb -simrunnum 0 -socket 64051
Design successfully loaded
Design Loading Memory Usage: 5348 KB (Peak: 5348 KB)
Design Loading CPU Usage: 93 ms
Simulation completed
Simulation Memory Usage: 6296 KB (Peak: 6296 KB)
Simulation CPU Usage: 108 ms
