/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire [11:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_26z;
  wire [12:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  reg [5:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [23:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_11z;
  wire [17:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  reg [2:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [25:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z[12] & in_data[141];
  assign celloutsig_1_8z = celloutsig_1_5z[25] & celloutsig_1_3z[4];
  assign celloutsig_1_9z = celloutsig_1_0z[11] & celloutsig_1_8z;
  assign celloutsig_0_6z = celloutsig_0_5z[0] & celloutsig_0_2z[0];
  assign celloutsig_0_12z = celloutsig_0_7z[1] & celloutsig_0_2z[7];
  assign celloutsig_0_1z = in_data[27] & celloutsig_0_0z[5];
  assign celloutsig_1_11z = celloutsig_1_0z >>> celloutsig_1_0z;
  assign celloutsig_0_5z = { in_data[92], celloutsig_0_1z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_21z } >>> celloutsig_0_2z[11:7];
  assign celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_1z } >>> { in_data[57:42], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_0z[3:0], celloutsig_0_9z } >>> { celloutsig_0_8z[13:10], celloutsig_0_21z };
  assign celloutsig_0_14z = celloutsig_0_2z[2:0] >>> celloutsig_0_0z[4:2];
  assign celloutsig_0_2z = in_data[62:50] >>> { in_data[90:86], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[134:120] - in_data[188:174];
  assign celloutsig_1_2z = in_data[150:144] - { in_data[174:169], celloutsig_1_1z };
  assign celloutsig_1_4z = in_data[112:101] - { celloutsig_1_0z[11:1], celloutsig_1_1z };
  assign celloutsig_1_14z[17:1] = { celloutsig_1_4z[7:2], celloutsig_1_4z[11:1] } - { celloutsig_1_11z, celloutsig_1_7z[2:1] };
  assign celloutsig_0_7z = celloutsig_0_0z - { celloutsig_0_5z[4:1], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_7z[5:2], celloutsig_0_21z, celloutsig_0_0z, celloutsig_0_12z } - { celloutsig_0_0z[5:1], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_2z[4:3], celloutsig_0_0z } - celloutsig_0_2z[8:1];
  assign celloutsig_0_20z = { celloutsig_0_18z[1:0], celloutsig_0_21z } - celloutsig_0_10z[2:0];
  assign celloutsig_0_26z = { celloutsig_0_21z, celloutsig_0_14z } - { celloutsig_0_2z[3], celloutsig_0_20z };
  assign celloutsig_1_3z = in_data[148:140] ^ { in_data[142:137], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_0z[9:8], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } ^ { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_4z[11:6], celloutsig_1_16z } ^ celloutsig_1_14z[8:2];
  assign celloutsig_0_30z = { in_data[67:61], celloutsig_0_9z } ^ { celloutsig_0_17z[8:6], celloutsig_0_5z };
  assign celloutsig_0_21z = ~((celloutsig_0_0z[1] & celloutsig_0_1z) | in_data[5]);
  assign celloutsig_1_16z = ~((celloutsig_1_3z[0] & in_data[157]) | celloutsig_1_8z);
  assign celloutsig_0_9z = ~((celloutsig_0_1z & celloutsig_0_21z) | celloutsig_0_7z[4]);
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_0z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[16:11];
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 3'h0;
    else if (!clkin_data[32]) celloutsig_1_18z = { celloutsig_1_2z[5:4], celloutsig_1_9z };
  always_latch
    if (clkin_data[64]) celloutsig_0_31z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_31z = { celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_21z };
  assign celloutsig_1_7z[2:1] = { celloutsig_1_5z[9], celloutsig_1_1z } ^ celloutsig_1_4z[2:1];
  assign celloutsig_1_14z[0] = celloutsig_1_4z[0];
  assign celloutsig_1_7z[0] = 1'h0;
  assign { out_data[130:128], out_data[102:96], out_data[39:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
