
*** Running vivado
    with args -log imageProcessTop.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source imageProcessTop.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source imageProcessTop.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/personal/projects/image_filter_v2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top imageProcessTop -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 139780
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1177.035 ; gain = 51.023
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'imageProcessTop' [D:/PERSONAL/Projects/Image_Filter_v2/Image_Filter_v2.srcs/sources_1/imports/new/imageProcessTop.v:23]
INFO: [Synth 8-6157] synthesizing module 'imageControl' [D:/PERSONAL/Projects/Image_Filter_v2/Image_Filter_v2.srcs/sources_1/imports/new/imageControl.v:22]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RD_BUFFER bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lineBuffer' [D:/PERSONAL/Projects/Image_Filter_v2/Image_Filter_v2.srcs/sources_1/imports/new/lineBuffer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'lineBuffer' (1#1) [D:/PERSONAL/Projects/Image_Filter_v2/Image_Filter_v2.srcs/sources_1/imports/new/lineBuffer.v:22]
INFO: [Synth 8-6155] done synthesizing module 'imageControl' (2#1) [D:/PERSONAL/Projects/Image_Filter_v2/Image_Filter_v2.srcs/sources_1/imports/new/imageControl.v:22]
INFO: [Synth 8-6157] synthesizing module 'conv' [D:/PERSONAL/Projects/Image_Filter_v2/Image_Filter_v2.srcs/sources_1/imports/new/conv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'conv' (3#1) [D:/PERSONAL/Projects/Image_Filter_v2/Image_Filter_v2.srcs/sources_1/imports/new/conv.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_0' [D:/PERSONAL/Projects/Image_Filter_v2/Image_Filter_v2.runs/synth_1/.Xil/Vivado-167932-LAPTOP-7SKEHFFM/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_0' (4#1) [D:/PERSONAL/Projects/Image_Filter_v2/Image_Filter_v2.runs/synth_1/.Xil/Vivado-167932-LAPTOP-7SKEHFFM/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'imageProcessTop' (5#1) [D:/PERSONAL/Projects/Image_Filter_v2/Image_Filter_v2.srcs/sources_1/imports/new/imageProcessTop.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1233.082 ; gain = 107.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1251.008 ; gain = 124.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1251.008 ; gain = 124.996
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1251.008 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/PERSONAL/Projects/Image_Filter_v2/Image_Filter_v2.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'OB'
Finished Parsing XDC File [d:/PERSONAL/Projects/Image_Filter_v2/Image_Filter_v2.gen/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0_in_context.xdc] for cell 'OB'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1356.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1356.086 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1356.086 ; gain = 230.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1356.086 ; gain = 230.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for OB. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1356.086 ; gain = 230.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1356.086 ; gain = 230.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 18    
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 10    
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input   72 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1356.086 ; gain = 230.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------+-----------------+-----------+----------------------+----------------------------+
|Module Name     | RTL Object      | Inference | Size (Depth x Width) | Primitives                 | 
+----------------+-----------------+-----------+----------------------+----------------------------+
|imageProcessTop | IC/lB3/line_reg | Implied   | 1 K x 8              | RAM64X1D x 60	RAM64M x 60	 | 
|imageProcessTop | IC/lB0/line_reg | Implied   | 1 K x 8              | RAM64X1D x 60	RAM64M x 60	 | 
|imageProcessTop | IC/lB1/line_reg | Implied   | 1 K x 8              | RAM64X1D x 60	RAM64M x 60	 | 
|imageProcessTop | IC/lB2/line_reg | Implied   | 1 K x 8              | RAM64X1D x 60	RAM64M x 60	 | 
+----------------+-----------------+-----------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1356.086 ; gain = 230.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1356.086 ; gain = 230.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+----------------+-----------------+-----------+----------------------+----------------------------+
|Module Name     | RTL Object      | Inference | Size (Depth x Width) | Primitives                 | 
+----------------+-----------------+-----------+----------------------+----------------------------+
|imageProcessTop | IC/lB3/line_reg | Implied   | 1 K x 8              | RAM64X1D x 60	RAM64M x 60	 | 
|imageProcessTop | IC/lB0/line_reg | Implied   | 1 K x 8              | RAM64X1D x 60	RAM64M x 60	 | 
|imageProcessTop | IC/lB1/line_reg | Implied   | 1 K x 8              | RAM64X1D x 60	RAM64M x 60	 | 
|imageProcessTop | IC/lB2/line_reg | Implied   | 1 K x 8              | RAM64X1D x 60	RAM64M x 60	 | 
+----------------+-----------------+-----------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1357.965 ; gain = 231.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1370.781 ; gain = 244.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1370.781 ; gain = 244.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1370.781 ; gain = 244.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1370.781 ; gain = 244.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1370.781 ; gain = 244.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1370.781 ; gain = 244.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|imageProcessTop | conv/o_convolved_data_valid_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |fifo_generator |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |    35|
|4     |LUT1           |    16|
|5     |LUT2           |   106|
|6     |LUT3           |   172|
|7     |LUT4           |    73|
|8     |LUT5           |   221|
|9     |LUT6           |   377|
|10    |MUXF7          |    48|
|11    |RAM64M         |   240|
|12    |RAM64X1D       |   240|
|13    |SRL16E         |     1|
|14    |FDRE           |   204|
|15    |IBUF           |    12|
|16    |OBUF           |    11|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1370.781 ; gain = 244.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1370.781 ; gain = 139.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1370.781 ; gain = 244.770
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1382.805 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 563 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1382.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 480 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 240 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 240 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1382.805 ; gain = 256.793
INFO: [Common 17-1381] The checkpoint 'D:/PERSONAL/Projects/Image_Filter_v2/Image_Filter_v2.runs/synth_1/imageProcessTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file imageProcessTop_utilization_synth.rpt -pb imageProcessTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Apr 10 14:18:52 2021...
