# RISC-V

### TABLE OF CONTENTS
- [Day-1 - Introduction to RISC-V ISA and GNU compiler toolchain](#day-1---introduction-to-risc-v-isa-and-gnu-compiler-toolchain)
- [Day-2 - Introduction to ABI and basic verification flow](#day-2---introduction-to-abi-and-basic-verification-flow)
- [Day-3 - Digital Logic with TL-Verilog and Makerchip](#day-3---digital-logic-with-tv-verilog-and-makerchip)
- [Day-4 - Basic RISC-V CPU micro-architecture](#day-4---basic-risc-v-cpu-micro-architecture)
- [Day-5 - Complete Pipelined RISC-V CPU micro-architecture](#day-5---complete-pipelined-risc-v-cpu-micro-architecture)
- [References](#references)


### Day-1 - Introduction to RISC-V ISA and GNU compiler toolchain  
<details>
<summary>
Introduction to RISC-V basic keywords 
</summary>
</details>

<details>
<summary>
Labwork for RISC-V software toolchain  
</summary>
</details>

<details>
<summary>
Integer number representation
</summary>
</details>

### Day-2 - Introduction to ABI and basic verification flow  

<details>
<summary>
 Application Binary interface (ABI) 
</summary>
</details>

<details>
<summary>
Lab work using ABI function calls
</summary>
</details>

<details>
<summary>
Basic verification flow using iverilog 
</summary>
</details>


### Day-3 - Digital Logic with TL-Verilog and Makerchip  

<details>
<summary>
Combinational logic in TL-Verilog using Makerchip 
</summary>
</details>

<details>
<summary>
Sequential logic 
</summary>
</details>

<details>
<summary>
Pipelined logic 
</summary>
</details>

<details>
<summary>
Validity 
</summary>
</details>

<details>
<summary>
Wrap-up 
</summary>
</details>

### Day-4 - Basic RISC-V CPU micro-architecture

<details>
<summary>
Introduction to Simple RISC-V Micro-architecture 
</summary>
</details>

<details>
<summary>
Fetch and decode 
</summary>
</details>

<details>
<summary>
RISC-V control logic
</summary>
</details>

### Day-5 - Complete Pipelined RISC-V CPU micro-architecture  

<details>
<summary>
Pipelining the CPU 
</summary>
</details>

<details>
<summary>
Solutions to Pipeline Hazards 
</summary>
</details>

<details>
<summary>
Load/Store Instructions and Completing RISC-V CPU
</summary>
</details> 


### References

