/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~((celloutsig_1_0z | celloutsig_1_4z) & (celloutsig_1_5z[6] | celloutsig_1_3z[0]));
  assign celloutsig_1_0z = in_data[165] | ~(in_data[106]);
  assign celloutsig_1_12z = celloutsig_1_0z | celloutsig_1_6z;
  assign celloutsig_1_18z = in_data[115] | celloutsig_1_6z;
  assign celloutsig_0_0z = in_data[17] ^ in_data[70];
  assign celloutsig_1_4z = celloutsig_1_0z ^ celloutsig_1_2z;
  assign celloutsig_0_2z = _00_ ^ celloutsig_0_0z;
  reg [10:0] _09_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _09_ <= 11'h000;
    else _09_ <= { in_data[58:49], celloutsig_0_0z };
  assign { _00_, _01_[9:0] } = _09_;
  assign celloutsig_0_6z = celloutsig_0_4z === _01_[9:4];
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z } === { _01_[8:7], celloutsig_0_0z };
  assign celloutsig_1_2z = in_data[136:134] === in_data[161:159];
  assign celloutsig_1_6z = in_data[186:179] === { celloutsig_1_5z[6:0], celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_12z ? { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z } : in_data[116:114];
  assign celloutsig_0_4z = - { in_data[42:38], celloutsig_0_3z };
  assign celloutsig_1_3z = - { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_5z = - { in_data[132:128], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_3z = ~^ { in_data[94:86], _00_, _01_[9:0], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_1z = ~^ in_data[142:131];
  assign _01_[10] = _00_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
