Active-HDL 15.0.261.9132 2024-11-14 21:10:30

Elaboration top modules:
Verilog Module                Testbench_memory_unit


------------------------------------------------------------------------------------------------------
Verilog Module          | Library            | Info | Compiler Version          | Compilation Options
------------------------------------------------------------------------------------------------------
Testbench_memory_unit   | bitcell_nand_latch |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
Memory_unit             | bitcell_nand_latch |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
address_decoder         | bitcell_nand_latch |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
Wordcell                | bitcell_nand_latch |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
Bitcell_NAND            | bitcell_nand_latch |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
------------------------------------------------------------------------------------------------------

------------------------------------------------------------------------------------------------------
Library                 | Comment
------------------------------------------------------------------------------------------------------
bitcell_nand_latch      | None
------------------------------------------------------------------------------------------------------
