#-----------------------------------------------------------
# Vivado v2013.4
# SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
<<<<<<< HEAD
# Start of session at: Tue Apr 15 17:47:15 2014
# Process ID: 4852
# Log file: C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.rdi
# Journal file: C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
=======
# Start of session at: Tue Apr 15 17:10:18 2014
# Process ID: 15571
# Log file: /home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.rdi
# Journal file: /home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
INFO: [Common 17-86] Your Implementation license expires in 14 day(s)
>>>>>>> 6f9fe6d9066b8ccd93e03fc826da489bb3245bc7
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source leon3mp.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/fir_compiler_0_synth_1/fir_compiler_0.dcp' for cell 'io0/inst_ADC_TOP/inst_fir'
INFO: [Project 1-454] Reading design checkpoint 'C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp' for cell 'io0/inst_ADC_TOP/inst_ADC'
INFO: [Netlist 29-17] Analyzing 109 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
<<<<<<< HEAD
Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4852-MININT-VV401LP/dcp_2/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4852-MININT-VV401LP/dcp_2/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4852-MININT-VV401LP/dcp_3/ADC_early.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4852-MININT-VV401LP/dcp_3/ADC_early.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Parsing XDC File [c:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_0_0/constraints/ila.xdc] for cell 'io0/inst_top/inst_ila/U0'
Finished Parsing XDC File [c:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_0_0/constraints/ila.xdc] for cell 'io0/inst_top/inst_ila/U0'
Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4852-MININT-VV401LP/dcp/leon3mp.xdc]
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4852-MININT-VV401LP/dcp/leon3mp.xdc]
Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4852-MININT-VV401LP/dcp_2/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4852-MININT-VV401LP/dcp_2/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4852-MININT-VV401LP/dcp_3/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [C:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4852-MININT-VV401LP/dcp_3/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
=======
Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15571-xploited-W740SU/dcp_2/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15571-xploited-W740SU/dcp_2/fir_compiler_0_early.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15571-xploited-W740SU/dcp_3/ADC_early.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15571-xploited-W740SU/dcp_3/ADC_early.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Finished Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15571-xploited-W740SU/dcp/leon3mp.xdc]
Finished Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15571-xploited-W740SU/dcp/leon3mp.xdc]
Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15571-xploited-W740SU/dcp_2/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Finished Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15571-xploited-W740SU/dcp_2/fir_compiler_0.xdc] for cell 'io0/inst_ADC_TOP/inst_fir'
Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15571-xploited-W740SU/dcp_3/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
Finished Parsing XDC File [/home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-15571-xploited-W740SU/dcp_3/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC'
>>>>>>> 6f9fe6d9066b8ccd93e03fc826da489bb3245bc7
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 67 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 44 instances
  IOBUF => IOBUF (OBUFT, IBUF): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

<<<<<<< HEAD
link_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 746.125 ; gain = 444.711
=======
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1418.016 ; gain = 683.668
>>>>>>> 6f9fe6d9066b8ccd93e03fc826da489bb3245bc7
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

<<<<<<< HEAD
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.552 . Memory (MB): peak = 748.141 ; gain = 1.945
=======
Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1430.043 ; gain = 11.027
>>>>>>> 6f9fe6d9066b8ccd93e03fc826da489bb3245bc7

Starting Logic Optimization Task

<<<<<<< HEAD
Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-126] Generating and synthesizing debug core dbg_hub...
Phase 1 Generate And Synthesize Debug Cores | Checksum: 28b71a1de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 748.141 ; gain = 0.000
Logic Optimization | Checksum: 28b71a1de
Ending Logic Optimization Task | Checksum: 28b71a1de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 748.141 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design failed
Implementing debug core dbg_hub failed.
ERROR: [Chipscope 16-133] Failed to generate and synthesize debug IP "xilinx.com:ip:labtools_xsdb_master_lib:2.0".
ERROR: [Common 17-680] Path length exceeds 260-Byte maximum allowed by Windows: c:/CHALMERS/DAT096/softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/.Xil/Vivado-4852-MININT-VV401LP/dbg_hub_CV_1/dbg_hub_CV.srcs/sources_1/ip/dbg_hub_CV/blk_mem_gen_v8_0/blk_mem_gen_v8_0_synth_comp.vhd
=======
Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 242b0e272

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1522.504 ; gain = 92.461

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 172 cells.
Phase 2 Constant Propagation | Checksum: 162daf3ac

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1522.504 ; gain = 92.461

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1731 unconnected nets.
INFO: [Opt 31-11] Eliminated 473 unconnected cells.
Phase 3 Sweep | Checksum: 1c802ed4b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1522.504 ; gain = 92.461
Ending Logic Optimization Task | Checksum: 1c802ed4b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1522.504 ; gain = 92.461
Implement Debug Cores | Checksum: 25affe03e
Logic Optimization | Checksum: 25affe03e

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 1c802ed4b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1526.504 ; gain = 4.000
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 25 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 50
Ending Power Optimization Task | Checksum: 2026bc80f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1674.527 ; gain = 152.023
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1674.527 ; gain = 256.512
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1674.531 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1674.531 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 22 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1674.531 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 13306ec1f

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1674.531 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 13306ec1f

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1674.531 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 13306ec1f

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1674.531 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 188ca8ed8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1674.531 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus jb are not locked:  'jb[3]'  'jb[4]'  'jb[5]'  'jb[6]'  'jb[7]' 
WARNING: [Place 30-568] A LUT 'adderahb_if/n_0_11427_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	adderahb_if/hrdata_reg[5] {LDCE}
	adderahb_if/hrdata_reg[6] {LDCE}
	adderahb_if/hrdata_reg[7] {LDCE}
	adderahb_if/hrdata_reg[8] {LDCE}
	adderahb_if/hrdata_reg[9] {LDCE}
Phase 1.1.5 Implementation Feasibility check | Checksum: 188ca8ed8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1674.531 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 188ca8ed8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1674.531 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b998f658

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1698.539 ; gain = 24.008

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 26b4a96d4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1698.539 ; gain = 24.008
Phase 1.1.8.1 Place Init Design | Checksum: 28ce7c39f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1698.539 ; gain = 24.008
Phase 1.1.8 Build Placer Netlist Model | Checksum: 28ce7c39f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1698.539 ; gain = 24.008

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 226e07c18

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1698.539 ; gain = 24.008
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 226e07c18

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1698.539 ; gain = 24.008
Phase 1.1 Placer Initialization Core | Checksum: 226e07c18

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1698.539 ; gain = 24.008
Phase 1 Placer Initialization | Checksum: 226e07c18

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 1698.539 ; gain = 24.008

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1590ae641

Time (s): cpu = 00:01:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1698.539 ; gain = 24.008

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1590ae641

Time (s): cpu = 00:01:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1698.539 ; gain = 24.008

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 128abc66d

Time (s): cpu = 00:01:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1698.539 ; gain = 24.008

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 138852d14

Time (s): cpu = 00:01:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1698.539 ; gain = 24.008

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: d9d069e3

Time (s): cpu = 00:01:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1698.539 ; gain = 24.008

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 118802016

Time (s): cpu = 00:01:51 ; elapsed = 00:00:48 . Memory (MB): peak = 1722.551 ; gain = 48.020

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 118802016

Time (s): cpu = 00:01:52 ; elapsed = 00:00:49 . Memory (MB): peak = 1722.551 ; gain = 48.020
Phase 3 Detail Placement | Checksum: 118802016

Time (s): cpu = 00:01:52 ; elapsed = 00:00:49 . Memory (MB): peak = 1722.551 ; gain = 48.020

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 174855243

Time (s): cpu = 00:01:52 ; elapsed = 00:00:49 . Memory (MB): peak = 1722.551 ; gain = 48.020

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 180268e2e

Time (s): cpu = 00:01:59 ; elapsed = 00:00:51 . Memory (MB): peak = 1722.551 ; gain = 48.020
Phase 4.2 Post Placement Optimization | Checksum: 180268e2e

Time (s): cpu = 00:01:59 ; elapsed = 00:00:51 . Memory (MB): peak = 1722.551 ; gain = 48.020

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 180268e2e

Time (s): cpu = 00:02:00 ; elapsed = 00:00:51 . Memory (MB): peak = 1722.551 ; gain = 48.020

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 180268e2e

Time (s): cpu = 00:02:00 ; elapsed = 00:00:51 . Memory (MB): peak = 1722.551 ; gain = 48.020

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: f715525a

Time (s): cpu = 00:02:05 ; elapsed = 00:00:53 . Memory (MB): peak = 1722.551 ; gain = 48.020

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: f715525a

Time (s): cpu = 00:02:05 ; elapsed = 00:00:53 . Memory (MB): peak = 1722.551 ; gain = 48.020

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: f715525a

Time (s): cpu = 00:02:05 ; elapsed = 00:00:53 . Memory (MB): peak = 1722.551 ; gain = 48.020

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=1.296  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: f715525a

Time (s): cpu = 00:02:17 ; elapsed = 00:00:56 . Memory (MB): peak = 1722.551 ; gain = 48.020
Phase 4.4 Placer Reporting | Checksum: f715525a

Time (s): cpu = 00:02:18 ; elapsed = 00:00:57 . Memory (MB): peak = 1722.551 ; gain = 48.020

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: e4ff3aa9

Time (s): cpu = 00:02:18 ; elapsed = 00:00:57 . Memory (MB): peak = 1722.551 ; gain = 48.020
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e4ff3aa9

Time (s): cpu = 00:02:18 ; elapsed = 00:00:57 . Memory (MB): peak = 1722.551 ; gain = 48.020
Ending Placer Task | Checksum: e18e6975

Time (s): cpu = 00:02:18 ; elapsed = 00:00:57 . Memory (MB): peak = 1722.551 ; gain = 48.020
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:19 ; elapsed = 00:00:58 . Memory (MB): peak = 1722.551 ; gain = 48.020
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.45 secs 

report_utilization: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1724.566 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.13 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1724.570 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 14795b0fc

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1846.176 ; gain = 111.609
Phase 1 Build RT Design | Checksum: e51a8d58

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1846.176 ; gain = 111.609

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e51a8d58

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1846.180 ; gain = 111.613

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: e51a8d58

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 1860.441 ; gain = 125.875

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 133b06077

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1882.441 ; gain = 147.875

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 1b5073522

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1882.441 ; gain = 147.875

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 1b5073522

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 1882.441 ; gain = 147.875
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 1b5073522

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 1882.441 ; gain = 147.875
Phase 2.5 Update Timing | Checksum: 1b5073522

Time (s): cpu = 00:00:38 ; elapsed = 00:00:22 . Memory (MB): peak = 1882.441 ; gain = 147.875
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.879 | TNS=-18.3  | WHS=-1.65  | THS=-1.55e+03|


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 1b5073522

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 1882.441 ; gain = 147.875
Phase 2 Router Initialization | Checksum: 1b5073522

Time (s): cpu = 00:00:44 ; elapsed = 00:00:25 . Memory (MB): peak = 1882.441 ; gain = 147.875

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f161ca03

Time (s): cpu = 00:00:51 ; elapsed = 00:00:28 . Memory (MB): peak = 1914.629 ; gain = 180.062

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 2389
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: c3b66923

Time (s): cpu = 00:01:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1914.629 ; gain = 180.062

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: c3b66923

Time (s): cpu = 00:01:11 ; elapsed = 00:00:35 . Memory (MB): peak = 1914.629 ; gain = 180.062
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.796 | TNS=-10.9  | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 11474de38

Time (s): cpu = 00:01:11 ; elapsed = 00:00:35 . Memory (MB): peak = 1914.629 ; gain = 180.062
>>>>>>> 6f9fe6d9066b8ccd93e03fc826da489bb3245bc7


<<<<<<< HEAD

    while executing
"opt_design "
INFO: [Common 17-206] Exiting Vivado at Tue Apr 15 17:48:06 2014...
=======
Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: f64e1cf8

Time (s): cpu = 00:01:12 ; elapsed = 00:00:35 . Memory (MB): peak = 1914.629 ; gain = 180.062

Phase 4.1.4.2 Fast Budgeting
Phase 4.1.4.2 Fast Budgeting | Checksum: f64e1cf8

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 1914.629 ; gain = 180.062
Phase 4.1.4 GlobIterForTiming | Checksum: b4d8e0e1

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 1914.629 ; gain = 180.062
Phase 4.1 Global Iteration 0 | Checksum: b4d8e0e1

Time (s): cpu = 00:01:13 ; elapsed = 00:00:36 . Memory (MB): peak = 1914.629 ; gain = 180.062

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 19f2bc6ce

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1914.629 ; gain = 180.062

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 19f2bc6ce

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1914.629 ; gain = 180.062
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.858 | TNS=-13.3  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: c3b66923

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1914.629 ; gain = 180.062
Phase 4 Rip-up And Reroute | Checksum: c3b66923

Time (s): cpu = 00:01:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1914.629 ; gain = 180.062

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: c3b66923

Time (s): cpu = 00:01:16 ; elapsed = 00:00:38 . Memory (MB): peak = 1914.629 ; gain = 180.062
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.796 | TNS=-10.9  | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 79ad4b5a

Time (s): cpu = 00:01:17 ; elapsed = 00:00:38 . Memory (MB): peak = 1914.629 ; gain = 180.062

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 79ad4b5a

Time (s): cpu = 00:01:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1914.629 ; gain = 180.062
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.796 | TNS=-10.9  | WHS=0.032  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 79ad4b5a

Time (s): cpu = 00:01:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1914.629 ; gain = 180.062
Phase 6 Post Hold Fix | Checksum: 79ad4b5a

Time (s): cpu = 00:01:21 ; elapsed = 00:00:39 . Memory (MB): peak = 1914.629 ; gain = 180.062

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.50572 %
  Global Horizontal Routing Utilization  = 5.48373 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 79ad4b5a

Time (s): cpu = 00:01:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1914.629 ; gain = 180.062

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 389a4fe3

Time (s): cpu = 00:01:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1914.629 ; gain = 180.062

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.791 | TNS=-10.647| WHS=0.034  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 9 Post Router Timing | Checksum: 389a4fe3

Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 1914.629 ; gain = 180.062
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 389a4fe3

Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 1914.629 ; gain = 180.062

Routing Is Done.

Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 1914.766 ; gain = 180.199
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:40 ; elapsed = 00:00:47 . Memory (MB): peak = 1914.766 ; gain = 190.195
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/xploited/Desktop/Working directory softcore/grlib-gpl-1.3.4-b4140/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 1914.766 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1914.766 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 36 Warnings, 5 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./leon3mp.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 2207.578 ; gain = 292.812
INFO: [Common 17-206] Exiting Vivado at Tue Apr 15 17:13:40 2014...
>>>>>>> 6f9fe6d9066b8ccd93e03fc826da489bb3245bc7
