test_post_sim.v
../netlist/CHIP.v
../../RTL/hdl/ram.v
../../RTL/hdl/rom.v
../../RTL/hdl/cache_ram.v
../../RTL/hdl/dcache_ram.v
../../RTL/hdl/uart1.v
../../RTL/hdl/transmitter1.v
../../RTL/hdl/receiver1.v

# Logic Gate models
-v /usr/cadtool/GPDK45/gsclib045_svt_v4.4/gsclib045/verilog/slow_vdd1v2_basicCells.v

+access+r
