é€™æ˜¯ä¸€ä»½ç‚ºä½ çš„å°ˆæ¡ˆé‡èº«æ‰“é€ çš„ **å°ˆæ¥­ç´š README.md**ã€‚

é€™ä»½æ–‡ä»¶ä¸åƒ…åƒ…æ˜¯èªªæ˜æ›¸ï¼Œå®ƒæ˜¯ä½ çš„**æŠ€è¡“è¡ŒéŠ·æ–‡ä»¶**ã€‚å®ƒå¼·èª¿äº†ä½ å¦‚ä½•è§£æ±º **ç¡¬é«”æ™‚åº (Timing)**ã€**è»Ÿç¡¬æ•´åˆ (Co-design)** ä»¥åŠ **è‡ªå‹•åŒ–é©—è­‰ (Automation)** çš„é›£é¡Œã€‚

è«‹å°‡ä»¥ä¸‹å…§å®¹è¤‡è£½åˆ°ä½ çš„ `README.md` æª”æ¡ˆä¸­ï¼š

---

# RISC-V Single-Cycle SoC on Zynq-7000 with Automated HIL Verification

é€™æ˜¯ä¸€å€‹åŸºæ–¼ **RISC-V RV32I æŒ‡ä»¤é›†** çš„å–®é€±æœŸ (Single-Cycle) è™•ç†å™¨ SoC å°ˆæ¡ˆï¼Œå¯¦ä½œæ–¼ **Xilinx Zynq-7000 FPGA (Cora Z7S)** å¹³å°ä¸Šã€‚

æœ¬å°ˆæ¡ˆä¸åƒ…åŒ…å«ç¡¬é«”è¨­è¨ˆï¼Œæ›´æ•´åˆäº† **Python è‡ªå‹•åŒ–æ¸¬è©¦å¥—ä»¶** èˆ‡ **C èªè¨€éŸŒé«”**ï¼Œå»ºæ§‹äº†ä¸€å¥—å®Œæ•´çš„ **HIL (Hardware-in-the-Loop)** ç¡¬é«”è¿´è·¯é©—è­‰ç³»çµ±ï¼Œè§£æ±ºäº†å‚³çµ± FPGA é–‹ç™¼ä¸­æ¸¬è©¦ç¹ç‘£èˆ‡è§€å¯Ÿä¸æ˜“çš„å•é¡Œã€‚

---

## ğŸŒŸ Key Features (æ ¸å¿ƒåŠŸèƒ½)

* **RISC-V Core Design:**
* å¯¦ä½œ RV32I åŸºç¤æŒ‡ä»¤é›† (Arithmetic, Logic, Memory, Branch/Jump)ã€‚
* è‡ªå®šç¾© **AXI4-Lite Slave Interface**ï¼Œè®“ RISC-V æ ¸å¿ƒèƒ½ä½œç‚º IP æ›è¼‰æ–¼ Zynq PS ç«¯ã€‚


* **System Integration (SoC):**
* **PS-PL Co-design:** åˆ©ç”¨ Zynq PS (Cortex-A9) ä½œç‚ºæ§åˆ¶å™¨ï¼Œé€é AXI Bus æ§åˆ¶ PL ç«¯çš„ RISC-V æ ¸å¿ƒã€‚
* **Stable IO Protocol:** åœ¨ C éŸŒé«”å±¤è§£æ±ºäº†é«˜é »å¯«å…¥ä¸‹çš„è¨Šè™Ÿéºæ¼å•é¡Œ (Ghost Instruction Issue)ï¼Œç¢ºä¿æŒ‡ä»¤å¯«å…¥çš„æ™‚åºç©©å®šæ€§ã€‚


* **Automated Verification Suite:**
* é–‹ç™¼ Python è‡ªå‹•åŒ–è…³æœ¬ï¼Œæ”¯æ´ **æ‰¹é‡æ¸¬è©¦ (Batch Testing)**ã€‚
* æ”¯æ´ Hex æª”æ¡ˆå‹•æ…‹è¼‰å…¥ï¼Œç„¡éœ€é‡æ–°ç‡’éŒ„ Bitstream å³å¯æ›´æ›æ¸¬è©¦ç¨‹å¼ã€‚
* åŒ…å«å®Œæ•´çš„æ¸¬è©¦æ¡ˆä¾‹åº« (Add, Sub, Branch, Fibonacci, Multiplication)ã€‚



---

## ğŸ—ï¸ System Architecture (ç³»çµ±æ¶æ§‹)

ç³»çµ±è³‡æ–™æµå¦‚ä¸‹ï¼š
`PC (Python Script) <--> UART <--> Zynq PS (C Firmware) <--> AXI4-Lite <--> RISC-V IP (PL)`

1. **PC ç«¯ (Host):** Python è…³æœ¬è§£æ Hex æ©Ÿå™¨ç¢¼ï¼Œé€é UART ç™¼é€æŒ‡ä»¤èˆ‡æ§åˆ¶è¨Šè™Ÿã€‚
2. **PS ç«¯ (Controller):** é‹è¡Œæ–¼ Cortex-A9 çš„ C ç¨‹å¼æ¥æ”¶ UART å°åŒ…ï¼Œä¸¦é€é `Xil_Out32` é©…å‹• AXI GPIOï¼Œç”¢ç”Ÿç²¾ç¢ºçš„ **Write Enable** è„ˆè¡ã€‚
3. **PL ç«¯ (Target):** RISC-V Core æ¥æ”¶æŒ‡ä»¤ä¸¦å¯«å…¥ Instruction Memoryï¼ŒåŸ·è¡Œå¾Œå°‡çµæœå­˜å› Data Memoryã€‚
4. **é©—è­‰:** Python è®€å› Data Memory çš„å€¼ï¼Œä¸¦èˆ‡é»ƒé‡‘æ¨¡å‹ (Golden Reference) é€²è¡Œè‡ªå‹•æ¯”å°ã€‚

---

## ğŸ“‚ Repository Structure (æª”æ¡ˆçµæ§‹)

```text
RISCV_Zynq_SoC/
â”œâ”€â”€ hw/                     # ç¡¬é«”è¨­è¨ˆ (Hardware Source)
â”‚   â”œâ”€â”€ src/
â”‚   â”‚   â”œâ”€â”€ ALU_Decoder.v   # å·²ä¿®å¾© SUB æŒ‡ä»¤è§£ç¢¼éŒ¯èª¤ (Bug Fix)
â”‚   â”‚   â”œâ”€â”€ system_wrapper.v
â”‚   â”‚   â””â”€â”€ ... (å…¶ä»– Verilog æ¨¡çµ„)
â”‚   â”œâ”€â”€ bd/                 # Block Design Tcl è…³æœ¬
â”‚   â””â”€â”€ system_wrapper.xsa  # ç¡¬é«”æè¿°æª” (Hardware Handoff)
â”‚
â”œâ”€â”€ sw/                     # åµŒå…¥å¼è»Ÿé«” (Embedded Software)
â”‚   â””â”€â”€ src/
â”‚       â”œâ”€â”€ helloworld.c    # UART Monitor Firmware (å«æ™‚åºæ§åˆ¶é‚è¼¯)
â”‚       â””â”€â”€ lscript.ld      # Linker Script
â”‚
â””â”€â”€ tests/                  # è‡ªå‹•åŒ–é©—è­‰å¥—ä»¶ (Automation Suite)
    â”œâ”€â”€ test_riscv.py       # Python ä¸»æ¸¬è©¦è…³æœ¬
    â””â”€â”€ test_suite/         # æ¸¬è©¦æ¡ˆä¾‹åº«
        â”œâ”€â”€ hex/            # RISC-V æ©Ÿå™¨ç¢¼ (.hex)
        â””â”€â”€ expected/       # é æœŸçµæœ (.ans)

```

---

## ğŸš€ Getting Started (å¦‚ä½•åŸ·è¡Œ)

### 1. Hardware Setup (Vivado)

1. é–‹å•Ÿ Vivadoï¼Œè¼‰å…¥å°ˆæ¡ˆæˆ–åˆ©ç”¨ Source æª”æ¡ˆé‡å»ºå°ˆæ¡ˆã€‚
2. ç¢ºèª Block Design åŒ…å« Zynq Processing System èˆ‡è‡ªå®šç¾© RISC-V IPã€‚
3. Generate Bitstream ä¸¦ Export Hardware (`.xsa`)ã€‚

### 2. Firmware Setup (Vitis)

1. åœ¨ Vitis ä¸­å»ºç«‹ Platform Project (åŸºæ–¼ `.xsa`)ã€‚
2. å»ºç«‹ Application Project (`riscv_automation_monitor`)ã€‚
3. å°‡ `sw/src/helloworld.c` èˆ‡ `lscript.ld` è¤‡è£½åˆ°å°ˆæ¡ˆçš„ `src` è³‡æ–™å¤¾ä¸­ã€‚
4. Build Project ä¸¦åŸ·è¡Œ **Run As -> Launch Hardware** (ç‡’éŒ„ FPGA ä¸¦åŸ·è¡Œ C ç¨‹å¼)ã€‚

### 3. Run Verification (Python)

ç¢ºä¿ FPGA å·²å•Ÿå‹•ä¸” UART è¨Šè™Ÿç·šå·²é€£æ¥é›»è…¦ã€‚

```bash
# å®‰è£ç›¸ä¾å¥—ä»¶
pip install pyserial

# é€²å…¥æ¸¬è©¦è³‡æ–™å¤¾
cd tests

# åŸ·è¡Œè‡ªå‹•åŒ–æ¸¬è©¦
python test_riscv.py

```

---

## ğŸ“Š Test Cases & Results (æ¸¬è©¦æˆæœ)

æœ¬å°ˆæ¡ˆé€šéäº†ä»¥ä¸‹é—œéµè¿´æ­¸æ¸¬è©¦ (Regression Tests)ï¼š

| Test Case | Description | Focus Area | Status |
| --- | --- | --- | --- |
| **01_add** | Basic Addition | ALU ADD operation, Register Write | âœ… PASS |
| **02_sub** | Subtraction | ALU SUB decoding (Fixed Bug), R-Type Logic | âœ… PASS |
| **03_branch** | Branch if Equal | BEQ Logic, PC Control, Zero Flag | âœ… PASS |
| **04_fibonacci** | Fibonacci Sequence | RAW Dependency, Loop Logic | âœ… PASS |
| **05_mult** | Software Multiplication | Complex algorithm, Memory Store | âœ… PASS |

**åŸ·è¡Œæˆªåœ–ï¼š**

```text
[1/5] Running test: 01_add_test
  [PASS] Result: 30 âœ“

[2/5] Running test: 02_sub_test
  [PASS] Result: 35 âœ“
...
Result: ALL TESTS PASSED! âœ“âœ“âœ“

```

---

## ğŸ› ï¸ Future Work (æœªä¾†å±•æœ›)

* **Pipelining:** å°‡å–®é€±æœŸæ¶æ§‹å‡ç´šç‚ºäº”ç´šç®¡ç·š (5-Stage Pipeline)ï¼Œä¸¦è™•ç† Data/Control Hazardã€‚
* **DMA Integration:** å¼•å…¥ AXI DMA ä»¥åŠ é€Ÿå¤§æ•¸æ“šé‡çš„æŒ‡ä»¤è¼‰å…¥ (Instruction Loading)ã€‚
* **Compliance Testing:** åŸ·è¡Œå®˜æ–¹ RISC-V Architectural Compliance Test Suiteã€‚

---

## ğŸ‘¤ Author

**Pei-Sheng Ke**

* Master of Science in Electrical & Computer Engineering, Ohio State University
* Focus: Digital IC Design, FPGA Verification, Computer Architecture

---

*Last Updated: Jan 2026*
