#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x558916092270 .scope module, "tb" "tb" 2 3;
 .timescale -9 -12;
P_0x55891608cea0 .param/l "CLK_PERIOD" 0 2 22, +C4<00000000000000000000000000001010>;
v0x5589160bfda0_0 .var "btn", 4 0;
v0x5589160bfe80_0 .var "clk", 0 0;
v0x5589160bff20_0 .net "interconnect", 7 0, L_0x5589160d2200;  1 drivers
v0x5589160c0020_0 .net "led", 7 0, L_0x5589160d2780;  1 drivers
S_0x55891608e880 .scope module, "uut" "top" 2 14, 3 1 0, S_0x558916092270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "btn";
    .port_info 2 /OUTPUT 8 "led";
    .port_info 3 /INOUT 8 "interconnect";
P_0x55891609b1d0 .param/l "DBITS" 0 3 3, +C4<00000000000000000000000000001000>;
P_0x55891609b210 .param/l "UART_FRAME_SIZE" 0 3 4, +C4<00000000000000000000000000000100>;
L_0x5589160d1fe0 .functor NOT 1, L_0x5589160d1ef0, C4<0>, C4<0>, C4<0>;
L_0x5589160d20f0 .functor NOT 1, L_0x5589160d2050, C4<0>, C4<0>, C4<0>;
L_0x5589160d22d0 .functor BUFZ 1, v0x5589160bd180_0, C4<0>, C4<0>, C4<0>;
L_0x5589160d2550 .functor NOT 1, v0x5589160bd180_0, C4<0>, C4<0>, C4<0>;
v0x5589160bed80_0 .net *"_ivl_15", 0 0, L_0x5589160d22d0;  1 drivers
L_0x7fa1ffff0570 .functor BUFT 1, C4<001111>, C4<0>, C4<0>, C4<0>;
v0x5589160bee80_0 .net/2u *"_ivl_16", 5 0, L_0x7fa1ffff0570;  1 drivers
v0x5589160bef60_0 .net *"_ivl_19", 0 0, L_0x5589160d2420;  1 drivers
v0x5589160bf020_0 .net *"_ivl_20", 0 0, L_0x5589160d2550;  1 drivers
v0x5589160bf100_0 .net *"_ivl_22", 8 0, L_0x5589160d25f0;  1 drivers
v0x5589160bf230_0 .net *"_ivl_3", 0 0, L_0x5589160d1ef0;  1 drivers
v0x5589160bf310_0 .net *"_ivl_7", 0 0, L_0x5589160d2050;  1 drivers
v0x5589160bf3f0_0 .net "btn", 4 0, v0x5589160bfda0_0;  1 drivers
v0x5589160bf4d0_0 .net "clk", 0 0, v0x5589160bfe80_0;  1 drivers
v0x5589160bf570_0 .net "interconnect", 7 0, L_0x5589160d2200;  alias, 1 drivers
v0x5589160bf650_0 .net "led", 7 0, L_0x5589160d2780;  alias, 1 drivers
v0x5589160bf730_0 .net "rx", 0 0, L_0x5589160c00f0;  1 drivers
o0x7fa20003a5d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5589160bf7d0_0 .net "rx_empty", 0 0, o0x7fa20003a5d8;  0 drivers
o0x7fa20003a608 .functor BUFZ 1, C4<z>; HiZ drive
v0x5589160bf870_0 .net "rx_full", 0 0, o0x7fa20003a608;  0 drivers
v0x5589160bf910_0 .net "rx_out", 31 0, L_0x558916093180;  1 drivers
o0x7fa20003a638 .functor BUFZ 1, C4<z>; HiZ drive
v0x5589160bfa00_0 .net "rx_tick", 0 0, o0x7fa20003a638;  0 drivers
v0x5589160bfaa0_0 .var "t", 0 0;
v0x5589160bfc50_0 .net "tx", 0 0, v0x5589160bd180_0;  1 drivers
L_0x5589160c00f0 .part L_0x5589160d2200, 1, 1;
L_0x5589160d1ef0 .part v0x5589160bfda0_0, 1, 1;
L_0x5589160d2050 .part v0x5589160bfda0_0, 0, 1;
L_0x5589160d2200 .part/pv L_0x5589160d22d0, 0, 1, 8;
L_0x5589160d2420 .part v0x5589160bfda0_0, 0, 1;
L_0x5589160d25f0 .concat [ 1 1 1 6], L_0x5589160d2550, L_0x5589160d2420, v0x5589160bfaa0_0, L_0x7fa1ffff0570;
L_0x5589160d2780 .part L_0x5589160d25f0, 0, 8;
S_0x558916099010 .scope module, "UART_UNIT" "uart_top" 3 21, 3 312 0, S_0x55891608e880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_100MHz";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "write_data";
    .port_info 3 /INPUT 1 "rx";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "rx_full";
    .port_info 6 /OUTPUT 1 "rx_empty";
    .port_info 7 /OUTPUT 32 "rx_out";
    .port_info 8 /OUTPUT 1 "rx_tick";
    .port_info 9 /OUTPUT 32 "tx_fifo_out";
    .port_info 10 /INPUT 1 "tx_trigger";
    .port_info 11 /INPUT 32 "tx_in";
P_0x558916090f20 .param/l "BR_BITS" 0 3 321, +C4<00000000000000000000000000000100>;
P_0x558916090f60 .param/l "BR_LIMIT" 0 3 320, +C4<00000000000000000000000000001110>;
P_0x558916090fa0 .param/l "DBITS" 0 3 316, +C4<00000000000000000000000000001000>;
P_0x558916090fe0 .param/l "FIFO_IN_SIZE" 0 3 328, +C4<00000000000000000000000000000100>;
P_0x558916091020 .param/l "FIFO_OUT_SIZE" 0 3 329, +C4<00000000000000000000000000000100>;
P_0x558916091060 .param/l "FIFO_OUT_SIZE_EXP" 0 3 330, +C4<00000000000000000000000000100000>;
P_0x5589160910a0 .param/l "SB_TICK" 0 3 317, +C4<00000000000000000000000000010000>;
L_0x55891608f730 .functor NOT 1, L_0x5589160d20f0, C4<0>, C4<0>, C4<0>;
L_0x55891606d8f0 .functor AND 1, L_0x5589160d19d0, L_0x55891608f730, C4<1>, C4<1>;
L_0x7fa1ffff02a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589160bd530_0 .net/2s *"_ivl_0", 31 0, L_0x7fa1ffff02a0;  1 drivers
L_0x7fa1ffff03c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589160bd630_0 .net/2s *"_ivl_10", 31 0, L_0x7fa1ffff03c0;  1 drivers
L_0x7fa1ffff0408 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589160bd710_0 .net *"_ivl_17", 23 0, L_0x7fa1ffff0408;  1 drivers
L_0x7fa1ffff0450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589160bd7d0_0 .net/2u *"_ivl_19", 31 0, L_0x7fa1ffff0450;  1 drivers
v0x5589160bd8b0_0 .net *"_ivl_21", 0 0, L_0x5589160d19d0;  1 drivers
v0x5589160bd9c0_0 .net *"_ivl_23", 0 0, L_0x55891608f730;  1 drivers
L_0x7fa1ffff0498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5589160bdaa0_0 .net/2s *"_ivl_27", 31 0, L_0x7fa1ffff0498;  1 drivers
L_0x7fa1ffff0378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589160bdb80_0 .net/2s *"_ivl_6", 31 0, L_0x7fa1ffff0378;  1 drivers
v0x5589160bdc60_0 .net "clk_100MHz", 0 0, v0x5589160bfe80_0;  alias, 1 drivers
v0x5589160bdd00_0 .var "count", 31 0;
RS_0x7fa2000395e8 .resolv tri, v0x5589160b90e0_0, v0x5589160ba3f0_0;
v0x5589160bdde0_0 .net8 "read_tick", 0 0, RS_0x7fa2000395e8;  2 drivers
v0x5589160bde80_0 .net "reset", 0 0, L_0x5589160d1fe0;  1 drivers
v0x5589160bdf20_0 .net "rx", 0 0, L_0x5589160c00f0;  alias, 1 drivers
v0x5589160bdfc0_0 .net "rx_data_out", 7 0, L_0x55891604e320;  1 drivers
v0x5589160be0b0_0 .net "rx_done_tick", 0 0, v0x5589160bb310_0;  1 drivers
v0x5589160be1a0_0 .net "rx_empty", 0 0, o0x7fa20003a5d8;  alias, 0 drivers
v0x5589160be260_0 .net "rx_full", 0 0, o0x7fa20003a608;  alias, 0 drivers
v0x5589160be430_0 .net "rx_out", 31 0, L_0x558916093180;  alias, 1 drivers
v0x5589160be4f0_0 .net "rx_tick", 0 0, o0x7fa20003a638;  alias, 0 drivers
v0x5589160be590_0 .net "tick", 0 0, L_0x5589160d0b00;  1 drivers
v0x5589160be630_0 .net "tx", 0 0, v0x5589160bd180_0;  alias, 1 drivers
v0x5589160be6d0_0 .net "tx_done_tick", 0 0, v0x5589160bd040_0;  1 drivers
v0x5589160be7c0_0 .var "tx_done_tick_latch", 0 0;
v0x5589160be860_0 .net "tx_fifo_out", 31 0, L_0x5589160d1860;  1 drivers
L_0x7fa1ffff0528 .functor BUFT 1, C4<01000001010000010100000101000001>, C4<0>, C4<0>, C4<0>;
v0x5589160be940_0 .net "tx_in", 31 0, L_0x7fa1ffff0528;  1 drivers
v0x5589160bea00_0 .net "tx_send", 0 0, L_0x55891606d8f0;  1 drivers
v0x5589160beaa0_0 .net "tx_trigger", 0 0, L_0x5589160d20f0;  1 drivers
o0x7fa20003a6f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5589160beb40_0 .net "write_data", 7 0, o0x7fa20003a6f8;  0 drivers
L_0x5589160d10b0 .part L_0x7fa1ffff02a0, 0, 1;
L_0x5589160d1670 .part L_0x7fa1ffff0378, 0, 1;
L_0x5589160d1740 .part L_0x7fa1ffff03c0, 0, 8;
L_0x5589160d1860 .concat [ 8 24 0 0], L_0x5589160d14e0, L_0x7fa1ffff0408;
L_0x5589160d19d0 .cmp/ne 32, v0x5589160bdd00_0, L_0x7fa1ffff0450;
L_0x5589160d1d90 .part L_0x7fa1ffff0498, 0, 1;
S_0x558916098910 .scope module, "BAUD_RATE_GEN" "baud_rate_generator" 3 365, 3 69 0, S_0x558916099010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "tick";
P_0x55891609e830 .param/l "M" 0 3 72, +C4<00000000000000000000000000001110>;
P_0x55891609e870 .param/l "N" 0 3 71, +C4<00000000000000000000000000000100>;
v0x558916098330_0 .net *"_ivl_0", 31 0, L_0x5589160c01e0;  1 drivers
L_0x7fa1ffff00f0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5589160932a0_0 .net/2u *"_ivl_10", 3 0, L_0x7fa1ffff00f0;  1 drivers
v0x558916093370_0 .net *"_ivl_12", 3 0, L_0x5589160d0510;  1 drivers
v0x558916086f00_0 .net *"_ivl_16", 31 0, L_0x5589160d0840;  1 drivers
L_0x7fa1ffff0138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558916086fd0_0 .net *"_ivl_19", 27 0, L_0x7fa1ffff0138;  1 drivers
L_0x7fa1ffff0180 .functor BUFT 1, C4<00000000000000000000000000001101>, C4<0>, C4<0>, C4<0>;
v0x55891608f850_0 .net/2u *"_ivl_20", 31 0, L_0x7fa1ffff0180;  1 drivers
v0x5589160b7a70_0 .net *"_ivl_22", 0 0, L_0x5589160d0980;  1 drivers
L_0x7fa1ffff01c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5589160b7b30_0 .net/2u *"_ivl_24", 0 0, L_0x7fa1ffff01c8;  1 drivers
L_0x7fa1ffff0210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5589160b7c10_0 .net/2u *"_ivl_26", 0 0, L_0x7fa1ffff0210;  1 drivers
L_0x7fa1ffff0018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589160b7cf0_0 .net *"_ivl_3", 27 0, L_0x7fa1ffff0018;  1 drivers
L_0x7fa1ffff0060 .functor BUFT 1, C4<00000000000000000000000000001101>, C4<0>, C4<0>, C4<0>;
v0x5589160b7dd0_0 .net/2u *"_ivl_4", 31 0, L_0x7fa1ffff0060;  1 drivers
v0x5589160b7eb0_0 .net *"_ivl_6", 0 0, L_0x5589160d0370;  1 drivers
L_0x7fa1ffff00a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5589160b7f70_0 .net/2u *"_ivl_8", 3 0, L_0x7fa1ffff00a8;  1 drivers
v0x5589160b8050_0 .net "clk", 0 0, v0x5589160bfe80_0;  alias, 1 drivers
v0x5589160b8110_0 .var "counter", 3 0;
v0x5589160b81f0_0 .net "next", 3 0, L_0x5589160d0680;  1 drivers
v0x5589160b82d0_0 .net "reset", 0 0, L_0x5589160d1fe0;  alias, 1 drivers
v0x5589160b8390_0 .net "tick", 0 0, L_0x5589160d0b00;  alias, 1 drivers
E_0x558916057eb0 .event posedge, v0x5589160b82d0_0, v0x5589160b8050_0;
L_0x5589160c01e0 .concat [ 4 28 0 0], v0x5589160b8110_0, L_0x7fa1ffff0018;
L_0x5589160d0370 .cmp/eq 32, L_0x5589160c01e0, L_0x7fa1ffff0060;
L_0x5589160d0510 .arith/sum 4, v0x5589160b8110_0, L_0x7fa1ffff00f0;
L_0x5589160d0680 .functor MUXZ 4, L_0x5589160d0510, L_0x7fa1ffff00a8, L_0x5589160d0370, C4<>;
L_0x5589160d0840 .concat [ 4 28 0 0], v0x5589160b8110_0, L_0x7fa1ffff0138;
L_0x5589160d0980 .cmp/eq 32, L_0x5589160d0840, L_0x7fa1ffff0180;
L_0x5589160d0b00 .functor MUXZ 1, L_0x7fa1ffff0210, L_0x7fa1ffff01c8, L_0x5589160d0980, C4<>;
S_0x5589160b84d0 .scope module, "FIFO_RX_UNIT" "fifo_shift" 3 397, 3 116 0, S_0x558916099010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_to_fifo";
    .port_info 3 /INPUT 8 "write_data_in";
    .port_info 4 /INPUT 1 "write_batch_to_fifo";
    .port_info 5 /INPUT 32 "write_batch_data_in";
    .port_info 6 /INPUT 1 "shift";
    .port_info 7 /OUTPUT 8 "read_data_out";
    .port_info 8 /OUTPUT 8 "read_data_out_last";
    .port_info 9 /OUTPUT 32 "read_all_data_out";
    .port_info 10 /OUTPUT 1 "tick";
P_0x55891609b060 .param/l "ADDR_SPACE" 0 3 119, +C4<00000000000000000000000000000100>;
P_0x55891609b0a0 .param/l "DATA_SIZE" 0 3 118, +C4<00000000000000000000000000001000>;
L_0x558916093180 .functor BUFZ 32, v0x5589160b8a30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5589160b8750_0 .net *"_ivl_2", 23 0, L_0x5589160d0c40;  1 drivers
L_0x7fa1ffff0258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5589160b8850_0 .net *"_ivl_4", 7 0, L_0x7fa1ffff0258;  1 drivers
v0x5589160b8930_0 .net "clk", 0 0, v0x5589160bfe80_0;  alias, 1 drivers
v0x5589160b8a30_0 .var "memory", 31 0;
v0x5589160b8ad0_0 .var "past_shift", 0 0;
v0x5589160b8be0_0 .net "read_all_data_out", 31 0, L_0x558916093180;  alias, 1 drivers
v0x5589160b8cc0_0 .net "read_data_out", 7 0, L_0x5589160d0e60;  1 drivers
v0x5589160b8da0_0 .net "read_data_out_last", 7 0, L_0x5589160d0f50;  1 drivers
o0x7fa200039558 .functor BUFZ 1, C4<z>; HiZ drive
v0x5589160b8e80_0 .net "reset", 0 0, o0x7fa200039558;  0 drivers
o0x7fa200039588 .functor BUFZ 1, C4<z>; HiZ drive
v0x5589160b8f40_0 .net "shift", 0 0, o0x7fa200039588;  0 drivers
v0x5589160b9000_0 .net "shifted_memory", 31 0, L_0x5589160d0d70;  1 drivers
v0x5589160b90e0_0 .var "tick", 0 0;
L_0x7fa1ffff02e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5589160b91a0_0 .net "write_batch_data_in", 31 0, L_0x7fa1ffff02e8;  1 drivers
v0x5589160b9280_0 .net "write_batch_to_fifo", 0 0, L_0x5589160d10b0;  1 drivers
v0x5589160b9340_0 .net "write_data_in", 7 0, L_0x55891604e320;  alias, 1 drivers
v0x5589160b9420_0 .net "write_to_fifo", 0 0, v0x5589160bb310_0;  alias, 1 drivers
E_0x558916057430 .event posedge, v0x5589160b8050_0;
L_0x5589160d0c40 .part v0x5589160b8a30_0, 0, 24;
L_0x5589160d0d70 .concat [ 8 24 0 0], L_0x7fa1ffff0258, L_0x5589160d0c40;
L_0x5589160d0e60 .part v0x5589160b8a30_0, 0, 8;
L_0x5589160d0f50 .part v0x5589160b8a30_0, 24, 8;
S_0x5589160b96a0 .scope module, "FIFO_TX_UNIT" "fifo_shift" 3 418, 3 116 0, S_0x558916099010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_to_fifo";
    .port_info 3 /INPUT 8 "write_data_in";
    .port_info 4 /INPUT 1 "write_batch_to_fifo";
    .port_info 5 /INPUT 32 "write_batch_data_in";
    .port_info 6 /INPUT 1 "shift";
    .port_info 7 /OUTPUT 8 "read_data_out";
    .port_info 8 /OUTPUT 8 "read_data_out_last";
    .port_info 9 /OUTPUT 32 "read_all_data_out";
    .port_info 10 /OUTPUT 1 "tick";
P_0x55891609c500 .param/l "ADDR_SPACE" 0 3 119, +C4<00000000000000000000000000000100>;
P_0x55891609c540 .param/l "DATA_SIZE" 0 3 118, +C4<00000000000000000000000000001000>;
L_0x558916086de0 .functor BUFZ 32, v0x5589160b9d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5589160b9a40_0 .net *"_ivl_2", 23 0, L_0x5589160d1150;  1 drivers
L_0x7fa1ffff0330 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5589160b9b20_0 .net *"_ivl_4", 7 0, L_0x7fa1ffff0330;  1 drivers
v0x5589160b9c00_0 .net "clk", 0 0, v0x5589160bfe80_0;  alias, 1 drivers
v0x5589160b9d20_0 .var "memory", 31 0;
v0x5589160b9de0_0 .var "past_shift", 0 0;
v0x5589160b9ef0_0 .net "read_all_data_out", 31 0, L_0x558916086de0;  1 drivers
v0x5589160b9fd0_0 .net "read_data_out", 7 0, L_0x5589160d13f0;  1 drivers
v0x5589160ba0b0_0 .net "read_data_out_last", 7 0, L_0x5589160d14e0;  1 drivers
o0x7fa200039a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5589160ba190_0 .net "reset", 0 0, o0x7fa200039a38;  0 drivers
v0x5589160ba250_0 .net "shift", 0 0, v0x5589160bd040_0;  alias, 1 drivers
v0x5589160ba310_0 .net "shifted_memory", 31 0, L_0x5589160d1280;  1 drivers
v0x5589160ba3f0_0 .var "tick", 0 0;
v0x5589160ba490_0 .net "write_batch_data_in", 31 0, L_0x7fa1ffff0528;  alias, 1 drivers
v0x5589160ba550_0 .net "write_batch_to_fifo", 0 0, L_0x5589160d20f0;  alias, 1 drivers
v0x5589160ba610_0 .net "write_data_in", 7 0, L_0x5589160d1740;  1 drivers
v0x5589160ba6f0_0 .net "write_to_fifo", 0 0, L_0x5589160d1670;  1 drivers
L_0x5589160d1150 .part v0x5589160b9d20_0, 0, 24;
L_0x5589160d1280 .concat [ 8 24 0 0], L_0x7fa1ffff0330, L_0x5589160d1150;
L_0x5589160d13f0 .part v0x5589160b9d20_0, 0, 8;
L_0x5589160d14e0 .part v0x5589160b9d20_0, 24, 8;
S_0x5589160ba970 .scope module, "UART_RX_UNIT" "uart_receiver" 3 380, 3 179 0, S_0x558916099010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_100MHz";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /INPUT 1 "sample_tick";
    .port_info 4 /OUTPUT 1 "data_ready";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x5589160bab00 .param/l "DBITS" 0 3 181, +C4<00000000000000000000000000001000>;
P_0x5589160bab40 .param/l "SB_TICK" 0 3 182, +C4<00000000000000000000000000010000>;
P_0x5589160bab80 .param/l "data" 1 3 196, C4<10>;
P_0x5589160babc0 .param/l "idle" 1 3 194, C4<00>;
P_0x5589160bac00 .param/l "start" 1 3 195, C4<01>;
P_0x5589160bac40 .param/l "stop" 1 3 197, C4<11>;
L_0x55891604e320 .functor BUFZ 8, v0x5589160bb3e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5589160bb070_0 .net "clk_100MHz", 0 0, v0x5589160bfe80_0;  alias, 1 drivers
v0x5589160bb130_0 .var "data_next", 7 0;
v0x5589160bb210_0 .net "data_out", 7 0, L_0x55891604e320;  alias, 1 drivers
v0x5589160bb310_0 .var "data_ready", 0 0;
v0x5589160bb3e0_0 .var "data_reg", 7 0;
v0x5589160bb4d0_0 .var "nbits_next", 2 0;
v0x5589160bb5b0_0 .var "nbits_reg", 2 0;
v0x5589160bb690_0 .var "next_state", 1 0;
v0x5589160bb770_0 .net "reset", 0 0, L_0x5589160d1fe0;  alias, 1 drivers
v0x5589160bb810_0 .net "rx", 0 0, L_0x5589160c00f0;  alias, 1 drivers
v0x5589160bb8b0_0 .net "sample_tick", 0 0, L_0x5589160d0b00;  alias, 1 drivers
v0x5589160bb980_0 .var "state", 1 0;
v0x5589160bba40_0 .var "tick_next", 3 0;
v0x5589160bbb20_0 .var "tick_reg", 3 0;
E_0x55891603c330/0 .event anyedge, v0x5589160bb980_0, v0x5589160bbb20_0, v0x5589160bb5b0_0, v0x5589160bb3e0_0;
E_0x55891603c330/1 .event anyedge, v0x5589160bb810_0, v0x5589160b8390_0;
E_0x55891603c330 .event/or E_0x55891603c330/0, E_0x55891603c330/1;
S_0x5589160bbcc0 .scope module, "UART_TX_UNIT" "uart_transmitter" 3 439, 3 514 0, S_0x558916099010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_100MHz";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 1 "sample_tick";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 1 "tx_done";
    .port_info 6 /OUTPUT 1 "tx";
P_0x5589160bbea0 .param/l "DBITS" 0 3 516, +C4<00000000000000000000000000001000>;
P_0x5589160bbee0 .param/l "SB_TICK" 0 3 517, +C4<00000000000000000000000000010000>;
P_0x5589160bbf20 .param/l "data" 1 3 532, C4<10>;
P_0x5589160bbf60 .param/l "idle" 1 3 530, C4<00>;
P_0x5589160bbfa0 .param/l "start" 1 3 531, C4<01>;
P_0x5589160bbfe0 .param/l "stop" 1 3 533, C4<11>;
v0x5589160bc4b0_0 .net "clk_100MHz", 0 0, v0x5589160bfe80_0;  alias, 1 drivers
L_0x7fa1ffff04e0 .functor BUFT 1, C4<01000001>, C4<0>, C4<0>, C4<0>;
v0x5589160bc570_0 .net "data_in", 7 0, L_0x7fa1ffff04e0;  1 drivers
v0x5589160bc650_0 .var "data_next", 7 0;
v0x5589160bc740_0 .var "data_reg", 7 0;
v0x5589160bc820_0 .var "nbits_next", 2 0;
v0x5589160bc900_0 .var "nbits_reg", 2 0;
v0x5589160bc9e0_0 .var "next_state", 1 0;
v0x5589160bcac0_0 .net "reset", 0 0, L_0x5589160d1fe0;  alias, 1 drivers
v0x5589160bcbb0_0 .net "sample_tick", 0 0, L_0x5589160d0b00;  alias, 1 drivers
v0x5589160bcce0_0 .var "state", 1 0;
v0x5589160bcdc0_0 .var "tick_next", 3 0;
v0x5589160bcea0_0 .var "tick_reg", 3 0;
v0x5589160bcf80_0 .net "tx", 0 0, v0x5589160bd180_0;  alias, 1 drivers
v0x5589160bd040_0 .var "tx_done", 0 0;
v0x5589160bd0e0_0 .var "tx_next", 0 0;
v0x5589160bd180_0 .var "tx_reg", 0 0;
v0x5589160bd240_0 .net "tx_start", 0 0, L_0x5589160d1d90;  1 drivers
E_0x5589160bc420/0 .event anyedge, v0x5589160bcce0_0, v0x5589160bcea0_0, v0x5589160bc900_0, v0x5589160bc740_0;
E_0x5589160bc420/1 .event anyedge, v0x5589160bd180_0, v0x5589160bd240_0, v0x5589160bc570_0, v0x5589160b8390_0;
E_0x5589160bc420 .event/or E_0x5589160bc420/0, E_0x5589160bc420/1;
    .scope S_0x558916098910;
T_0 ;
    %wait E_0x558916057eb0;
    %load/vec4 v0x5589160b82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5589160b8110_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5589160b81f0_0;
    %assign/vec4 v0x5589160b8110_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5589160ba970;
T_1 ;
    %wait E_0x558916057eb0;
    %load/vec4 v0x5589160bb770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5589160bb980_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5589160bbb20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5589160bb5b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5589160bb3e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5589160bb690_0;
    %assign/vec4 v0x5589160bb980_0, 0;
    %load/vec4 v0x5589160bba40_0;
    %assign/vec4 v0x5589160bbb20_0, 0;
    %load/vec4 v0x5589160bb4d0_0;
    %assign/vec4 v0x5589160bb5b0_0, 0;
    %load/vec4 v0x5589160bb130_0;
    %assign/vec4 v0x5589160bb3e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5589160ba970;
T_2 ;
    %wait E_0x55891603c330;
    %load/vec4 v0x5589160bb980_0;
    %store/vec4 v0x5589160bb690_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589160bb310_0, 0, 1;
    %load/vec4 v0x5589160bbb20_0;
    %store/vec4 v0x5589160bba40_0, 0, 4;
    %load/vec4 v0x5589160bb5b0_0;
    %store/vec4 v0x5589160bb4d0_0, 0, 3;
    %load/vec4 v0x5589160bb3e0_0;
    %store/vec4 v0x5589160bb130_0, 0, 8;
    %load/vec4 v0x5589160bb980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x5589160bb810_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5589160bb690_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589160bba40_0, 0, 4;
T_2.5 ;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x5589160bb8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x5589160bbb20_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5589160bb690_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589160bba40_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5589160bb4d0_0, 0, 3;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x5589160bbb20_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5589160bba40_0, 0, 4;
T_2.10 ;
T_2.7 ;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x5589160bb8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x5589160bbb20_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589160bba40_0, 0, 4;
    %load/vec4 v0x5589160bb810_0;
    %load/vec4 v0x5589160bb3e0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5589160bb130_0, 0, 8;
    %load/vec4 v0x5589160bb5b0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5589160bb690_0, 0, 2;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0x5589160bb5b0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5589160bb4d0_0, 0, 3;
T_2.16 ;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v0x5589160bbb20_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5589160bba40_0, 0, 4;
T_2.14 ;
T_2.11 ;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x5589160bb8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x5589160bbb20_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.19, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589160bb690_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589160bb310_0, 0, 1;
    %jmp T_2.20;
T_2.19 ;
    %load/vec4 v0x5589160bbb20_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5589160bba40_0, 0, 4;
T_2.20 ;
T_2.17 ;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5589160b84d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589160b8ad0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5589160b84d0;
T_4 ;
    %wait E_0x558916057430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5589160b90e0_0, 0;
    %load/vec4 v0x5589160b9280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5589160b91a0_0;
    %assign/vec4 v0x5589160b8a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589160b90e0_0, 0, 1;
T_4.0 ;
    %load/vec4 v0x5589160b9420_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.4, 8;
    %load/vec4 v0x5589160b8f40_0;
    %load/vec4 v0x5589160b8ad0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_4.5, 4;
    %load/vec4 v0x5589160b8f40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.4;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5589160b9000_0;
    %load/vec4 v0x5589160b9340_0;
    %pad/u 32;
    %or;
    %assign/vec4 v0x5589160b8a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5589160b90e0_0, 0;
T_4.2 ;
    %load/vec4 v0x5589160b8f40_0;
    %assign/vec4 v0x5589160b8ad0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5589160b96a0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589160b9de0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5589160b96a0;
T_6 ;
    %wait E_0x558916057430;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5589160ba3f0_0, 0;
    %load/vec4 v0x5589160ba550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5589160ba490_0;
    %assign/vec4 v0x5589160b9d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589160ba3f0_0, 0, 1;
T_6.0 ;
    %load/vec4 v0x5589160ba6f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.4, 8;
    %load/vec4 v0x5589160ba250_0;
    %load/vec4 v0x5589160b9de0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_6.5, 4;
    %load/vec4 v0x5589160ba250_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.5;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.4;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5589160ba310_0;
    %load/vec4 v0x5589160ba610_0;
    %pad/u 32;
    %or;
    %assign/vec4 v0x5589160b9d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5589160ba3f0_0, 0;
T_6.2 ;
    %load/vec4 v0x5589160ba250_0;
    %assign/vec4 v0x5589160b9de0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5589160bbcc0;
T_7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589160bcce0_0, 0, 2;
    %end;
    .thread T_7;
    .scope S_0x5589160bbcc0;
T_8 ;
    %wait E_0x558916057eb0;
    %load/vec4 v0x5589160bcac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5589160bcce0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5589160bcea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5589160bc900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5589160bc740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5589160bd180_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5589160bc9e0_0;
    %assign/vec4 v0x5589160bcce0_0, 0;
    %load/vec4 v0x5589160bcdc0_0;
    %assign/vec4 v0x5589160bcea0_0, 0;
    %load/vec4 v0x5589160bc820_0;
    %assign/vec4 v0x5589160bc900_0, 0;
    %load/vec4 v0x5589160bc650_0;
    %assign/vec4 v0x5589160bc740_0, 0;
    %load/vec4 v0x5589160bd0e0_0;
    %assign/vec4 v0x5589160bd180_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5589160bbcc0;
T_9 ;
    %wait E_0x5589160bc420;
    %load/vec4 v0x5589160bcce0_0;
    %store/vec4 v0x5589160bc9e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589160bd040_0, 0, 1;
    %load/vec4 v0x5589160bcea0_0;
    %store/vec4 v0x5589160bcdc0_0, 0, 4;
    %load/vec4 v0x5589160bc900_0;
    %store/vec4 v0x5589160bc820_0, 0, 3;
    %load/vec4 v0x5589160bc740_0;
    %store/vec4 v0x5589160bc650_0, 0, 8;
    %load/vec4 v0x5589160bd180_0;
    %store/vec4 v0x5589160bd0e0_0, 0, 1;
    %load/vec4 v0x5589160bcce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589160bd0e0_0, 0, 1;
    %load/vec4 v0x5589160bd240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5589160bc9e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589160bcdc0_0, 0, 4;
    %load/vec4 v0x5589160bc570_0;
    %store/vec4 v0x5589160bc650_0, 0, 8;
T_9.5 ;
    %jmp T_9.4;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589160bd0e0_0, 0, 1;
    %load/vec4 v0x5589160bcbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v0x5589160bcea0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5589160bc9e0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589160bcdc0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5589160bc820_0, 0, 3;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x5589160bcea0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5589160bcdc0_0, 0, 4;
T_9.10 ;
T_9.7 ;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x5589160bc740_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5589160bd0e0_0, 0, 1;
    %load/vec4 v0x5589160bcbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %load/vec4 v0x5589160bcea0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_9.13, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589160bcdc0_0, 0, 4;
    %load/vec4 v0x5589160bc740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5589160bc650_0, 0, 8;
    %load/vec4 v0x5589160bc900_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.15, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5589160bc9e0_0, 0, 2;
    %jmp T_9.16;
T_9.15 ;
    %load/vec4 v0x5589160bc900_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5589160bc820_0, 0, 3;
T_9.16 ;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v0x5589160bcea0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5589160bcdc0_0, 0, 4;
T_9.14 ;
T_9.11 ;
    %jmp T_9.4;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589160bd0e0_0, 0, 1;
    %load/vec4 v0x5589160bcbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.17, 8;
    %load/vec4 v0x5589160bcea0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_9.19, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5589160bc9e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589160bd040_0, 0, 1;
    %jmp T_9.20;
T_9.19 ;
    %load/vec4 v0x5589160bcea0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x5589160bcdc0_0, 0, 4;
T_9.20 ;
T_9.17 ;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x558916099010;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5589160bdd00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589160be7c0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x558916099010;
T_11 ;
    %wait E_0x558916057430;
    %load/vec4 v0x5589160beaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x5589160bdd00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5589160be6d0_0;
    %load/vec4 v0x5589160be7c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_11.5, 4;
    %load/vec4 v0x5589160be6d0_0;
    %and;
T_11.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0x5589160bdd00_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5589160bdd00_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x5589160bdd00_0, 0;
T_11.2 ;
T_11.1 ;
    %load/vec4 v0x5589160be6d0_0;
    %assign/vec4 v0x5589160be7c0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55891608e880;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589160bfaa0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x55891608e880;
T_13 ;
    %wait E_0x558916057430;
    %load/vec4 v0x5589160bf910_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %pushi/vec4 65, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5589160bf910_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 65, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5589160bfaa0_0, 0;
T_13.0 ;
    %load/vec4 v0x5589160bf910_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %pushi/vec4 67, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5589160bf910_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %pushi/vec4 67, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5589160bfaa0_0, 0;
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x558916092270;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589160bfe80_0, 0, 1;
T_14.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5589160bfe80_0;
    %inv;
    %store/vec4 v0x5589160bfe80_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0x558916092270;
T_15 ;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x5589160bfda0_0, 0, 5;
    %vpi_call 2 37 "$display", "--- Test Case 1: Trigger Transmission ---" {0 0 0};
    %wait E_0x558916057430;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5589160bfda0_0, 4, 1;
    %wait E_0x558916057430;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5589160bfda0_0, 4, 1;
    %delay 500000, 0;
    %vpi_call 2 45 "$display", "--- Test Case 2: Keep Button Pressed ---" {0 0 0};
    %wait E_0x558916057430;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5589160bfda0_0, 4, 1;
    %delay 1000000, 0;
    %wait E_0x558916057430;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5589160bfda0_0, 4, 1;
    %delay 500000, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x558916092270;
T_16 ;
    %vpi_call 2 63 "$monitor", "Time=%t, clk=%b, btn=%b, led=%b, interconnect=%b", $time, v0x5589160bfe80_0, v0x5589160bfda0_0, v0x5589160c0020_0, v0x5589160bff20_0 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "tmp.v";
