Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu May 14 12:11:37 2020
| Host         : linux running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file arpeggiator_timing_summary_routed.rpt -rpx arpeggiator_timing_summary_routed.rpx
| Design       : arpeggiator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.179      -40.791                     21                  156        0.153        0.000                      0                  156        4.500        0.000                       0                    97  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.179      -40.791                     21                  156        0.153        0.000                      0                  156        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           21  Failing Endpoints,  Worst Slack       -2.179ns,  Total Violation      -40.791ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.179ns  (required time - arrival time)
  Source:                 f_base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.688ns  (logic 5.855ns (50.092%)  route 5.833ns (49.908%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  f_base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  f_base_reg[4]/Q
                         net (fo=27, routed)          0.514     6.244    f_base[4]
    SLICE_X5Y100         LUT3 (Prop_lut3_I0_O)        0.299     6.543 r  clkdiv[12]_i_156/O
                         net (fo=1, routed)           0.626     7.169    clkdiv[12]_i_156_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.573 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.573    clkdiv_reg[12]_i_132_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.896 r  clkdiv_reg[12]_i_114/O[1]
                         net (fo=3, routed)           0.305     8.201    clkdiv_reg[12]_i_114_n_6
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.306     8.507 r  clkdiv[12]_i_101/O
                         net (fo=1, routed)           0.463     8.970    clkdiv[12]_i_101_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.368 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.368    clkdiv_reg[12]_i_76_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.590 r  clkdiv_reg[12]_i_73/O[0]
                         net (fo=6, routed)           0.742    10.332    clkdiv_reg[12]_i_73_n_7
    SLICE_X6Y100         LUT2 (Prop_lut2_I0_O)        0.299    10.631 r  clkdiv[12]_i_152/O
                         net (fo=1, routed)           0.000    10.631    clkdiv[12]_i_152_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.164 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    11.164    clkdiv_reg[12]_i_124_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.383 r  clkdiv_reg[12]_i_93/O[0]
                         net (fo=3, routed)           0.635    12.018    clkdiv_reg[12]_i_93_n_7
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.295    12.313 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    12.313    clkdiv[12]_i_97_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.883 r  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.465    13.348    clkdiv_reg[12]_i_75_n_1
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.313    13.661 f  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.308    13.969    clkdiv[12]_i_72_n_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I3_O)        0.124    14.093 r  clkdiv[12]_i_53/O
                         net (fo=2, routed)           0.413    14.506    clkdiv[12]_i_53_n_0
    SLICE_X4Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.630 r  clkdiv[12]_i_24/O
                         net (fo=1, routed)           0.000    14.630    clkdiv[12]_i_24_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.200 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.567    15.767    clkdiv_reg[12]_i_10_n_1
    SLICE_X4Y106         LUT6 (Prop_lut6_I1_O)        0.313    16.080 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.158    16.238    clkdiv[12]_i_3_n_0
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124    16.362 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.638    17.000    addra
    SLICE_X5Y106         FDRE                                         r  clkdiv_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  clkdiv_reg[10]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y106         FDRE (Setup_fdre_C_R)       -0.429    14.821    clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -17.000    
  -------------------------------------------------------------------
                         slack                                 -2.179    

Slack (VIOLATED) :        -2.179ns  (required time - arrival time)
  Source:                 f_base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.688ns  (logic 5.855ns (50.092%)  route 5.833ns (49.908%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  f_base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  f_base_reg[4]/Q
                         net (fo=27, routed)          0.514     6.244    f_base[4]
    SLICE_X5Y100         LUT3 (Prop_lut3_I0_O)        0.299     6.543 r  clkdiv[12]_i_156/O
                         net (fo=1, routed)           0.626     7.169    clkdiv[12]_i_156_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.573 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.573    clkdiv_reg[12]_i_132_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.896 r  clkdiv_reg[12]_i_114/O[1]
                         net (fo=3, routed)           0.305     8.201    clkdiv_reg[12]_i_114_n_6
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.306     8.507 r  clkdiv[12]_i_101/O
                         net (fo=1, routed)           0.463     8.970    clkdiv[12]_i_101_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.368 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.368    clkdiv_reg[12]_i_76_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.590 r  clkdiv_reg[12]_i_73/O[0]
                         net (fo=6, routed)           0.742    10.332    clkdiv_reg[12]_i_73_n_7
    SLICE_X6Y100         LUT2 (Prop_lut2_I0_O)        0.299    10.631 r  clkdiv[12]_i_152/O
                         net (fo=1, routed)           0.000    10.631    clkdiv[12]_i_152_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.164 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    11.164    clkdiv_reg[12]_i_124_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.383 r  clkdiv_reg[12]_i_93/O[0]
                         net (fo=3, routed)           0.635    12.018    clkdiv_reg[12]_i_93_n_7
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.295    12.313 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    12.313    clkdiv[12]_i_97_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.883 r  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.465    13.348    clkdiv_reg[12]_i_75_n_1
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.313    13.661 f  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.308    13.969    clkdiv[12]_i_72_n_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I3_O)        0.124    14.093 r  clkdiv[12]_i_53/O
                         net (fo=2, routed)           0.413    14.506    clkdiv[12]_i_53_n_0
    SLICE_X4Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.630 r  clkdiv[12]_i_24/O
                         net (fo=1, routed)           0.000    14.630    clkdiv[12]_i_24_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.200 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.567    15.767    clkdiv_reg[12]_i_10_n_1
    SLICE_X4Y106         LUT6 (Prop_lut6_I1_O)        0.313    16.080 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.158    16.238    clkdiv[12]_i_3_n_0
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124    16.362 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.638    17.000    addra
    SLICE_X5Y106         FDRE                                         r  clkdiv_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  clkdiv_reg[11]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y106         FDRE (Setup_fdre_C_R)       -0.429    14.821    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -17.000    
  -------------------------------------------------------------------
                         slack                                 -2.179    

Slack (VIOLATED) :        -2.179ns  (required time - arrival time)
  Source:                 f_base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.688ns  (logic 5.855ns (50.092%)  route 5.833ns (49.908%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  f_base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  f_base_reg[4]/Q
                         net (fo=27, routed)          0.514     6.244    f_base[4]
    SLICE_X5Y100         LUT3 (Prop_lut3_I0_O)        0.299     6.543 r  clkdiv[12]_i_156/O
                         net (fo=1, routed)           0.626     7.169    clkdiv[12]_i_156_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.573 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.573    clkdiv_reg[12]_i_132_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.896 r  clkdiv_reg[12]_i_114/O[1]
                         net (fo=3, routed)           0.305     8.201    clkdiv_reg[12]_i_114_n_6
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.306     8.507 r  clkdiv[12]_i_101/O
                         net (fo=1, routed)           0.463     8.970    clkdiv[12]_i_101_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.368 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.368    clkdiv_reg[12]_i_76_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.590 r  clkdiv_reg[12]_i_73/O[0]
                         net (fo=6, routed)           0.742    10.332    clkdiv_reg[12]_i_73_n_7
    SLICE_X6Y100         LUT2 (Prop_lut2_I0_O)        0.299    10.631 r  clkdiv[12]_i_152/O
                         net (fo=1, routed)           0.000    10.631    clkdiv[12]_i_152_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.164 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    11.164    clkdiv_reg[12]_i_124_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.383 r  clkdiv_reg[12]_i_93/O[0]
                         net (fo=3, routed)           0.635    12.018    clkdiv_reg[12]_i_93_n_7
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.295    12.313 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    12.313    clkdiv[12]_i_97_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.883 r  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.465    13.348    clkdiv_reg[12]_i_75_n_1
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.313    13.661 f  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.308    13.969    clkdiv[12]_i_72_n_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I3_O)        0.124    14.093 r  clkdiv[12]_i_53/O
                         net (fo=2, routed)           0.413    14.506    clkdiv[12]_i_53_n_0
    SLICE_X4Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.630 r  clkdiv[12]_i_24/O
                         net (fo=1, routed)           0.000    14.630    clkdiv[12]_i_24_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.200 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.567    15.767    clkdiv_reg[12]_i_10_n_1
    SLICE_X4Y106         LUT6 (Prop_lut6_I1_O)        0.313    16.080 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.158    16.238    clkdiv[12]_i_3_n_0
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124    16.362 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.638    17.000    addra
    SLICE_X5Y106         FDRE                                         r  clkdiv_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  clkdiv_reg[12]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y106         FDRE (Setup_fdre_C_R)       -0.429    14.821    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -17.000    
  -------------------------------------------------------------------
                         slack                                 -2.179    

Slack (VIOLATED) :        -2.179ns  (required time - arrival time)
  Source:                 f_base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.688ns  (logic 5.855ns (50.092%)  route 5.833ns (49.908%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  f_base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  f_base_reg[4]/Q
                         net (fo=27, routed)          0.514     6.244    f_base[4]
    SLICE_X5Y100         LUT3 (Prop_lut3_I0_O)        0.299     6.543 r  clkdiv[12]_i_156/O
                         net (fo=1, routed)           0.626     7.169    clkdiv[12]_i_156_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.573 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.573    clkdiv_reg[12]_i_132_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.896 r  clkdiv_reg[12]_i_114/O[1]
                         net (fo=3, routed)           0.305     8.201    clkdiv_reg[12]_i_114_n_6
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.306     8.507 r  clkdiv[12]_i_101/O
                         net (fo=1, routed)           0.463     8.970    clkdiv[12]_i_101_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.368 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.368    clkdiv_reg[12]_i_76_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.590 r  clkdiv_reg[12]_i_73/O[0]
                         net (fo=6, routed)           0.742    10.332    clkdiv_reg[12]_i_73_n_7
    SLICE_X6Y100         LUT2 (Prop_lut2_I0_O)        0.299    10.631 r  clkdiv[12]_i_152/O
                         net (fo=1, routed)           0.000    10.631    clkdiv[12]_i_152_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.164 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    11.164    clkdiv_reg[12]_i_124_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.383 r  clkdiv_reg[12]_i_93/O[0]
                         net (fo=3, routed)           0.635    12.018    clkdiv_reg[12]_i_93_n_7
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.295    12.313 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    12.313    clkdiv[12]_i_97_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.883 r  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.465    13.348    clkdiv_reg[12]_i_75_n_1
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.313    13.661 f  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.308    13.969    clkdiv[12]_i_72_n_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I3_O)        0.124    14.093 r  clkdiv[12]_i_53/O
                         net (fo=2, routed)           0.413    14.506    clkdiv[12]_i_53_n_0
    SLICE_X4Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.630 r  clkdiv[12]_i_24/O
                         net (fo=1, routed)           0.000    14.630    clkdiv[12]_i_24_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.200 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.567    15.767    clkdiv_reg[12]_i_10_n_1
    SLICE_X4Y106         LUT6 (Prop_lut6_I1_O)        0.313    16.080 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.158    16.238    clkdiv[12]_i_3_n_0
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124    16.362 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.638    17.000    addra
    SLICE_X5Y106         FDRE                                         r  clkdiv_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y106         FDRE                                         r  clkdiv_reg[9]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y106         FDRE (Setup_fdre_C_R)       -0.429    14.821    clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -17.000    
  -------------------------------------------------------------------
                         slack                                 -2.179    

Slack (VIOLATED) :        -2.140ns  (required time - arrival time)
  Source:                 f_base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.649ns  (logic 5.855ns (50.260%)  route 5.794ns (49.740%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  f_base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  f_base_reg[4]/Q
                         net (fo=27, routed)          0.514     6.244    f_base[4]
    SLICE_X5Y100         LUT3 (Prop_lut3_I0_O)        0.299     6.543 r  clkdiv[12]_i_156/O
                         net (fo=1, routed)           0.626     7.169    clkdiv[12]_i_156_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.573 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.573    clkdiv_reg[12]_i_132_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.896 r  clkdiv_reg[12]_i_114/O[1]
                         net (fo=3, routed)           0.305     8.201    clkdiv_reg[12]_i_114_n_6
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.306     8.507 r  clkdiv[12]_i_101/O
                         net (fo=1, routed)           0.463     8.970    clkdiv[12]_i_101_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.368 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.368    clkdiv_reg[12]_i_76_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.590 r  clkdiv_reg[12]_i_73/O[0]
                         net (fo=6, routed)           0.742    10.332    clkdiv_reg[12]_i_73_n_7
    SLICE_X6Y100         LUT2 (Prop_lut2_I0_O)        0.299    10.631 r  clkdiv[12]_i_152/O
                         net (fo=1, routed)           0.000    10.631    clkdiv[12]_i_152_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.164 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    11.164    clkdiv_reg[12]_i_124_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.383 r  clkdiv_reg[12]_i_93/O[0]
                         net (fo=3, routed)           0.635    12.018    clkdiv_reg[12]_i_93_n_7
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.295    12.313 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    12.313    clkdiv[12]_i_97_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.883 r  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.465    13.348    clkdiv_reg[12]_i_75_n_1
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.313    13.661 f  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.308    13.969    clkdiv[12]_i_72_n_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I3_O)        0.124    14.093 r  clkdiv[12]_i_53/O
                         net (fo=2, routed)           0.413    14.506    clkdiv[12]_i_53_n_0
    SLICE_X4Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.630 r  clkdiv[12]_i_24/O
                         net (fo=1, routed)           0.000    14.630    clkdiv[12]_i_24_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.200 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.567    15.767    clkdiv_reg[12]_i_10_n_1
    SLICE_X4Y106         LUT6 (Prop_lut6_I1_O)        0.313    16.080 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.158    16.238    clkdiv[12]_i_3_n_0
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124    16.362 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.598    16.961    addra
    SLICE_X5Y104         FDRE                                         r  clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  clkdiv_reg[1]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y104         FDRE (Setup_fdre_C_R)       -0.429    14.821    clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -16.961    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.140ns  (required time - arrival time)
  Source:                 f_base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.649ns  (logic 5.855ns (50.260%)  route 5.794ns (49.740%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  f_base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  f_base_reg[4]/Q
                         net (fo=27, routed)          0.514     6.244    f_base[4]
    SLICE_X5Y100         LUT3 (Prop_lut3_I0_O)        0.299     6.543 r  clkdiv[12]_i_156/O
                         net (fo=1, routed)           0.626     7.169    clkdiv[12]_i_156_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.573 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.573    clkdiv_reg[12]_i_132_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.896 r  clkdiv_reg[12]_i_114/O[1]
                         net (fo=3, routed)           0.305     8.201    clkdiv_reg[12]_i_114_n_6
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.306     8.507 r  clkdiv[12]_i_101/O
                         net (fo=1, routed)           0.463     8.970    clkdiv[12]_i_101_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.368 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.368    clkdiv_reg[12]_i_76_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.590 r  clkdiv_reg[12]_i_73/O[0]
                         net (fo=6, routed)           0.742    10.332    clkdiv_reg[12]_i_73_n_7
    SLICE_X6Y100         LUT2 (Prop_lut2_I0_O)        0.299    10.631 r  clkdiv[12]_i_152/O
                         net (fo=1, routed)           0.000    10.631    clkdiv[12]_i_152_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.164 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    11.164    clkdiv_reg[12]_i_124_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.383 r  clkdiv_reg[12]_i_93/O[0]
                         net (fo=3, routed)           0.635    12.018    clkdiv_reg[12]_i_93_n_7
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.295    12.313 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    12.313    clkdiv[12]_i_97_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.883 r  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.465    13.348    clkdiv_reg[12]_i_75_n_1
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.313    13.661 f  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.308    13.969    clkdiv[12]_i_72_n_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I3_O)        0.124    14.093 r  clkdiv[12]_i_53/O
                         net (fo=2, routed)           0.413    14.506    clkdiv[12]_i_53_n_0
    SLICE_X4Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.630 r  clkdiv[12]_i_24/O
                         net (fo=1, routed)           0.000    14.630    clkdiv[12]_i_24_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.200 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.567    15.767    clkdiv_reg[12]_i_10_n_1
    SLICE_X4Y106         LUT6 (Prop_lut6_I1_O)        0.313    16.080 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.158    16.238    clkdiv[12]_i_3_n_0
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124    16.362 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.598    16.961    addra
    SLICE_X5Y104         FDRE                                         r  clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  clkdiv_reg[2]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y104         FDRE (Setup_fdre_C_R)       -0.429    14.821    clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -16.961    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.140ns  (required time - arrival time)
  Source:                 f_base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.649ns  (logic 5.855ns (50.260%)  route 5.794ns (49.740%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  f_base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  f_base_reg[4]/Q
                         net (fo=27, routed)          0.514     6.244    f_base[4]
    SLICE_X5Y100         LUT3 (Prop_lut3_I0_O)        0.299     6.543 r  clkdiv[12]_i_156/O
                         net (fo=1, routed)           0.626     7.169    clkdiv[12]_i_156_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.573 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.573    clkdiv_reg[12]_i_132_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.896 r  clkdiv_reg[12]_i_114/O[1]
                         net (fo=3, routed)           0.305     8.201    clkdiv_reg[12]_i_114_n_6
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.306     8.507 r  clkdiv[12]_i_101/O
                         net (fo=1, routed)           0.463     8.970    clkdiv[12]_i_101_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.368 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.368    clkdiv_reg[12]_i_76_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.590 r  clkdiv_reg[12]_i_73/O[0]
                         net (fo=6, routed)           0.742    10.332    clkdiv_reg[12]_i_73_n_7
    SLICE_X6Y100         LUT2 (Prop_lut2_I0_O)        0.299    10.631 r  clkdiv[12]_i_152/O
                         net (fo=1, routed)           0.000    10.631    clkdiv[12]_i_152_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.164 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    11.164    clkdiv_reg[12]_i_124_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.383 r  clkdiv_reg[12]_i_93/O[0]
                         net (fo=3, routed)           0.635    12.018    clkdiv_reg[12]_i_93_n_7
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.295    12.313 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    12.313    clkdiv[12]_i_97_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.883 r  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.465    13.348    clkdiv_reg[12]_i_75_n_1
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.313    13.661 f  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.308    13.969    clkdiv[12]_i_72_n_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I3_O)        0.124    14.093 r  clkdiv[12]_i_53/O
                         net (fo=2, routed)           0.413    14.506    clkdiv[12]_i_53_n_0
    SLICE_X4Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.630 r  clkdiv[12]_i_24/O
                         net (fo=1, routed)           0.000    14.630    clkdiv[12]_i_24_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.200 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.567    15.767    clkdiv_reg[12]_i_10_n_1
    SLICE_X4Y106         LUT6 (Prop_lut6_I1_O)        0.313    16.080 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.158    16.238    clkdiv[12]_i_3_n_0
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124    16.362 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.598    16.961    addra
    SLICE_X5Y104         FDRE                                         r  clkdiv_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  clkdiv_reg[3]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y104         FDRE (Setup_fdre_C_R)       -0.429    14.821    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -16.961    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.140ns  (required time - arrival time)
  Source:                 f_base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.649ns  (logic 5.855ns (50.260%)  route 5.794ns (49.740%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  f_base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  f_base_reg[4]/Q
                         net (fo=27, routed)          0.514     6.244    f_base[4]
    SLICE_X5Y100         LUT3 (Prop_lut3_I0_O)        0.299     6.543 r  clkdiv[12]_i_156/O
                         net (fo=1, routed)           0.626     7.169    clkdiv[12]_i_156_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.573 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.573    clkdiv_reg[12]_i_132_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.896 r  clkdiv_reg[12]_i_114/O[1]
                         net (fo=3, routed)           0.305     8.201    clkdiv_reg[12]_i_114_n_6
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.306     8.507 r  clkdiv[12]_i_101/O
                         net (fo=1, routed)           0.463     8.970    clkdiv[12]_i_101_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.368 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.368    clkdiv_reg[12]_i_76_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.590 r  clkdiv_reg[12]_i_73/O[0]
                         net (fo=6, routed)           0.742    10.332    clkdiv_reg[12]_i_73_n_7
    SLICE_X6Y100         LUT2 (Prop_lut2_I0_O)        0.299    10.631 r  clkdiv[12]_i_152/O
                         net (fo=1, routed)           0.000    10.631    clkdiv[12]_i_152_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.164 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    11.164    clkdiv_reg[12]_i_124_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.383 r  clkdiv_reg[12]_i_93/O[0]
                         net (fo=3, routed)           0.635    12.018    clkdiv_reg[12]_i_93_n_7
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.295    12.313 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    12.313    clkdiv[12]_i_97_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.883 r  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.465    13.348    clkdiv_reg[12]_i_75_n_1
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.313    13.661 f  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.308    13.969    clkdiv[12]_i_72_n_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I3_O)        0.124    14.093 r  clkdiv[12]_i_53/O
                         net (fo=2, routed)           0.413    14.506    clkdiv[12]_i_53_n_0
    SLICE_X4Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.630 r  clkdiv[12]_i_24/O
                         net (fo=1, routed)           0.000    14.630    clkdiv[12]_i_24_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.200 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.567    15.767    clkdiv_reg[12]_i_10_n_1
    SLICE_X4Y106         LUT6 (Prop_lut6_I1_O)        0.313    16.080 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.158    16.238    clkdiv[12]_i_3_n_0
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124    16.362 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.598    16.961    addra
    SLICE_X5Y104         FDRE                                         r  clkdiv_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  clkdiv_reg[4]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y104         FDRE (Setup_fdre_C_R)       -0.429    14.821    clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -16.961    
  -------------------------------------------------------------------
                         slack                                 -2.140    

Slack (VIOLATED) :        -2.091ns  (required time - arrival time)
  Source:                 f_base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.600ns  (logic 5.855ns (50.473%)  route 5.745ns (49.527%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  f_base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  f_base_reg[4]/Q
                         net (fo=27, routed)          0.514     6.244    f_base[4]
    SLICE_X5Y100         LUT3 (Prop_lut3_I0_O)        0.299     6.543 r  clkdiv[12]_i_156/O
                         net (fo=1, routed)           0.626     7.169    clkdiv[12]_i_156_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.573 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.573    clkdiv_reg[12]_i_132_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.896 r  clkdiv_reg[12]_i_114/O[1]
                         net (fo=3, routed)           0.305     8.201    clkdiv_reg[12]_i_114_n_6
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.306     8.507 r  clkdiv[12]_i_101/O
                         net (fo=1, routed)           0.463     8.970    clkdiv[12]_i_101_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.368 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.368    clkdiv_reg[12]_i_76_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.590 r  clkdiv_reg[12]_i_73/O[0]
                         net (fo=6, routed)           0.742    10.332    clkdiv_reg[12]_i_73_n_7
    SLICE_X6Y100         LUT2 (Prop_lut2_I0_O)        0.299    10.631 r  clkdiv[12]_i_152/O
                         net (fo=1, routed)           0.000    10.631    clkdiv[12]_i_152_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.164 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    11.164    clkdiv_reg[12]_i_124_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.383 r  clkdiv_reg[12]_i_93/O[0]
                         net (fo=3, routed)           0.635    12.018    clkdiv_reg[12]_i_93_n_7
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.295    12.313 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    12.313    clkdiv[12]_i_97_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.883 r  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.465    13.348    clkdiv_reg[12]_i_75_n_1
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.313    13.661 f  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.308    13.969    clkdiv[12]_i_72_n_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I3_O)        0.124    14.093 r  clkdiv[12]_i_53/O
                         net (fo=2, routed)           0.413    14.506    clkdiv[12]_i_53_n_0
    SLICE_X4Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.630 r  clkdiv[12]_i_24/O
                         net (fo=1, routed)           0.000    14.630    clkdiv[12]_i_24_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.200 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.567    15.767    clkdiv_reg[12]_i_10_n_1
    SLICE_X4Y106         LUT6 (Prop_lut6_I1_O)        0.313    16.080 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.158    16.238    clkdiv[12]_i_3_n_0
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124    16.362 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.549    16.912    addra
    SLICE_X5Y105         FDRE                                         r  clkdiv_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  clkdiv_reg[5]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y105         FDRE (Setup_fdre_C_R)       -0.429    14.821    clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -16.912    
  -------------------------------------------------------------------
                         slack                                 -2.091    

Slack (VIOLATED) :        -2.091ns  (required time - arrival time)
  Source:                 f_base_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.600ns  (logic 5.855ns (50.473%)  route 5.745ns (49.527%))
  Logic Levels:           17  (CARRY4=8 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  f_base_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  f_base_reg[4]/Q
                         net (fo=27, routed)          0.514     6.244    f_base[4]
    SLICE_X5Y100         LUT3 (Prop_lut3_I0_O)        0.299     6.543 r  clkdiv[12]_i_156/O
                         net (fo=1, routed)           0.626     7.169    clkdiv[12]_i_156_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.573 r  clkdiv_reg[12]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.573    clkdiv_reg[12]_i_132_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.896 r  clkdiv_reg[12]_i_114/O[1]
                         net (fo=3, routed)           0.305     8.201    clkdiv_reg[12]_i_114_n_6
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.306     8.507 r  clkdiv[12]_i_101/O
                         net (fo=1, routed)           0.463     8.970    clkdiv[12]_i_101_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.368 r  clkdiv_reg[12]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.368    clkdiv_reg[12]_i_76_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.590 r  clkdiv_reg[12]_i_73/O[0]
                         net (fo=6, routed)           0.742    10.332    clkdiv_reg[12]_i_73_n_7
    SLICE_X6Y100         LUT2 (Prop_lut2_I0_O)        0.299    10.631 r  clkdiv[12]_i_152/O
                         net (fo=1, routed)           0.000    10.631    clkdiv[12]_i_152_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.164 r  clkdiv_reg[12]_i_124/CO[3]
                         net (fo=1, routed)           0.000    11.164    clkdiv_reg[12]_i_124_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.383 r  clkdiv_reg[12]_i_93/O[0]
                         net (fo=3, routed)           0.635    12.018    clkdiv_reg[12]_i_93_n_7
    SLICE_X7Y101         LUT4 (Prop_lut4_I1_O)        0.295    12.313 r  clkdiv[12]_i_97/O
                         net (fo=1, routed)           0.000    12.313    clkdiv[12]_i_97_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    12.883 r  clkdiv_reg[12]_i_75/CO[2]
                         net (fo=6, routed)           0.465    13.348    clkdiv_reg[12]_i_75_n_1
    SLICE_X5Y103         LUT6 (Prop_lut6_I3_O)        0.313    13.661 f  clkdiv[12]_i_72/O
                         net (fo=4, routed)           0.308    13.969    clkdiv[12]_i_72_n_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I3_O)        0.124    14.093 r  clkdiv[12]_i_53/O
                         net (fo=2, routed)           0.413    14.506    clkdiv[12]_i_53_n_0
    SLICE_X4Y103         LUT3 (Prop_lut3_I1_O)        0.124    14.630 r  clkdiv[12]_i_24/O
                         net (fo=1, routed)           0.000    14.630    clkdiv[12]_i_24_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    15.200 r  clkdiv_reg[12]_i_10/CO[2]
                         net (fo=1, routed)           0.567    15.767    clkdiv_reg[12]_i_10_n_1
    SLICE_X4Y106         LUT6 (Prop_lut6_I1_O)        0.313    16.080 r  clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.158    16.238    clkdiv[12]_i_3_n_0
    SLICE_X4Y106         LUT5 (Prop_lut5_I0_O)        0.124    16.362 r  clkdiv[12]_i_1/O
                         net (fo=21, routed)          0.549    16.912    addra
    SLICE_X5Y105         FDRE                                         r  clkdiv_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.587    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y105         FDRE                                         r  clkdiv_reg[6]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y105         FDRE (Setup_fdre_C_R)       -0.429    14.821    clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -16.912    
  -------------------------------------------------------------------
                         slack                                 -2.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pwm_mod/PWM_ramp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/PWM_ramp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.594     1.513    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y112         FDRE                                         r  pwm_mod/PWM_ramp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  pwm_mod/PWM_ramp_reg[7]/Q
                         net (fo=7, routed)           0.101     1.755    pwm_mod/PWM_ramp_reg__0[7]
    SLICE_X6Y112         LUT6 (Prop_lut6_I5_O)        0.045     1.800 r  pwm_mod/PWM_ramp[10]_i_1/O
                         net (fo=1, routed)           0.000     1.800    pwm_mod/p_0_in__0[10]
    SLICE_X6Y112         FDRE                                         r  pwm_mod/PWM_ramp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.863     2.029    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y112         FDRE                                         r  pwm_mod/PWM_ramp_reg[10]/C
                         clock pessimism             -0.502     1.526    
    SLICE_X6Y112         FDRE (Hold_fdre_C_D)         0.121     1.647    pwm_mod/PWM_ramp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 PWM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/new_pwm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  PWM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  PWM_reg[7]/Q
                         net (fo=1, routed)           0.059     1.703    pwm_mod/Q[7]
    SLICE_X6Y109         FDRE                                         r  pwm_mod/new_pwm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.032    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  pwm_mod/new_pwm_reg[7]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.010     1.538    pwm_mod/new_pwm_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 PWM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/new_pwm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.328%)  route 0.059ns (28.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  PWM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.148     1.662 r  PWM_reg[6]/Q
                         net (fo=1, routed)           0.059     1.722    pwm_mod/Q[6]
    SLICE_X7Y110         FDRE                                         r  pwm_mod/new_pwm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.031    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  pwm_mod/new_pwm_reg[6]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X7Y110         FDRE (Hold_fdre_C_D)         0.018     1.545    pwm_mod/new_pwm_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 PWM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/new_pwm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.500%)  route 0.059ns (28.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  PWM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.148     1.662 r  PWM_reg[2]/Q
                         net (fo=1, routed)           0.059     1.721    pwm_mod/Q[2]
    SLICE_X7Y110         FDRE                                         r  pwm_mod/new_pwm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.031    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  pwm_mod/new_pwm_reg[2]/C
                         clock pessimism             -0.503     1.527    
    SLICE_X7Y110         FDRE (Hold_fdre_C_D)         0.017     1.544    pwm_mod/new_pwm_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 PWM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/new_pwm_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  PWM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  PWM_reg[3]/Q
                         net (fo=1, routed)           0.116     1.773    pwm_mod/Q[3]
    SLICE_X6Y109         FDRE                                         r  pwm_mod/new_pwm_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.032    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  pwm_mod/new_pwm_reg[3]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.059     1.587    pwm_mod/new_pwm_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 PWM_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/new_pwm_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.595     1.514    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  PWM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  PWM_reg[8]/Q
                         net (fo=1, routed)           0.110     1.788    pwm_mod/Q[8]
    SLICE_X6Y111         FDRE                                         r  pwm_mod/new_pwm_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.031    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y111         FDRE                                         r  pwm_mod/new_pwm_reg[8]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X6Y111         FDRE (Hold_fdre_C_D)         0.052     1.582    pwm_mod/new_pwm_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 note_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            note_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.015%)  route 0.105ns (29.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  note_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.148     1.665 r  note_reg[1]/Q
                         net (fo=4, routed)           0.105     1.771    LED_OBUF[1]
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.098     1.869 r  note[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    note[2]_i_1_n_0
    SLICE_X2Y105         FDRE                                         r  note_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.871     2.036    CLK100MHZ_IBUF_BUFG
    SLICE_X2Y105         FDRE                                         r  note_reg[2]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.121     1.638    note_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 phase_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addra_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.468%)  route 0.162ns (46.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  phase_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  phase_reg[0]/Q
                         net (fo=9, routed)           0.162     1.819    phase_reg_n_0_[0]
    SLICE_X7Y106         LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  addra[4]_i_1/O
                         net (fo=1, routed)           0.000     1.864    addra[4]_i_1_n_0
    SLICE_X7Y106         FDRE                                         r  addra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.867     2.033    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y106         FDRE                                         r  addra_reg[4]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X7Y106         FDRE (Hold_fdre_C_D)         0.092     1.624    addra_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 PWM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/new_pwm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.596     1.515    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  PWM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  PWM_reg[5]/Q
                         net (fo=1, routed)           0.176     1.833    pwm_mod/Q[5]
    SLICE_X6Y109         FDRE                                         r  pwm_mod/new_pwm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.032    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  pwm_mod/new_pwm_reg[5]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.063     1.591    pwm_mod/new_pwm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 pwm_mod/PWM_ramp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_mod/PWM_ramp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.623%)  route 0.155ns (45.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.596     1.515    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  pwm_mod/PWM_ramp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  pwm_mod/PWM_ramp_reg[3]/Q
                         net (fo=7, routed)           0.155     1.811    pwm_mod/PWM_ramp_reg__0[3]
    SLICE_X7Y109         LUT6 (Prop_lut6_I1_O)        0.045     1.856 r  pwm_mod/PWM_ramp[5]_i_1/O
                         net (fo=1, routed)           0.000     1.856    pwm_mod/p_0_in__0[5]
    SLICE_X7Y109         FDRE                                         r  pwm_mod/PWM_ramp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.866     2.032    pwm_mod/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  pwm_mod/PWM_ramp_reg[5]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X7Y109         FDRE (Hold_fdre_C_D)         0.092     1.607    pwm_mod/PWM_ramp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y44    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y44    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y110    PWM_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y110    PWM_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y110    PWM_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y110    PWM_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y109    PWM_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y109    PWM_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y109    PWM_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107    note_switch_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107    note_switch_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107    note_switch_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y107    note_switch_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108    note_switch_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108    note_switch_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108    note_switch_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108    note_switch_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y111    pwm_mod/PWM_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y100    f_base_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y112    pwm_mod/PWM_ramp_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y112    pwm_mod/PWM_ramp_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y112    pwm_mod/PWM_ramp_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y112    pwm_mod/PWM_ramp_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y112    pwm_mod/PWM_ramp_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y112    pwm_mod/PWM_ramp_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y112    pwm_mod/PWM_ramp_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y110    PWM_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y110    PWM_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y110    PWM_reg[10]/C



