Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Mar 28 15:18:01 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/mul_fixed_top_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             13.637ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        36.388ns  (logic 12.905ns (35.465%)  route 23.483ns (64.535%))
  Logic Levels:           43  (CARRY4=22 LUT2=3 LUT3=9 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X62Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/Q
                         net (fo=131, routed)         4.895     6.386    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U37/dout__237_0[5]
    SLICE_X31Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.510 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U37/dout__204_i_2__8/O
                         net (fo=1, routed)           0.471     6.981    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__249_i_3__8_0[2]
    SLICE_X31Y1          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.419 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__204/O[3]
                         net (fo=2, routed)           0.991     8.410    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__204_n_4
    SLICE_X29Y1          LUT2 (Prop_lut2_I1_O)        0.334     8.744 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_4__8/O
                         net (fo=2, routed)           0.322     9.066    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_4__8_n_0
    SLICE_X28Y2          LUT3 (Prop_lut3_I2_O)        0.326     9.392 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_8__8/O
                         net (fo=1, routed)           0.000     9.392    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_8__8_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.639 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250/O[0]
                         net (fo=2, routed)           0.949    10.588    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_n_7
    SLICE_X25Y2          LUT2 (Prop_lut2_I0_O)        0.327    10.915 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_3__8/O
                         net (fo=2, routed)           0.658    11.573    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_3__8_n_0
    SLICE_X24Y2          LUT3 (Prop_lut3_I2_O)        0.332    11.905 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_7__8/O
                         net (fo=1, routed)           0.000    11.905    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_7__8_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.485 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259/O[2]
                         net (fo=1, routed)           0.890    13.376    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_876
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550    13.926 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_5/O[2]
                         net (fo=1, routed)           0.566    14.491    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__2_0[2]
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.302    14.793 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_1__32/O
                         net (fo=1, routed)           0.000    14.793    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_1__32_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.169 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.169    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.388 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__2/O[0]
                         net (fo=2, routed)           0.749    16.137    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_81_reg_6313_reg[11]_i_98_0[0]
    SLICE_X17Y7          LUT3 (Prop_lut3_I1_O)        0.295    16.432 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_16/O
                         net (fo=2, routed)           0.674    17.106    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_16_n_0
    SLICE_X16Y9          LUT4 (Prop_lut4_I3_O)        0.124    17.230 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_20/O
                         net (fo=1, routed)           0.000    17.230    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_20_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222_reg[31]_i_10/O[2]
                         net (fo=2, routed)           1.903    19.711    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31][2]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.301    20.012 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_2/O
                         net (fo=2, routed)           0.460    20.472    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_2_n_0
    SLICE_X38Y15         LUT4 (Prop_lut4_I0_O)        0.124    20.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_6/O
                         net (fo=1, routed)           0.000    20.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_6_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.972 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.972    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31]_i_1_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.295 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_81_reg_6313_reg[11]_i_50/O[1]
                         net (fo=4, routed)           1.607    22.901    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313_reg[11]_i_24_0[1]
    SLICE_X19Y5          LUT3 (Prop_lut3_I2_O)        0.306    23.207 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_38/O
                         net (fo=2, routed)           0.440    23.647    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_38_n_0
    SLICE_X19Y7          LUT4 (Prop_lut4_I0_O)        0.124    23.771 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_41/O
                         net (fo=1, routed)           0.000    23.771    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_41_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    24.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313_reg[11]_i_24/O[2]
                         net (fo=3, routed)           0.611    24.630    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_2704
    SLICE_X18Y5          LUT3 (Prop_lut3_I1_O)        0.302    24.932 r  bd_0_i/hls_inst/inst/add_ln1236_81_reg_6313[7]_i_22/O
                         net (fo=3, routed)           0.863    25.796    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13_0
    SLICE_X18Y5          LUT5 (Prop_lut5_I1_O)        0.124    25.920 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_15/O
                         net (fo=2, routed)           0.757    26.677    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_15_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.062 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.062    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.176 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.176    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[11]_i_13_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.510 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[15]_i_13/O[1]
                         net (fo=3, routed)           1.326    28.836    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/zext_ln1236_27_fu_1889_p1[8]
    SLICE_X27Y12         LUT3 (Prop_lut3_I1_O)        0.303    29.139 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_11/O
                         net (fo=2, routed)           0.815    29.954    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_11_n_0
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.154    30.108 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_3/O
                         net (fo=2, routed)           0.501    30.609    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_3_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.327    30.936 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_7/O
                         net (fo=1, routed)           0.000    30.936    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_7_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.334 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.334    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[11]_i_1_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.448    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[15]_i_1_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.562    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[19]_i_1_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    31.797 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[23]_i_1/O[0]
                         net (fo=3, routed)           1.025    32.822    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_14_0[20]
    SLICE_X41Y16         LUT3 (Prop_lut3_I2_O)        0.299    33.121 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_68/O
                         net (fo=2, routed)           0.580    33.701    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_68_n_0
    SLICE_X36Y16         LUT4 (Prop_lut4_I3_O)        0.124    33.825 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_72/O
                         net (fo=1, routed)           0.000    33.825    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_72_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.358 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.358    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.681 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_26/O[1]
                         net (fo=2, routed)           0.840    35.521    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5_0[1]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.306    35.827 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_19/O
                         net (fo=2, routed)           0.590    36.417    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_19_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.124    36.541 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_23/O
                         net (fo=1, routed)           0.000    36.541    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_23_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.921 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.921    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.038 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.038    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_2_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.361 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000    37.361    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/l1_11_fu_2117_p2[33]
    SLICE_X30Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X30Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[1]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[1]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -37.361    
  -------------------------------------------------------------------
                         slack                                 13.637    

Slack (MET) :             13.721ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        36.304ns  (logic 12.821ns (35.316%)  route 23.483ns (64.684%))
  Logic Levels:           43  (CARRY4=22 LUT2=3 LUT3=9 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X62Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/Q
                         net (fo=131, routed)         4.895     6.386    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U37/dout__237_0[5]
    SLICE_X31Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.510 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U37/dout__204_i_2__8/O
                         net (fo=1, routed)           0.471     6.981    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__249_i_3__8_0[2]
    SLICE_X31Y1          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.419 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__204/O[3]
                         net (fo=2, routed)           0.991     8.410    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__204_n_4
    SLICE_X29Y1          LUT2 (Prop_lut2_I1_O)        0.334     8.744 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_4__8/O
                         net (fo=2, routed)           0.322     9.066    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_4__8_n_0
    SLICE_X28Y2          LUT3 (Prop_lut3_I2_O)        0.326     9.392 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_8__8/O
                         net (fo=1, routed)           0.000     9.392    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_8__8_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.639 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250/O[0]
                         net (fo=2, routed)           0.949    10.588    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_n_7
    SLICE_X25Y2          LUT2 (Prop_lut2_I0_O)        0.327    10.915 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_3__8/O
                         net (fo=2, routed)           0.658    11.573    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_3__8_n_0
    SLICE_X24Y2          LUT3 (Prop_lut3_I2_O)        0.332    11.905 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_7__8/O
                         net (fo=1, routed)           0.000    11.905    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_7__8_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.485 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259/O[2]
                         net (fo=1, routed)           0.890    13.376    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_876
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550    13.926 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_5/O[2]
                         net (fo=1, routed)           0.566    14.491    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__2_0[2]
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.302    14.793 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_1__32/O
                         net (fo=1, routed)           0.000    14.793    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_1__32_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.169 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.169    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.388 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__2/O[0]
                         net (fo=2, routed)           0.749    16.137    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_81_reg_6313_reg[11]_i_98_0[0]
    SLICE_X17Y7          LUT3 (Prop_lut3_I1_O)        0.295    16.432 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_16/O
                         net (fo=2, routed)           0.674    17.106    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_16_n_0
    SLICE_X16Y9          LUT4 (Prop_lut4_I3_O)        0.124    17.230 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_20/O
                         net (fo=1, routed)           0.000    17.230    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_20_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222_reg[31]_i_10/O[2]
                         net (fo=2, routed)           1.903    19.711    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31][2]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.301    20.012 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_2/O
                         net (fo=2, routed)           0.460    20.472    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_2_n_0
    SLICE_X38Y15         LUT4 (Prop_lut4_I0_O)        0.124    20.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_6/O
                         net (fo=1, routed)           0.000    20.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_6_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.972 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.972    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31]_i_1_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.295 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_81_reg_6313_reg[11]_i_50/O[1]
                         net (fo=4, routed)           1.607    22.901    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313_reg[11]_i_24_0[1]
    SLICE_X19Y5          LUT3 (Prop_lut3_I2_O)        0.306    23.207 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_38/O
                         net (fo=2, routed)           0.440    23.647    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_38_n_0
    SLICE_X19Y7          LUT4 (Prop_lut4_I0_O)        0.124    23.771 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_41/O
                         net (fo=1, routed)           0.000    23.771    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_41_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    24.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313_reg[11]_i_24/O[2]
                         net (fo=3, routed)           0.611    24.630    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_2704
    SLICE_X18Y5          LUT3 (Prop_lut3_I1_O)        0.302    24.932 r  bd_0_i/hls_inst/inst/add_ln1236_81_reg_6313[7]_i_22/O
                         net (fo=3, routed)           0.863    25.796    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13_0
    SLICE_X18Y5          LUT5 (Prop_lut5_I1_O)        0.124    25.920 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_15/O
                         net (fo=2, routed)           0.757    26.677    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_15_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.062 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.062    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.176 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.176    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[11]_i_13_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.510 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[15]_i_13/O[1]
                         net (fo=3, routed)           1.326    28.836    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/zext_ln1236_27_fu_1889_p1[8]
    SLICE_X27Y12         LUT3 (Prop_lut3_I1_O)        0.303    29.139 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_11/O
                         net (fo=2, routed)           0.815    29.954    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_11_n_0
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.154    30.108 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_3/O
                         net (fo=2, routed)           0.501    30.609    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_3_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.327    30.936 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_7/O
                         net (fo=1, routed)           0.000    30.936    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_7_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.334 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.334    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[11]_i_1_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.448    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[15]_i_1_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.562    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[19]_i_1_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    31.797 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[23]_i_1/O[0]
                         net (fo=3, routed)           1.025    32.822    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_14_0[20]
    SLICE_X41Y16         LUT3 (Prop_lut3_I2_O)        0.299    33.121 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_68/O
                         net (fo=2, routed)           0.580    33.701    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_68_n_0
    SLICE_X36Y16         LUT4 (Prop_lut4_I3_O)        0.124    33.825 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_72/O
                         net (fo=1, routed)           0.000    33.825    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_72_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.358 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.358    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.681 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_26/O[1]
                         net (fo=2, routed)           0.840    35.521    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5_0[1]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.306    35.827 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_19/O
                         net (fo=2, routed)           0.590    36.417    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_19_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.124    36.541 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_23/O
                         net (fo=1, routed)           0.000    36.541    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_23_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.921 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.921    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.038 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.038    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_2_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.277 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.000    37.277    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/l1_11_fu_2117_p2[34]
    SLICE_X30Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X30Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[2]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[2]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -37.277    
  -------------------------------------------------------------------
                         slack                                 13.721    

Slack (MET) :             13.741ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        36.284ns  (logic 12.801ns (35.280%)  route 23.483ns (64.720%))
  Logic Levels:           43  (CARRY4=22 LUT2=3 LUT3=9 LUT4=5 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X62Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y57         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_11_reg_6075_reg[22]/Q
                         net (fo=131, routed)         4.895     6.386    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U37/dout__237_0[5]
    SLICE_X31Y0          LUT6 (Prop_lut6_I2_O)        0.124     6.510 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U37/dout__204_i_2__8/O
                         net (fo=1, routed)           0.471     6.981    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__249_i_3__8_0[2]
    SLICE_X31Y1          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     7.419 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__204/O[3]
                         net (fo=2, routed)           0.991     8.410    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__204_n_4
    SLICE_X29Y1          LUT2 (Prop_lut2_I1_O)        0.334     8.744 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_4__8/O
                         net (fo=2, routed)           0.322     9.066    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_4__8_n_0
    SLICE_X28Y2          LUT3 (Prop_lut3_I2_O)        0.326     9.392 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_8__8/O
                         net (fo=1, routed)           0.000     9.392    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_i_8__8_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.639 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250/O[0]
                         net (fo=2, routed)           0.949    10.588    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__250_n_7
    SLICE_X25Y2          LUT2 (Prop_lut2_I0_O)        0.327    10.915 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_3__8/O
                         net (fo=2, routed)           0.658    11.573    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_3__8_n_0
    SLICE_X24Y2          LUT3 (Prop_lut3_I2_O)        0.332    11.905 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_7__8/O
                         net (fo=1, routed)           0.000    11.905    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259_i_7__8_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.485 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout__259/O[2]
                         net (fo=1, routed)           0.890    13.376    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_876
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.550    13.926 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_5/O[2]
                         net (fo=1, routed)           0.566    14.491    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__2_0[2]
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.302    14.793 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_1__32/O
                         net (fo=1, routed)           0.000    14.793    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_i_1__32_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.169 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1/CO[3]
                         net (fo=1, routed)           0.000    15.169    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.388 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/dout_carry__2/O[0]
                         net (fo=2, routed)           0.749    16.137    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_81_reg_6313_reg[11]_i_98_0[0]
    SLICE_X17Y7          LUT3 (Prop_lut3_I1_O)        0.295    16.432 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_16/O
                         net (fo=2, routed)           0.674    17.106    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_16_n_0
    SLICE_X16Y9          LUT4 (Prop_lut4_I3_O)        0.124    17.230 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_20/O
                         net (fo=1, routed)           0.000    17.230    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222[31]_i_20_n_0
    SLICE_X16Y9          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    17.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U18/add_ln1236_60_reg_6222_reg[31]_i_10/O[2]
                         net (fo=2, routed)           1.903    19.711    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31][2]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.301    20.012 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_2/O
                         net (fo=2, routed)           0.460    20.472    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_2_n_0
    SLICE_X38Y15         LUT4 (Prop_lut4_I0_O)        0.124    20.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_6/O
                         net (fo=1, routed)           0.000    20.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222[31]_i_6_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.972 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.972    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_60_reg_6222_reg[31]_i_1_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.295 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U21/add_ln1236_81_reg_6313_reg[11]_i_50/O[1]
                         net (fo=4, routed)           1.607    22.901    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313_reg[11]_i_24_0[1]
    SLICE_X19Y5          LUT3 (Prop_lut3_I2_O)        0.306    23.207 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_38/O
                         net (fo=2, routed)           0.440    23.647    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_38_n_0
    SLICE_X19Y7          LUT4 (Prop_lut4_I0_O)        0.124    23.771 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_41/O
                         net (fo=1, routed)           0.000    23.771    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313[11]_i_41_n_0
    SLICE_X19Y7          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    24.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U22/add_ln1236_81_reg_6313_reg[11]_i_24/O[2]
                         net (fo=3, routed)           0.611    24.630    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_2704
    SLICE_X18Y5          LUT3 (Prop_lut3_I1_O)        0.302    24.932 r  bd_0_i/hls_inst/inst/add_ln1236_81_reg_6313[7]_i_22/O
                         net (fo=3, routed)           0.863    25.796    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13_0
    SLICE_X18Y5          LUT5 (Prop_lut5_I1_O)        0.124    25.920 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_15/O
                         net (fo=2, routed)           0.757    26.677    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313[7]_i_15_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.062 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.062    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[7]_i_13_n_0
    SLICE_X17Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.176 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.176    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[11]_i_13_n_0
    SLICE_X17Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.510 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U20/add_ln1236_81_reg_6313_reg[15]_i_13/O[1]
                         net (fo=3, routed)           1.326    28.836    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/zext_ln1236_27_fu_1889_p1[8]
    SLICE_X27Y12         LUT3 (Prop_lut3_I1_O)        0.303    29.139 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_11/O
                         net (fo=2, routed)           0.815    29.954    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_11_n_0
    SLICE_X29Y12         LUT5 (Prop_lut5_I1_O)        0.154    30.108 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_3/O
                         net (fo=2, routed)           0.501    30.609    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_3_n_0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.327    30.936 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_7/O
                         net (fo=1, routed)           0.000    30.936    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313[11]_i_7_n_0
    SLICE_X28Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.334 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.334    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[11]_i_1_n_0
    SLICE_X28Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.448 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.448    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[15]_i_1_n_0
    SLICE_X28Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.562 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.562    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[19]_i_1_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    31.797 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U28/add_ln1236_81_reg_6313_reg[23]_i_1/O[0]
                         net (fo=3, routed)           1.025    32.822    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_14_0[20]
    SLICE_X41Y16         LUT3 (Prop_lut3_I2_O)        0.299    33.121 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_68/O
                         net (fo=2, routed)           0.580    33.701    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_68_n_0
    SLICE_X36Y16         LUT4 (Prop_lut4_I3_O)        0.124    33.825 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_72/O
                         net (fo=1, routed)           0.000    33.825    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297[2]_i_72_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.358 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.358    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.681 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U29/tmp_16_reg_6297_reg[2]_i_26/O[1]
                         net (fo=2, routed)           0.840    35.521    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5_0[1]
    SLICE_X29Y18         LUT3 (Prop_lut3_I0_O)        0.306    35.827 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_19/O
                         net (fo=2, routed)           0.590    36.417    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_19_n_0
    SLICE_X30Y18         LUT4 (Prop_lut4_I3_O)        0.124    36.541 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_23/O
                         net (fo=1, routed)           0.000    36.541    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297[2]_i_23_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.921 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.921    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_5_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.038 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.038    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_2_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.257 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U24/tmp_16_reg_6297_reg[2]_i_1/O[0]
                         net (fo=1, routed)           0.000    37.257    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/l1_11_fu_2117_p2[32]
    SLICE_X30Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X30Y20         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[0]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X30Y20         FDRE (Setup_fdre_C_D)        0.109    50.998    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/tmp_16_reg_6297_reg[0]
  -------------------------------------------------------------------
                         required time                         50.998    
                         arrival time                         -37.257    
  -------------------------------------------------------------------
                         slack                                 13.741    

Slack (MET) :             15.328ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        34.650ns  (logic 11.822ns (34.118%)  route 22.828ns (65.882%))
  Logic Levels:           38  (CARRY4=25 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/ap_clk
    SLICE_X73Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/Q
                         net (fo=180, routed)         7.177     8.606    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/mul_32ns_25s_57_1_1_U47/dout__2[8]
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.730 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_2__14/O
                         net (fo=2, routed)           0.676     9.406    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/tmp_6_reg_6012_reg[22]_rep_1[2]
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.530 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_6__14/O
                         net (fo=1, routed)           0.000     9.530    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__251_i_3__14_1[2]
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.910 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206/CO[3]
                         net (fo=1, routed)           0.000     9.910    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.225 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207/O[3]
                         net (fo=2, routed)           1.097    11.322    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207_n_4
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.332    11.654 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14/O
                         net (fo=2, routed)           0.822    12.476    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I3_O)        0.332    12.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14/O
                         net (fo=1, routed)           0.000    12.808    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.355 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253/O[2]
                         net (fo=2, routed)           0.582    13.937    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_n_5
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.331    14.268 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14/O
                         net (fo=2, routed)           0.690    14.957    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14_n_0
    SLICE_X60Y100        LUT3 (Prop_lut3_I2_O)        0.327    15.284 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14/O
                         net (fo=1, routed)           0.000    15.284    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.685 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262/CO[3]
                         net (fo=1, routed)           0.000    15.685    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__263/O[1]
                         net (fo=1, routed)           0.605    16.624    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_1283
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    17.477 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.477    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.699 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_6/O[0]
                         net (fo=2, routed)           0.710    18.409    bd_0_i/hls_inst/inst/PCIN__14[28]
    SLICE_X59Y101        LUT2 (Prop_lut2_I0_O)        0.299    18.708 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7/O
                         net (fo=1, routed)           0.000    18.708    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.443 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_5/O[1]
                         net (fo=1, routed)           3.449    22.892    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__10_0[13]
    SLICE_X93Y48         LUT2 (Prop_lut2_I1_O)        0.303    23.195 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46/O
                         net (fo=1, routed)           0.000    23.195    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.818 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__7/O[0]
                         net (fo=6, routed)           1.951    25.769    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__0_3[15]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.299    26.068 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18/O
                         net (fo=2, routed)           0.655    26.723    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18_n_0
    SLICE_X98Y45         LUT5 (Prop_lut5_I0_O)        0.124    26.847 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22/O
                         net (fo=1, routed)           0.000    26.847    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.380 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.380    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.599 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[27]_i_13/O[0]
                         net (fo=3, routed)           2.283    29.882    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/zext_ln1236_12_fu_1150_p1[20]
    SLICE_X83Y21         LUT3 (Prop_lut3_I0_O)        0.295    30.177 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12/O
                         net (fo=2, routed)           0.679    30.855    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12_n_0
    SLICE_X83Y21         LUT5 (Prop_lut5_I1_O)        0.152    31.007 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4/O
                         net (fo=2, routed)           0.793    31.800    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    32.515 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    33.091 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/tmp_7_reg_6187_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.652    33.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3][1]
    SLICE_X79Y19         LUT2 (Prop_lut2_I1_O)        0.303    34.046 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3/O
                         net (fo=1, routed)           0.000    34.046    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.710    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.824    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.938    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.052    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    35.175    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.289 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.289    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.623 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    35.623    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_fu_1374_p2[29]
    SLICE_X79Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X79Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[29]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X79Y26         FDRE (Setup_fdre_C_D)        0.062    50.951    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[29]
  -------------------------------------------------------------------
                         required time                         50.951    
                         arrival time                         -35.623    
  -------------------------------------------------------------------
                         slack                                 15.328    

Slack (MET) :             15.349ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        34.629ns  (logic 11.801ns (34.078%)  route 22.828ns (65.922%))
  Logic Levels:           38  (CARRY4=25 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/ap_clk
    SLICE_X73Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/Q
                         net (fo=180, routed)         7.177     8.606    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/mul_32ns_25s_57_1_1_U47/dout__2[8]
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.730 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_2__14/O
                         net (fo=2, routed)           0.676     9.406    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/tmp_6_reg_6012_reg[22]_rep_1[2]
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.530 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_6__14/O
                         net (fo=1, routed)           0.000     9.530    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__251_i_3__14_1[2]
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.910 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206/CO[3]
                         net (fo=1, routed)           0.000     9.910    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.225 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207/O[3]
                         net (fo=2, routed)           1.097    11.322    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207_n_4
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.332    11.654 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14/O
                         net (fo=2, routed)           0.822    12.476    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I3_O)        0.332    12.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14/O
                         net (fo=1, routed)           0.000    12.808    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.355 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253/O[2]
                         net (fo=2, routed)           0.582    13.937    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_n_5
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.331    14.268 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14/O
                         net (fo=2, routed)           0.690    14.957    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14_n_0
    SLICE_X60Y100        LUT3 (Prop_lut3_I2_O)        0.327    15.284 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14/O
                         net (fo=1, routed)           0.000    15.284    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.685 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262/CO[3]
                         net (fo=1, routed)           0.000    15.685    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__263/O[1]
                         net (fo=1, routed)           0.605    16.624    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_1283
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    17.477 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.477    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.699 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_6/O[0]
                         net (fo=2, routed)           0.710    18.409    bd_0_i/hls_inst/inst/PCIN__14[28]
    SLICE_X59Y101        LUT2 (Prop_lut2_I0_O)        0.299    18.708 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7/O
                         net (fo=1, routed)           0.000    18.708    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.443 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_5/O[1]
                         net (fo=1, routed)           3.449    22.892    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__10_0[13]
    SLICE_X93Y48         LUT2 (Prop_lut2_I1_O)        0.303    23.195 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46/O
                         net (fo=1, routed)           0.000    23.195    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.818 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__7/O[0]
                         net (fo=6, routed)           1.951    25.769    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__0_3[15]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.299    26.068 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18/O
                         net (fo=2, routed)           0.655    26.723    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18_n_0
    SLICE_X98Y45         LUT5 (Prop_lut5_I0_O)        0.124    26.847 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22/O
                         net (fo=1, routed)           0.000    26.847    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.380 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.380    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.599 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[27]_i_13/O[0]
                         net (fo=3, routed)           2.283    29.882    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/zext_ln1236_12_fu_1150_p1[20]
    SLICE_X83Y21         LUT3 (Prop_lut3_I0_O)        0.295    30.177 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12/O
                         net (fo=2, routed)           0.679    30.855    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12_n_0
    SLICE_X83Y21         LUT5 (Prop_lut5_I1_O)        0.152    31.007 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4/O
                         net (fo=2, routed)           0.793    31.800    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    32.515 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    33.091 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/tmp_7_reg_6187_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.652    33.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3][1]
    SLICE_X79Y19         LUT2 (Prop_lut2_I1_O)        0.303    34.046 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3/O
                         net (fo=1, routed)           0.000    34.046    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.710    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.824    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.938    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.052    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    35.175    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.289 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.289    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.602 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000    35.602    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_fu_1374_p2[31]
    SLICE_X79Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X79Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[31]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X79Y26         FDRE (Setup_fdre_C_D)        0.062    50.951    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[31]
  -------------------------------------------------------------------
                         required time                         50.951    
                         arrival time                         -35.602    
  -------------------------------------------------------------------
                         slack                                 15.349    

Slack (MET) :             15.423ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        34.555ns  (logic 11.727ns (33.937%)  route 22.828ns (66.063%))
  Logic Levels:           38  (CARRY4=25 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/ap_clk
    SLICE_X73Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/Q
                         net (fo=180, routed)         7.177     8.606    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/mul_32ns_25s_57_1_1_U47/dout__2[8]
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.730 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_2__14/O
                         net (fo=2, routed)           0.676     9.406    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/tmp_6_reg_6012_reg[22]_rep_1[2]
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.530 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_6__14/O
                         net (fo=1, routed)           0.000     9.530    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__251_i_3__14_1[2]
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.910 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206/CO[3]
                         net (fo=1, routed)           0.000     9.910    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.225 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207/O[3]
                         net (fo=2, routed)           1.097    11.322    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207_n_4
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.332    11.654 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14/O
                         net (fo=2, routed)           0.822    12.476    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I3_O)        0.332    12.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14/O
                         net (fo=1, routed)           0.000    12.808    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.355 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253/O[2]
                         net (fo=2, routed)           0.582    13.937    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_n_5
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.331    14.268 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14/O
                         net (fo=2, routed)           0.690    14.957    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14_n_0
    SLICE_X60Y100        LUT3 (Prop_lut3_I2_O)        0.327    15.284 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14/O
                         net (fo=1, routed)           0.000    15.284    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.685 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262/CO[3]
                         net (fo=1, routed)           0.000    15.685    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__263/O[1]
                         net (fo=1, routed)           0.605    16.624    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_1283
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    17.477 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.477    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.699 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_6/O[0]
                         net (fo=2, routed)           0.710    18.409    bd_0_i/hls_inst/inst/PCIN__14[28]
    SLICE_X59Y101        LUT2 (Prop_lut2_I0_O)        0.299    18.708 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7/O
                         net (fo=1, routed)           0.000    18.708    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.443 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_5/O[1]
                         net (fo=1, routed)           3.449    22.892    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__10_0[13]
    SLICE_X93Y48         LUT2 (Prop_lut2_I1_O)        0.303    23.195 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46/O
                         net (fo=1, routed)           0.000    23.195    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.818 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__7/O[0]
                         net (fo=6, routed)           1.951    25.769    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__0_3[15]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.299    26.068 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18/O
                         net (fo=2, routed)           0.655    26.723    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18_n_0
    SLICE_X98Y45         LUT5 (Prop_lut5_I0_O)        0.124    26.847 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22/O
                         net (fo=1, routed)           0.000    26.847    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.380 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.380    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.599 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[27]_i_13/O[0]
                         net (fo=3, routed)           2.283    29.882    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/zext_ln1236_12_fu_1150_p1[20]
    SLICE_X83Y21         LUT3 (Prop_lut3_I0_O)        0.295    30.177 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12/O
                         net (fo=2, routed)           0.679    30.855    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12_n_0
    SLICE_X83Y21         LUT5 (Prop_lut5_I1_O)        0.152    31.007 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4/O
                         net (fo=2, routed)           0.793    31.800    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    32.515 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    33.091 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/tmp_7_reg_6187_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.652    33.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3][1]
    SLICE_X79Y19         LUT2 (Prop_lut2_I1_O)        0.303    34.046 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3/O
                         net (fo=1, routed)           0.000    34.046    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.710    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.824    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.938    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.052    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    35.175    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.289 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.289    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.528 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    35.528    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_fu_1374_p2[30]
    SLICE_X79Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X79Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[30]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X79Y26         FDRE (Setup_fdre_C_D)        0.062    50.951    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[30]
  -------------------------------------------------------------------
                         required time                         50.951    
                         arrival time                         -35.528    
  -------------------------------------------------------------------
                         slack                                 15.423    

Slack (MET) :             15.439ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        34.539ns  (logic 11.711ns (33.907%)  route 22.828ns (66.093%))
  Logic Levels:           38  (CARRY4=25 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/ap_clk
    SLICE_X73Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/Q
                         net (fo=180, routed)         7.177     8.606    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/mul_32ns_25s_57_1_1_U47/dout__2[8]
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.730 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_2__14/O
                         net (fo=2, routed)           0.676     9.406    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/tmp_6_reg_6012_reg[22]_rep_1[2]
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.530 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_6__14/O
                         net (fo=1, routed)           0.000     9.530    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__251_i_3__14_1[2]
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.910 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206/CO[3]
                         net (fo=1, routed)           0.000     9.910    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.225 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207/O[3]
                         net (fo=2, routed)           1.097    11.322    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207_n_4
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.332    11.654 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14/O
                         net (fo=2, routed)           0.822    12.476    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I3_O)        0.332    12.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14/O
                         net (fo=1, routed)           0.000    12.808    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.355 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253/O[2]
                         net (fo=2, routed)           0.582    13.937    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_n_5
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.331    14.268 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14/O
                         net (fo=2, routed)           0.690    14.957    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14_n_0
    SLICE_X60Y100        LUT3 (Prop_lut3_I2_O)        0.327    15.284 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14/O
                         net (fo=1, routed)           0.000    15.284    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.685 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262/CO[3]
                         net (fo=1, routed)           0.000    15.685    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__263/O[1]
                         net (fo=1, routed)           0.605    16.624    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_1283
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    17.477 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.477    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.699 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_6/O[0]
                         net (fo=2, routed)           0.710    18.409    bd_0_i/hls_inst/inst/PCIN__14[28]
    SLICE_X59Y101        LUT2 (Prop_lut2_I0_O)        0.299    18.708 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7/O
                         net (fo=1, routed)           0.000    18.708    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.443 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_5/O[1]
                         net (fo=1, routed)           3.449    22.892    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__10_0[13]
    SLICE_X93Y48         LUT2 (Prop_lut2_I1_O)        0.303    23.195 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46/O
                         net (fo=1, routed)           0.000    23.195    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.818 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__7/O[0]
                         net (fo=6, routed)           1.951    25.769    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__0_3[15]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.299    26.068 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18/O
                         net (fo=2, routed)           0.655    26.723    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18_n_0
    SLICE_X98Y45         LUT5 (Prop_lut5_I0_O)        0.124    26.847 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22/O
                         net (fo=1, routed)           0.000    26.847    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.380 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.380    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.599 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[27]_i_13/O[0]
                         net (fo=3, routed)           2.283    29.882    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/zext_ln1236_12_fu_1150_p1[20]
    SLICE_X83Y21         LUT3 (Prop_lut3_I0_O)        0.295    30.177 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12/O
                         net (fo=2, routed)           0.679    30.855    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12_n_0
    SLICE_X83Y21         LUT5 (Prop_lut5_I1_O)        0.152    31.007 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4/O
                         net (fo=2, routed)           0.793    31.800    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    32.515 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    33.091 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/tmp_7_reg_6187_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.652    33.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3][1]
    SLICE_X79Y19         LUT2 (Prop_lut2_I1_O)        0.303    34.046 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3/O
                         net (fo=1, routed)           0.000    34.046    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.710    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.824    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.938    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.052    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    35.175    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.289 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.289    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1_n_0
    SLICE_X79Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    35.512 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    35.512    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_fu_1374_p2[28]
    SLICE_X79Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X79Y26         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[28]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X79Y26         FDRE (Setup_fdre_C_D)        0.062    50.951    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[28]
  -------------------------------------------------------------------
                         required time                         50.951    
                         arrival time                         -35.512    
  -------------------------------------------------------------------
                         slack                                 15.439    

Slack (MET) :             15.442ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        34.536ns  (logic 11.708ns (33.901%)  route 22.828ns (66.099%))
  Logic Levels:           37  (CARRY4=24 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/ap_clk
    SLICE_X73Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/Q
                         net (fo=180, routed)         7.177     8.606    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/mul_32ns_25s_57_1_1_U47/dout__2[8]
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.730 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_2__14/O
                         net (fo=2, routed)           0.676     9.406    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/tmp_6_reg_6012_reg[22]_rep_1[2]
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.530 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_6__14/O
                         net (fo=1, routed)           0.000     9.530    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__251_i_3__14_1[2]
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.910 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206/CO[3]
                         net (fo=1, routed)           0.000     9.910    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.225 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207/O[3]
                         net (fo=2, routed)           1.097    11.322    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207_n_4
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.332    11.654 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14/O
                         net (fo=2, routed)           0.822    12.476    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I3_O)        0.332    12.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14/O
                         net (fo=1, routed)           0.000    12.808    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.355 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253/O[2]
                         net (fo=2, routed)           0.582    13.937    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_n_5
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.331    14.268 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14/O
                         net (fo=2, routed)           0.690    14.957    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14_n_0
    SLICE_X60Y100        LUT3 (Prop_lut3_I2_O)        0.327    15.284 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14/O
                         net (fo=1, routed)           0.000    15.284    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.685 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262/CO[3]
                         net (fo=1, routed)           0.000    15.685    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__263/O[1]
                         net (fo=1, routed)           0.605    16.624    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_1283
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    17.477 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.477    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.699 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_6/O[0]
                         net (fo=2, routed)           0.710    18.409    bd_0_i/hls_inst/inst/PCIN__14[28]
    SLICE_X59Y101        LUT2 (Prop_lut2_I0_O)        0.299    18.708 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7/O
                         net (fo=1, routed)           0.000    18.708    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.443 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_5/O[1]
                         net (fo=1, routed)           3.449    22.892    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__10_0[13]
    SLICE_X93Y48         LUT2 (Prop_lut2_I1_O)        0.303    23.195 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46/O
                         net (fo=1, routed)           0.000    23.195    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.818 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__7/O[0]
                         net (fo=6, routed)           1.951    25.769    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__0_3[15]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.299    26.068 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18/O
                         net (fo=2, routed)           0.655    26.723    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18_n_0
    SLICE_X98Y45         LUT5 (Prop_lut5_I0_O)        0.124    26.847 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22/O
                         net (fo=1, routed)           0.000    26.847    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.380 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.380    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.599 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[27]_i_13/O[0]
                         net (fo=3, routed)           2.283    29.882    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/zext_ln1236_12_fu_1150_p1[20]
    SLICE_X83Y21         LUT3 (Prop_lut3_I0_O)        0.295    30.177 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12/O
                         net (fo=2, routed)           0.679    30.855    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12_n_0
    SLICE_X83Y21         LUT5 (Prop_lut5_I1_O)        0.152    31.007 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4/O
                         net (fo=2, routed)           0.793    31.800    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    32.515 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    33.091 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/tmp_7_reg_6187_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.652    33.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3][1]
    SLICE_X79Y19         LUT2 (Prop_lut2_I1_O)        0.303    34.046 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3/O
                         net (fo=1, routed)           0.000    34.046    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.710    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.824    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.938    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.052    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    35.175    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.509 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    35.509    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_fu_1374_p2[25]
    SLICE_X79Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X79Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[25]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X79Y25         FDRE (Setup_fdre_C_D)        0.062    50.951    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[25]
  -------------------------------------------------------------------
                         required time                         50.951    
                         arrival time                         -35.509    
  -------------------------------------------------------------------
                         slack                                 15.442    

Slack (MET) :             15.463ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        34.515ns  (logic 11.687ns (33.861%)  route 22.828ns (66.139%))
  Logic Levels:           37  (CARRY4=24 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/ap_clk
    SLICE_X73Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/Q
                         net (fo=180, routed)         7.177     8.606    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/mul_32ns_25s_57_1_1_U47/dout__2[8]
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.730 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_2__14/O
                         net (fo=2, routed)           0.676     9.406    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/tmp_6_reg_6012_reg[22]_rep_1[2]
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.530 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_6__14/O
                         net (fo=1, routed)           0.000     9.530    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__251_i_3__14_1[2]
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.910 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206/CO[3]
                         net (fo=1, routed)           0.000     9.910    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.225 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207/O[3]
                         net (fo=2, routed)           1.097    11.322    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207_n_4
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.332    11.654 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14/O
                         net (fo=2, routed)           0.822    12.476    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I3_O)        0.332    12.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14/O
                         net (fo=1, routed)           0.000    12.808    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.355 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253/O[2]
                         net (fo=2, routed)           0.582    13.937    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_n_5
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.331    14.268 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14/O
                         net (fo=2, routed)           0.690    14.957    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14_n_0
    SLICE_X60Y100        LUT3 (Prop_lut3_I2_O)        0.327    15.284 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14/O
                         net (fo=1, routed)           0.000    15.284    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.685 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262/CO[3]
                         net (fo=1, routed)           0.000    15.685    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__263/O[1]
                         net (fo=1, routed)           0.605    16.624    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_1283
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    17.477 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.477    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.699 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_6/O[0]
                         net (fo=2, routed)           0.710    18.409    bd_0_i/hls_inst/inst/PCIN__14[28]
    SLICE_X59Y101        LUT2 (Prop_lut2_I0_O)        0.299    18.708 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7/O
                         net (fo=1, routed)           0.000    18.708    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.443 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_5/O[1]
                         net (fo=1, routed)           3.449    22.892    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__10_0[13]
    SLICE_X93Y48         LUT2 (Prop_lut2_I1_O)        0.303    23.195 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46/O
                         net (fo=1, routed)           0.000    23.195    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.818 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__7/O[0]
                         net (fo=6, routed)           1.951    25.769    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__0_3[15]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.299    26.068 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18/O
                         net (fo=2, routed)           0.655    26.723    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18_n_0
    SLICE_X98Y45         LUT5 (Prop_lut5_I0_O)        0.124    26.847 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22/O
                         net (fo=1, routed)           0.000    26.847    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.380 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.380    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.599 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[27]_i_13/O[0]
                         net (fo=3, routed)           2.283    29.882    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/zext_ln1236_12_fu_1150_p1[20]
    SLICE_X83Y21         LUT3 (Prop_lut3_I0_O)        0.295    30.177 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12/O
                         net (fo=2, routed)           0.679    30.855    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12_n_0
    SLICE_X83Y21         LUT5 (Prop_lut5_I1_O)        0.152    31.007 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4/O
                         net (fo=2, routed)           0.793    31.800    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    32.515 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    33.091 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/tmp_7_reg_6187_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.652    33.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3][1]
    SLICE_X79Y19         LUT2 (Prop_lut2_I1_O)        0.303    34.046 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3/O
                         net (fo=1, routed)           0.000    34.046    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.710    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.824    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.938    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.052    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    35.175    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    35.488 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    35.488    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_fu_1374_p2[27]
    SLICE_X79Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X79Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[27]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X79Y25         FDRE (Setup_fdre_C_D)        0.062    50.951    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[27]
  -------------------------------------------------------------------
                         required time                         50.951    
                         arrival time                         -35.488    
  -------------------------------------------------------------------
                         slack                                 15.463    

Slack (MET) :             15.537ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        34.441ns  (logic 11.613ns (33.719%)  route 22.828ns (66.281%))
  Logic Levels:           37  (CARRY4=24 LUT2=4 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/ap_clk
    SLICE_X73Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y15         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout[-1111111103]/Q
                         net (fo=180, routed)         7.177     8.606    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/mul_32ns_25s_57_1_1_U47/dout__2[8]
    SLICE_X61Y102        LUT6 (Prop_lut6_I1_O)        0.124     8.730 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_2__14/O
                         net (fo=2, routed)           0.676     9.406    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/tmp_6_reg_6012_reg[22]_rep_1[2]
    SLICE_X58Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.530 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U36/dout__206_i_6__14/O
                         net (fo=1, routed)           0.000     9.530    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__251_i_3__14_1[2]
    SLICE_X58Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.910 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206/CO[3]
                         net (fo=1, routed)           0.000     9.910    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__206_n_0
    SLICE_X58Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.225 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207/O[3]
                         net (fo=2, routed)           1.097    11.322    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__207_n_4
    SLICE_X57Y99         LUT3 (Prop_lut3_I2_O)        0.332    11.654 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14/O
                         net (fo=2, routed)           0.822    12.476    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_4__14_n_0
    SLICE_X57Y100        LUT4 (Prop_lut4_I3_O)        0.332    12.808 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14/O
                         net (fo=1, routed)           0.000    12.808    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_i_8__14_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.355 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253/O[2]
                         net (fo=2, routed)           0.582    13.937    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__253_n_5
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.331    14.268 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14/O
                         net (fo=2, routed)           0.690    14.957    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_1__14_n_0
    SLICE_X60Y100        LUT3 (Prop_lut3_I2_O)        0.327    15.284 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14/O
                         net (fo=1, routed)           0.000    15.284    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_i_5__14_n_0
    SLICE_X60Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.685 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262/CO[3]
                         net (fo=1, routed)           0.000    15.685    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__262_n_0
    SLICE_X60Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.019 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__263/O[1]
                         net (fo=1, routed)           0.605    16.624    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172_n_1283
    SLICE_X63Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    17.477 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.477    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__4_i_6_n_0
    SLICE_X63Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.699 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_6/O[0]
                         net (fo=2, routed)           0.710    18.409    bd_0_i/hls_inst/inst/PCIN__14[28]
    SLICE_X59Y101        LUT2 (Prop_lut2_I0_O)        0.299    18.708 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7/O
                         net (fo=1, routed)           0.000    18.708    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_7_n_0
    SLICE_X59Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.109 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.109    bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__5_i_5_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.443 r  bd_0_i/hls_inst/inst/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_5/O[1]
                         net (fo=1, routed)           3.449    22.892    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__10_0[13]
    SLICE_X93Y48         LUT2 (Prop_lut2_I1_O)        0.303    23.195 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46/O
                         net (fo=1, routed)           0.000    23.195    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_i_1__46_n_0
    SLICE_X93Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__6_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.818 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout_carry__7/O[0]
                         net (fo=6, routed)           1.951    25.769    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/dout__0_3[15]
    SLICE_X102Y45        LUT6 (Prop_lut6_I0_O)        0.299    26.068 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18/O
                         net (fo=2, routed)           0.655    26.723    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_18_n_0
    SLICE_X98Y45         LUT5 (Prop_lut5_I0_O)        0.124    26.847 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22/O
                         net (fo=1, routed)           0.000    26.847    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192[23]_i_22_n_0
    SLICE_X98Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.380 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.380    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[23]_i_13_n_0
    SLICE_X98Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.599 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U10/add_ln1236_41_reg_6192_reg[27]_i_13/O[0]
                         net (fo=3, routed)           2.283    29.882    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/zext_ln1236_12_fu_1150_p1[20]
    SLICE_X83Y21         LUT3 (Prop_lut3_I0_O)        0.295    30.177 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12/O
                         net (fo=2, routed)           0.679    30.855    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_12_n_0
    SLICE_X83Y21         LUT5 (Prop_lut5_I1_O)        0.152    31.007 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4/O
                         net (fo=2, routed)           0.793    31.800    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192[23]_i_4_n_0
    SLICE_X84Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    32.515 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.515    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[23]_i_1_n_0
    SLICE_X84Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.629 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.629    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[27]_i_1_n_0
    SLICE_X84Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.743 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/add_ln1236_41_reg_6192_reg[31]_i_1_n_0
    SLICE_X84Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    33.091 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U13/tmp_7_reg_6187_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.652    33.743    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3][1]
    SLICE_X79Y19         LUT2 (Prop_lut2_I1_O)        0.303    34.046 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3/O
                         net (fo=1, routed)           0.000    34.046    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197[3]_i_3_n_0
    SLICE_X79Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.596 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.596    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[3]_i_1_n_0
    SLICE_X79Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.710 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.710    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[7]_i_1_n_0
    SLICE_X79Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.824 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.824    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[11]_i_1_n_0
    SLICE_X79Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.938 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.938    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[15]_i_1_n_0
    SLICE_X79Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.052 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.052    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[19]_i_1_n_0
    SLICE_X79Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.166 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    35.175    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[23]_i_1_n_0
    SLICE_X79Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.414 r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/mul_32ns_32ns_64_1_1_U12/add_ln1236_45_reg_6197_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    35.414    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_fu_1374_p2[26]
    SLICE_X79Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=3916, unset)         0.924    50.924    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/ap_clk
    SLICE_X79Y25         FDRE                                         r  bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[26]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X79Y25         FDRE (Setup_fdre_C_D)        0.062    50.951    bd_0_i/hls_inst/inst/grp_operator_mul_281_127_true_0_0_fu_172/add_ln1236_45_reg_6197_reg[26]
  -------------------------------------------------------------------
                         required time                         50.951    
                         arrival time                         -35.414    
  -------------------------------------------------------------------
                         slack                                 15.537    




