// Seed: 356561300
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output uwire id_3,
    input supply1 id_4,
    input tri1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    output wor id_9,
    input wand id_10,
    input tri0 id_11,
    input uwire id_12
);
  assign id_9 = id_2;
  logic [7:0] id_14;
  assign id_3 = id_11;
  assign module_1.id_5 = 0;
  assign id_3 = id_14[1];
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    output supply1 id_2,
    input uwire id_3,
    input wor id_4,
    input wand id_5,
    input supply0 id_6,
    input tri1 id_7,
    output uwire id_8,
    output tri1 id_9,
    output supply1 id_10,
    input tri1 id_11,
    output wire id_12,
    input wire id_13,
    input tri id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_14,
      id_10,
      id_5,
      id_3,
      id_8,
      id_4,
      id_14,
      id_8,
      id_3,
      id_6,
      id_6
  );
endmodule
