// Seed: 1715796863
module module_0 (
    input wor   id_0,
    input wor   id_1,
    input tri   id_2,
    input uwire id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  parameter id_8 = ~-1;
  assign module_1.id_1 = 0;
  assign id_7 = id_5 - id_6;
endmodule
program module_1 (
    input wor id_0,
    input supply1 id_1,
    output supply1 id_2
);
  wire id_4, id_5;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
endprogram
module module_2 ();
  wire id_1, id_2;
  assign id_1 = -1;
endmodule
module module_3 #(
    parameter id_1 = 32'd96,
    parameter id_2 = 32'd23
) (
    _id_1,
    _id_2,
    id_3
);
  output wire id_3;
  input wire _id_2;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire _id_1;
  generate
    wire [(  id_1  ) : (  id_2  )] id_4;
  endgenerate
endmodule
