Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue Dec 25 20:11:00 2018
| Host             : DESKTOP-HD running 64-bit major release  (build 9200)
| Command          : report_power -file SOPC_power_routed.rpt -pb SOPC_power_summary_routed.pb -rpx SOPC_power_routed.rpx
| Design           : SOPC
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.064        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.957        |
| Device Static (W)        | 0.108        |
| Total Off-Chip Power (W) | 0.633        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 80.1         |
| Junction Temperature (C) | 29.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |        8 |       --- |             --- |
| Slice Logic              |     0.016 |    18326 |       --- |             --- |
|   LUT as Logic           |     0.013 |     6613 |     63400 |           10.43 |
|   LUT as Distributed RAM |    <0.001 |     2208 |     19000 |           11.62 |
|   Register               |    <0.001 |     5627 |    126800 |            4.44 |
|   CARRY4                 |    <0.001 |      405 |     15850 |            2.56 |
|   F7/F8 Muxes            |    <0.001 |     1683 |     63400 |            2.65 |
|   BUFG                   |    <0.001 |        5 |        32 |           15.63 |
|   LUT as Shift Register  |    <0.001 |       18 |     19000 |            0.09 |
|   Others                 |     0.000 |      168 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       120 |            0.83 |
| Signals                  |     0.022 |    12344 |       --- |             --- |
| MMCM                     |     0.274 |        3 |         6 |           50.00 |
| PLL                      |     0.109 |        1 |         6 |           16.67 |
| DSPs                     |    <0.001 |        4 |       240 |            1.67 |
| I/O                      |     0.513 |      103 |       210 |           49.05 |
| PHASER                   |     0.010 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.108 |          |           |                 |
| Total                    |     1.064 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.076 |       0.058 |      0.018 |
| Vccaux    |       1.800 |     0.276 |       0.258 |      0.018 |
| Vcco33    |       3.300 |     0.013 |       0.009 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.579 |       0.575 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------+-------------------------------------------------+-----------------+
| Clock                                | Domain                                          | Constraint (ns) |
+--------------------------------------+-------------------------------------------------+-----------------+
| clk_out1_clk_wiz_0                   | sealedDDR_0/clk_divider/inst/clk_out1_clk_wiz_0 |             5.0 |
| clk_out1_clk_wiz_for_cpu             | clk_divider/inst/clk_out1_clk_wiz_for_cpu       |           100.0 |
| clkfbout_clk_wiz_0                   | sealedDDR_0/clk_divider/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_for_cpu             | clk_divider/inst/clkfbout_clk_wiz_for_cpu       |            20.0 |
| sealedDDR_0/clk_divider/inst/clk_in1 | clk100mhz_IBUF_BUFG                             |            10.0 |
+--------------------------------------+-------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                    | Power (W) |
+---------------------------------------------------------------------------------------------------------+-----------+
| SOPC                                                                                                    |     0.957 |
|   SD_0                                                                                                  |     0.014 |
|     SD_PHY_Controller                                                                                   |     0.014 |
|       SDMEM                                                                                             |     0.005 |
|         U0                                                                                              |     0.005 |
|           synth_options.dist_mem_inst                                                                   |     0.005 |
|             gen_sp_ram.spram_inst                                                                       |     0.005 |
|               ram_reg_0_255_0_0                                                                         |    <0.001 |
|               ram_reg_0_255_10_10                                                                       |    <0.001 |
|               ram_reg_0_255_11_11                                                                       |    <0.001 |
|               ram_reg_0_255_12_12                                                                       |    <0.001 |
|               ram_reg_0_255_13_13                                                                       |    <0.001 |
|               ram_reg_0_255_14_14                                                                       |    <0.001 |
|               ram_reg_0_255_15_15                                                                       |    <0.001 |
|               ram_reg_0_255_16_16                                                                       |    <0.001 |
|               ram_reg_0_255_17_17                                                                       |    <0.001 |
|               ram_reg_0_255_18_18                                                                       |    <0.001 |
|               ram_reg_0_255_19_19                                                                       |    <0.001 |
|               ram_reg_0_255_1_1                                                                         |    <0.001 |
|               ram_reg_0_255_20_20                                                                       |    <0.001 |
|               ram_reg_0_255_21_21                                                                       |    <0.001 |
|               ram_reg_0_255_22_22                                                                       |    <0.001 |
|               ram_reg_0_255_23_23                                                                       |    <0.001 |
|               ram_reg_0_255_24_24                                                                       |    <0.001 |
|               ram_reg_0_255_25_25                                                                       |    <0.001 |
|               ram_reg_0_255_26_26                                                                       |    <0.001 |
|               ram_reg_0_255_27_27                                                                       |    <0.001 |
|               ram_reg_0_255_28_28                                                                       |    <0.001 |
|               ram_reg_0_255_29_29                                                                       |    <0.001 |
|               ram_reg_0_255_2_2                                                                         |    <0.001 |
|               ram_reg_0_255_30_30                                                                       |    <0.001 |
|               ram_reg_0_255_31_31                                                                       |    <0.001 |
|               ram_reg_0_255_3_3                                                                         |    <0.001 |
|               ram_reg_0_255_4_4                                                                         |    <0.001 |
|               ram_reg_0_255_5_5                                                                         |    <0.001 |
|               ram_reg_0_255_6_6                                                                         |    <0.001 |
|               ram_reg_0_255_7_7                                                                         |    <0.001 |
|               ram_reg_0_255_8_8                                                                         |    <0.001 |
|               ram_reg_0_255_9_9                                                                         |    <0.001 |
|               ram_reg_1024_1279_0_0                                                                     |    <0.001 |
|               ram_reg_1024_1279_10_10                                                                   |    <0.001 |
|               ram_reg_1024_1279_11_11                                                                   |    <0.001 |
|               ram_reg_1024_1279_12_12                                                                   |    <0.001 |
|               ram_reg_1024_1279_13_13                                                                   |    <0.001 |
|               ram_reg_1024_1279_14_14                                                                   |    <0.001 |
|               ram_reg_1024_1279_15_15                                                                   |    <0.001 |
|               ram_reg_1024_1279_16_16                                                                   |    <0.001 |
|               ram_reg_1024_1279_17_17                                                                   |    <0.001 |
|               ram_reg_1024_1279_18_18                                                                   |    <0.001 |
|               ram_reg_1024_1279_19_19                                                                   |    <0.001 |
|               ram_reg_1024_1279_1_1                                                                     |    <0.001 |
|               ram_reg_1024_1279_20_20                                                                   |    <0.001 |
|               ram_reg_1024_1279_21_21                                                                   |    <0.001 |
|               ram_reg_1024_1279_22_22                                                                   |    <0.001 |
|               ram_reg_1024_1279_23_23                                                                   |    <0.001 |
|               ram_reg_1024_1279_24_24                                                                   |    <0.001 |
|               ram_reg_1024_1279_25_25                                                                   |    <0.001 |
|               ram_reg_1024_1279_26_26                                                                   |    <0.001 |
|               ram_reg_1024_1279_27_27                                                                   |    <0.001 |
|               ram_reg_1024_1279_28_28                                                                   |    <0.001 |
|               ram_reg_1024_1279_29_29                                                                   |    <0.001 |
|               ram_reg_1024_1279_2_2                                                                     |    <0.001 |
|               ram_reg_1024_1279_30_30                                                                   |    <0.001 |
|               ram_reg_1024_1279_31_31                                                                   |    <0.001 |
|               ram_reg_1024_1279_3_3                                                                     |    <0.001 |
|               ram_reg_1024_1279_4_4                                                                     |    <0.001 |
|               ram_reg_1024_1279_5_5                                                                     |    <0.001 |
|               ram_reg_1024_1279_6_6                                                                     |    <0.001 |
|               ram_reg_1024_1279_7_7                                                                     |    <0.001 |
|               ram_reg_1024_1279_8_8                                                                     |    <0.001 |
|               ram_reg_1024_1279_9_9                                                                     |    <0.001 |
|               ram_reg_1280_1535_0_0                                                                     |    <0.001 |
|               ram_reg_1280_1535_10_10                                                                   |    <0.001 |
|               ram_reg_1280_1535_11_11                                                                   |    <0.001 |
|               ram_reg_1280_1535_12_12                                                                   |    <0.001 |
|               ram_reg_1280_1535_13_13                                                                   |    <0.001 |
|               ram_reg_1280_1535_14_14                                                                   |    <0.001 |
|               ram_reg_1280_1535_15_15                                                                   |    <0.001 |
|               ram_reg_1280_1535_16_16                                                                   |    <0.001 |
|               ram_reg_1280_1535_17_17                                                                   |    <0.001 |
|               ram_reg_1280_1535_18_18                                                                   |    <0.001 |
|               ram_reg_1280_1535_19_19                                                                   |    <0.001 |
|               ram_reg_1280_1535_1_1                                                                     |    <0.001 |
|               ram_reg_1280_1535_20_20                                                                   |    <0.001 |
|               ram_reg_1280_1535_21_21                                                                   |    <0.001 |
|               ram_reg_1280_1535_22_22                                                                   |    <0.001 |
|               ram_reg_1280_1535_23_23                                                                   |    <0.001 |
|               ram_reg_1280_1535_24_24                                                                   |    <0.001 |
|               ram_reg_1280_1535_25_25                                                                   |    <0.001 |
|               ram_reg_1280_1535_26_26                                                                   |    <0.001 |
|               ram_reg_1280_1535_27_27                                                                   |    <0.001 |
|               ram_reg_1280_1535_28_28                                                                   |    <0.001 |
|               ram_reg_1280_1535_29_29                                                                   |    <0.001 |
|               ram_reg_1280_1535_2_2                                                                     |    <0.001 |
|               ram_reg_1280_1535_30_30                                                                   |    <0.001 |
|               ram_reg_1280_1535_31_31                                                                   |    <0.001 |
|               ram_reg_1280_1535_3_3                                                                     |    <0.001 |
|               ram_reg_1280_1535_4_4                                                                     |    <0.001 |
|               ram_reg_1280_1535_5_5                                                                     |    <0.001 |
|               ram_reg_1280_1535_6_6                                                                     |    <0.001 |
|               ram_reg_1280_1535_7_7                                                                     |    <0.001 |
|               ram_reg_1280_1535_8_8                                                                     |    <0.001 |
|               ram_reg_1280_1535_9_9                                                                     |    <0.001 |
|               ram_reg_1536_1791_0_0                                                                     |    <0.001 |
|               ram_reg_1536_1791_10_10                                                                   |    <0.001 |
|               ram_reg_1536_1791_11_11                                                                   |    <0.001 |
|               ram_reg_1536_1791_12_12                                                                   |    <0.001 |
|               ram_reg_1536_1791_13_13                                                                   |    <0.001 |
|               ram_reg_1536_1791_14_14                                                                   |    <0.001 |
|               ram_reg_1536_1791_15_15                                                                   |    <0.001 |
|               ram_reg_1536_1791_16_16                                                                   |    <0.001 |
|               ram_reg_1536_1791_17_17                                                                   |    <0.001 |
|               ram_reg_1536_1791_18_18                                                                   |    <0.001 |
|               ram_reg_1536_1791_19_19                                                                   |    <0.001 |
|               ram_reg_1536_1791_1_1                                                                     |    <0.001 |
|               ram_reg_1536_1791_20_20                                                                   |    <0.001 |
|               ram_reg_1536_1791_21_21                                                                   |    <0.001 |
|               ram_reg_1536_1791_22_22                                                                   |    <0.001 |
|               ram_reg_1536_1791_23_23                                                                   |    <0.001 |
|               ram_reg_1536_1791_24_24                                                                   |    <0.001 |
|               ram_reg_1536_1791_25_25                                                                   |    <0.001 |
|               ram_reg_1536_1791_26_26                                                                   |    <0.001 |
|               ram_reg_1536_1791_27_27                                                                   |    <0.001 |
|               ram_reg_1536_1791_28_28                                                                   |    <0.001 |
|               ram_reg_1536_1791_29_29                                                                   |    <0.001 |
|               ram_reg_1536_1791_2_2                                                                     |    <0.001 |
|               ram_reg_1536_1791_30_30                                                                   |    <0.001 |
|               ram_reg_1536_1791_31_31                                                                   |    <0.001 |
|               ram_reg_1536_1791_3_3                                                                     |    <0.001 |
|               ram_reg_1536_1791_4_4                                                                     |    <0.001 |
|               ram_reg_1536_1791_5_5                                                                     |    <0.001 |
|               ram_reg_1536_1791_6_6                                                                     |    <0.001 |
|               ram_reg_1536_1791_7_7                                                                     |    <0.001 |
|               ram_reg_1536_1791_8_8                                                                     |    <0.001 |
|               ram_reg_1536_1791_9_9                                                                     |    <0.001 |
|               ram_reg_1792_2047_0_0                                                                     |    <0.001 |
|               ram_reg_1792_2047_10_10                                                                   |    <0.001 |
|               ram_reg_1792_2047_11_11                                                                   |    <0.001 |
|               ram_reg_1792_2047_12_12                                                                   |    <0.001 |
|               ram_reg_1792_2047_13_13                                                                   |    <0.001 |
|               ram_reg_1792_2047_14_14                                                                   |    <0.001 |
|               ram_reg_1792_2047_15_15                                                                   |    <0.001 |
|               ram_reg_1792_2047_16_16                                                                   |    <0.001 |
|               ram_reg_1792_2047_17_17                                                                   |    <0.001 |
|               ram_reg_1792_2047_18_18                                                                   |    <0.001 |
|               ram_reg_1792_2047_19_19                                                                   |    <0.001 |
|               ram_reg_1792_2047_1_1                                                                     |    <0.001 |
|               ram_reg_1792_2047_20_20                                                                   |    <0.001 |
|               ram_reg_1792_2047_21_21                                                                   |    <0.001 |
|               ram_reg_1792_2047_22_22                                                                   |    <0.001 |
|               ram_reg_1792_2047_23_23                                                                   |    <0.001 |
|               ram_reg_1792_2047_24_24                                                                   |    <0.001 |
|               ram_reg_1792_2047_25_25                                                                   |    <0.001 |
|               ram_reg_1792_2047_26_26                                                                   |    <0.001 |
|               ram_reg_1792_2047_27_27                                                                   |    <0.001 |
|               ram_reg_1792_2047_28_28                                                                   |    <0.001 |
|               ram_reg_1792_2047_29_29                                                                   |    <0.001 |
|               ram_reg_1792_2047_2_2                                                                     |    <0.001 |
|               ram_reg_1792_2047_30_30                                                                   |    <0.001 |
|               ram_reg_1792_2047_31_31                                                                   |    <0.001 |
|               ram_reg_1792_2047_3_3                                                                     |    <0.001 |
|               ram_reg_1792_2047_4_4                                                                     |    <0.001 |
|               ram_reg_1792_2047_5_5                                                                     |    <0.001 |
|               ram_reg_1792_2047_6_6                                                                     |    <0.001 |
|               ram_reg_1792_2047_7_7                                                                     |    <0.001 |
|               ram_reg_1792_2047_8_8                                                                     |    <0.001 |
|               ram_reg_1792_2047_9_9                                                                     |    <0.001 |
|               ram_reg_256_511_0_0                                                                       |    <0.001 |
|               ram_reg_256_511_10_10                                                                     |    <0.001 |
|               ram_reg_256_511_11_11                                                                     |    <0.001 |
|               ram_reg_256_511_12_12                                                                     |    <0.001 |
|               ram_reg_256_511_13_13                                                                     |    <0.001 |
|               ram_reg_256_511_14_14                                                                     |    <0.001 |
|               ram_reg_256_511_15_15                                                                     |    <0.001 |
|               ram_reg_256_511_16_16                                                                     |    <0.001 |
|               ram_reg_256_511_17_17                                                                     |    <0.001 |
|               ram_reg_256_511_18_18                                                                     |    <0.001 |
|               ram_reg_256_511_19_19                                                                     |    <0.001 |
|               ram_reg_256_511_1_1                                                                       |    <0.001 |
|               ram_reg_256_511_20_20                                                                     |    <0.001 |
|               ram_reg_256_511_21_21                                                                     |    <0.001 |
|               ram_reg_256_511_22_22                                                                     |    <0.001 |
|               ram_reg_256_511_23_23                                                                     |    <0.001 |
|               ram_reg_256_511_24_24                                                                     |    <0.001 |
|               ram_reg_256_511_25_25                                                                     |    <0.001 |
|               ram_reg_256_511_26_26                                                                     |    <0.001 |
|               ram_reg_256_511_27_27                                                                     |    <0.001 |
|               ram_reg_256_511_28_28                                                                     |    <0.001 |
|               ram_reg_256_511_29_29                                                                     |    <0.001 |
|               ram_reg_256_511_2_2                                                                       |    <0.001 |
|               ram_reg_256_511_30_30                                                                     |    <0.001 |
|               ram_reg_256_511_31_31                                                                     |    <0.001 |
|               ram_reg_256_511_3_3                                                                       |    <0.001 |
|               ram_reg_256_511_4_4                                                                       |    <0.001 |
|               ram_reg_256_511_5_5                                                                       |    <0.001 |
|               ram_reg_256_511_6_6                                                                       |    <0.001 |
|               ram_reg_256_511_7_7                                                                       |    <0.001 |
|               ram_reg_256_511_8_8                                                                       |    <0.001 |
|               ram_reg_256_511_9_9                                                                       |    <0.001 |
|               ram_reg_512_767_0_0                                                                       |    <0.001 |
|               ram_reg_512_767_10_10                                                                     |    <0.001 |
|               ram_reg_512_767_11_11                                                                     |    <0.001 |
|               ram_reg_512_767_12_12                                                                     |    <0.001 |
|               ram_reg_512_767_13_13                                                                     |    <0.001 |
|               ram_reg_512_767_14_14                                                                     |    <0.001 |
|               ram_reg_512_767_15_15                                                                     |    <0.001 |
|               ram_reg_512_767_16_16                                                                     |    <0.001 |
|               ram_reg_512_767_17_17                                                                     |    <0.001 |
|               ram_reg_512_767_18_18                                                                     |    <0.001 |
|               ram_reg_512_767_19_19                                                                     |    <0.001 |
|               ram_reg_512_767_1_1                                                                       |    <0.001 |
|               ram_reg_512_767_20_20                                                                     |    <0.001 |
|               ram_reg_512_767_21_21                                                                     |    <0.001 |
|               ram_reg_512_767_22_22                                                                     |    <0.001 |
|               ram_reg_512_767_23_23                                                                     |    <0.001 |
|               ram_reg_512_767_24_24                                                                     |    <0.001 |
|               ram_reg_512_767_25_25                                                                     |    <0.001 |
|               ram_reg_512_767_26_26                                                                     |    <0.001 |
|               ram_reg_512_767_27_27                                                                     |    <0.001 |
|               ram_reg_512_767_28_28                                                                     |    <0.001 |
|               ram_reg_512_767_29_29                                                                     |    <0.001 |
|               ram_reg_512_767_2_2                                                                       |    <0.001 |
|               ram_reg_512_767_30_30                                                                     |    <0.001 |
|               ram_reg_512_767_31_31                                                                     |    <0.001 |
|               ram_reg_512_767_3_3                                                                       |    <0.001 |
|               ram_reg_512_767_4_4                                                                       |    <0.001 |
|               ram_reg_512_767_5_5                                                                       |    <0.001 |
|               ram_reg_512_767_6_6                                                                       |    <0.001 |
|               ram_reg_512_767_7_7                                                                       |    <0.001 |
|               ram_reg_512_767_8_8                                                                       |    <0.001 |
|               ram_reg_512_767_9_9                                                                       |    <0.001 |
|               ram_reg_768_1023_0_0                                                                      |    <0.001 |
|               ram_reg_768_1023_10_10                                                                    |    <0.001 |
|               ram_reg_768_1023_11_11                                                                    |    <0.001 |
|               ram_reg_768_1023_12_12                                                                    |    <0.001 |
|               ram_reg_768_1023_13_13                                                                    |    <0.001 |
|               ram_reg_768_1023_14_14                                                                    |    <0.001 |
|               ram_reg_768_1023_15_15                                                                    |    <0.001 |
|               ram_reg_768_1023_16_16                                                                    |    <0.001 |
|               ram_reg_768_1023_17_17                                                                    |    <0.001 |
|               ram_reg_768_1023_18_18                                                                    |    <0.001 |
|               ram_reg_768_1023_19_19                                                                    |    <0.001 |
|               ram_reg_768_1023_1_1                                                                      |    <0.001 |
|               ram_reg_768_1023_20_20                                                                    |    <0.001 |
|               ram_reg_768_1023_21_21                                                                    |    <0.001 |
|               ram_reg_768_1023_22_22                                                                    |    <0.001 |
|               ram_reg_768_1023_23_23                                                                    |    <0.001 |
|               ram_reg_768_1023_24_24                                                                    |    <0.001 |
|               ram_reg_768_1023_25_25                                                                    |    <0.001 |
|               ram_reg_768_1023_26_26                                                                    |    <0.001 |
|               ram_reg_768_1023_27_27                                                                    |    <0.001 |
|               ram_reg_768_1023_28_28                                                                    |    <0.001 |
|               ram_reg_768_1023_29_29                                                                    |    <0.001 |
|               ram_reg_768_1023_2_2                                                                      |    <0.001 |
|               ram_reg_768_1023_30_30                                                                    |    <0.001 |
|               ram_reg_768_1023_31_31                                                                    |    <0.001 |
|               ram_reg_768_1023_3_3                                                                      |    <0.001 |
|               ram_reg_768_1023_4_4                                                                      |    <0.001 |
|               ram_reg_768_1023_5_5                                                                      |    <0.001 |
|               ram_reg_768_1023_6_6                                                                      |    <0.001 |
|               ram_reg_768_1023_7_7                                                                      |    <0.001 |
|               ram_reg_768_1023_8_8                                                                      |    <0.001 |
|               ram_reg_768_1023_9_9                                                                      |    <0.001 |
|       div1                                                                                              |    <0.001 |
|       div2                                                                                              |    <0.001 |
|       sdcont                                                                                            |     0.002 |
|   cache0                                                                                                |    <0.001 |
|     U0                                                                                                  |    <0.001 |
|       synth_options.dist_mem_inst                                                                       |    <0.001 |
|         gen_sp_ram.spram_inst                                                                           |    <0.001 |
|           ram_reg_0_255_0_0                                                                             |    <0.001 |
|           ram_reg_0_255_10_10                                                                           |    <0.001 |
|           ram_reg_0_255_11_11                                                                           |    <0.001 |
|           ram_reg_0_255_12_12                                                                           |    <0.001 |
|           ram_reg_0_255_13_13                                                                           |    <0.001 |
|           ram_reg_0_255_14_14                                                                           |    <0.001 |
|           ram_reg_0_255_15_15                                                                           |    <0.001 |
|           ram_reg_0_255_16_16                                                                           |    <0.001 |
|           ram_reg_0_255_17_17                                                                           |    <0.001 |
|           ram_reg_0_255_18_18                                                                           |    <0.001 |
|           ram_reg_0_255_19_19                                                                           |    <0.001 |
|           ram_reg_0_255_1_1                                                                             |    <0.001 |
|           ram_reg_0_255_20_20                                                                           |    <0.001 |
|           ram_reg_0_255_21_21                                                                           |    <0.001 |
|           ram_reg_0_255_22_22                                                                           |    <0.001 |
|           ram_reg_0_255_23_23                                                                           |    <0.001 |
|           ram_reg_0_255_24_24                                                                           |    <0.001 |
|           ram_reg_0_255_25_25                                                                           |    <0.001 |
|           ram_reg_0_255_26_26                                                                           |    <0.001 |
|           ram_reg_0_255_27_27                                                                           |    <0.001 |
|           ram_reg_0_255_28_28                                                                           |    <0.001 |
|           ram_reg_0_255_29_29                                                                           |    <0.001 |
|           ram_reg_0_255_2_2                                                                             |    <0.001 |
|           ram_reg_0_255_30_30                                                                           |    <0.001 |
|           ram_reg_0_255_31_31                                                                           |    <0.001 |
|           ram_reg_0_255_3_3                                                                             |    <0.001 |
|           ram_reg_0_255_4_4                                                                             |    <0.001 |
|           ram_reg_0_255_5_5                                                                             |    <0.001 |
|           ram_reg_0_255_6_6                                                                             |    <0.001 |
|           ram_reg_0_255_7_7                                                                             |    <0.001 |
|           ram_reg_0_255_8_8                                                                             |    <0.001 |
|           ram_reg_0_255_9_9                                                                             |    <0.001 |
|           ram_reg_256_511_0_0                                                                           |    <0.001 |
|           ram_reg_256_511_10_10                                                                         |    <0.001 |
|           ram_reg_256_511_11_11                                                                         |    <0.001 |
|           ram_reg_256_511_12_12                                                                         |    <0.001 |
|           ram_reg_256_511_13_13                                                                         |    <0.001 |
|           ram_reg_256_511_14_14                                                                         |    <0.001 |
|           ram_reg_256_511_15_15                                                                         |    <0.001 |
|           ram_reg_256_511_16_16                                                                         |    <0.001 |
|           ram_reg_256_511_17_17                                                                         |    <0.001 |
|           ram_reg_256_511_18_18                                                                         |    <0.001 |
|           ram_reg_256_511_19_19                                                                         |    <0.001 |
|           ram_reg_256_511_1_1                                                                           |    <0.001 |
|           ram_reg_256_511_20_20                                                                         |    <0.001 |
|           ram_reg_256_511_21_21                                                                         |    <0.001 |
|           ram_reg_256_511_22_22                                                                         |    <0.001 |
|           ram_reg_256_511_23_23                                                                         |    <0.001 |
|           ram_reg_256_511_24_24                                                                         |    <0.001 |
|           ram_reg_256_511_25_25                                                                         |    <0.001 |
|           ram_reg_256_511_26_26                                                                         |    <0.001 |
|           ram_reg_256_511_27_27                                                                         |    <0.001 |
|           ram_reg_256_511_28_28                                                                         |    <0.001 |
|           ram_reg_256_511_29_29                                                                         |    <0.001 |
|           ram_reg_256_511_2_2                                                                           |    <0.001 |
|           ram_reg_256_511_30_30                                                                         |    <0.001 |
|           ram_reg_256_511_31_31                                                                         |    <0.001 |
|           ram_reg_256_511_3_3                                                                           |    <0.001 |
|           ram_reg_256_511_4_4                                                                           |    <0.001 |
|           ram_reg_256_511_5_5                                                                           |    <0.001 |
|           ram_reg_256_511_6_6                                                                           |    <0.001 |
|           ram_reg_256_511_7_7                                                                           |    <0.001 |
|           ram_reg_256_511_8_8                                                                           |    <0.001 |
|           ram_reg_256_511_9_9                                                                           |    <0.001 |
|   clk_divider                                                                                           |     0.107 |
|     inst                                                                                                |     0.107 |
|   data_ram0                                                                                             |    <0.001 |
|     m_data_block_0_reg_0_255_0_0                                                                        |    <0.001 |
|     m_data_block_0_reg_0_255_1_1                                                                        |    <0.001 |
|     m_data_block_0_reg_0_255_2_2                                                                        |    <0.001 |
|     m_data_block_0_reg_0_255_3_3                                                                        |    <0.001 |
|     m_data_block_0_reg_0_255_4_4                                                                        |    <0.001 |
|     m_data_block_0_reg_0_255_5_5                                                                        |    <0.001 |
|     m_data_block_0_reg_0_255_6_6                                                                        |    <0.001 |
|     m_data_block_0_reg_0_255_7_7                                                                        |    <0.001 |
|     m_data_block_0_reg_256_511_0_0                                                                      |    <0.001 |
|     m_data_block_0_reg_256_511_1_1                                                                      |    <0.001 |
|     m_data_block_0_reg_256_511_2_2                                                                      |    <0.001 |
|     m_data_block_0_reg_256_511_3_3                                                                      |    <0.001 |
|     m_data_block_0_reg_256_511_4_4                                                                      |    <0.001 |
|     m_data_block_0_reg_256_511_5_5                                                                      |    <0.001 |
|     m_data_block_0_reg_256_511_6_6                                                                      |    <0.001 |
|     m_data_block_0_reg_256_511_7_7                                                                      |    <0.001 |
|     m_data_block_0_reg_512_767_0_0                                                                      |    <0.001 |
|     m_data_block_0_reg_512_767_1_1                                                                      |    <0.001 |
|     m_data_block_0_reg_512_767_2_2                                                                      |    <0.001 |
|     m_data_block_0_reg_512_767_3_3                                                                      |    <0.001 |
|     m_data_block_0_reg_512_767_4_4                                                                      |    <0.001 |
|     m_data_block_0_reg_512_767_5_5                                                                      |    <0.001 |
|     m_data_block_0_reg_512_767_6_6                                                                      |    <0.001 |
|     m_data_block_0_reg_512_767_7_7                                                                      |    <0.001 |
|     m_data_block_0_reg_768_1023_0_0                                                                     |    <0.001 |
|     m_data_block_0_reg_768_1023_1_1                                                                     |    <0.001 |
|     m_data_block_0_reg_768_1023_2_2                                                                     |    <0.001 |
|     m_data_block_0_reg_768_1023_3_3                                                                     |    <0.001 |
|     m_data_block_0_reg_768_1023_4_4                                                                     |    <0.001 |
|     m_data_block_0_reg_768_1023_5_5                                                                     |    <0.001 |
|     m_data_block_0_reg_768_1023_6_6                                                                     |    <0.001 |
|     m_data_block_0_reg_768_1023_7_7                                                                     |    <0.001 |
|     m_data_block_1_reg_0_255_0_0                                                                        |    <0.001 |
|     m_data_block_1_reg_0_255_1_1                                                                        |    <0.001 |
|     m_data_block_1_reg_0_255_2_2                                                                        |    <0.001 |
|     m_data_block_1_reg_0_255_3_3                                                                        |    <0.001 |
|     m_data_block_1_reg_0_255_4_4                                                                        |    <0.001 |
|     m_data_block_1_reg_0_255_5_5                                                                        |    <0.001 |
|     m_data_block_1_reg_0_255_6_6                                                                        |    <0.001 |
|     m_data_block_1_reg_0_255_7_7                                                                        |    <0.001 |
|     m_data_block_1_reg_256_511_0_0                                                                      |    <0.001 |
|     m_data_block_1_reg_256_511_1_1                                                                      |    <0.001 |
|     m_data_block_1_reg_256_511_2_2                                                                      |    <0.001 |
|     m_data_block_1_reg_256_511_3_3                                                                      |    <0.001 |
|     m_data_block_1_reg_256_511_4_4                                                                      |    <0.001 |
|     m_data_block_1_reg_256_511_5_5                                                                      |    <0.001 |
|     m_data_block_1_reg_256_511_6_6                                                                      |    <0.001 |
|     m_data_block_1_reg_256_511_7_7                                                                      |    <0.001 |
|     m_data_block_1_reg_512_767_0_0                                                                      |    <0.001 |
|     m_data_block_1_reg_512_767_1_1                                                                      |    <0.001 |
|     m_data_block_1_reg_512_767_2_2                                                                      |    <0.001 |
|     m_data_block_1_reg_512_767_3_3                                                                      |    <0.001 |
|     m_data_block_1_reg_512_767_4_4                                                                      |    <0.001 |
|     m_data_block_1_reg_512_767_5_5                                                                      |    <0.001 |
|     m_data_block_1_reg_512_767_6_6                                                                      |    <0.001 |
|     m_data_block_1_reg_512_767_7_7                                                                      |    <0.001 |
|     m_data_block_1_reg_768_1023_0_0                                                                     |    <0.001 |
|     m_data_block_1_reg_768_1023_1_1                                                                     |    <0.001 |
|     m_data_block_1_reg_768_1023_2_2                                                                     |    <0.001 |
|     m_data_block_1_reg_768_1023_3_3                                                                     |    <0.001 |
|     m_data_block_1_reg_768_1023_4_4                                                                     |    <0.001 |
|     m_data_block_1_reg_768_1023_5_5                                                                     |    <0.001 |
|     m_data_block_1_reg_768_1023_6_6                                                                     |    <0.001 |
|     m_data_block_1_reg_768_1023_7_7                                                                     |    <0.001 |
|     m_data_block_2_reg_0_255_0_0                                                                        |    <0.001 |
|     m_data_block_2_reg_0_255_1_1                                                                        |    <0.001 |
|     m_data_block_2_reg_0_255_2_2                                                                        |    <0.001 |
|     m_data_block_2_reg_0_255_3_3                                                                        |    <0.001 |
|     m_data_block_2_reg_0_255_4_4                                                                        |    <0.001 |
|     m_data_block_2_reg_0_255_5_5                                                                        |    <0.001 |
|     m_data_block_2_reg_0_255_6_6                                                                        |    <0.001 |
|     m_data_block_2_reg_0_255_7_7                                                                        |    <0.001 |
|     m_data_block_2_reg_256_511_0_0                                                                      |    <0.001 |
|     m_data_block_2_reg_256_511_1_1                                                                      |    <0.001 |
|     m_data_block_2_reg_256_511_2_2                                                                      |    <0.001 |
|     m_data_block_2_reg_256_511_3_3                                                                      |    <0.001 |
|     m_data_block_2_reg_256_511_4_4                                                                      |    <0.001 |
|     m_data_block_2_reg_256_511_5_5                                                                      |    <0.001 |
|     m_data_block_2_reg_256_511_6_6                                                                      |    <0.001 |
|     m_data_block_2_reg_256_511_7_7                                                                      |    <0.001 |
|     m_data_block_2_reg_512_767_0_0                                                                      |    <0.001 |
|     m_data_block_2_reg_512_767_1_1                                                                      |    <0.001 |
|     m_data_block_2_reg_512_767_2_2                                                                      |    <0.001 |
|     m_data_block_2_reg_512_767_3_3                                                                      |    <0.001 |
|     m_data_block_2_reg_512_767_4_4                                                                      |    <0.001 |
|     m_data_block_2_reg_512_767_5_5                                                                      |    <0.001 |
|     m_data_block_2_reg_512_767_6_6                                                                      |    <0.001 |
|     m_data_block_2_reg_512_767_7_7                                                                      |    <0.001 |
|     m_data_block_2_reg_768_1023_0_0                                                                     |    <0.001 |
|     m_data_block_2_reg_768_1023_1_1                                                                     |    <0.001 |
|     m_data_block_2_reg_768_1023_2_2                                                                     |    <0.001 |
|     m_data_block_2_reg_768_1023_3_3                                                                     |    <0.001 |
|     m_data_block_2_reg_768_1023_4_4                                                                     |    <0.001 |
|     m_data_block_2_reg_768_1023_5_5                                                                     |    <0.001 |
|     m_data_block_2_reg_768_1023_6_6                                                                     |    <0.001 |
|     m_data_block_2_reg_768_1023_7_7                                                                     |    <0.001 |
|     m_data_block_3_reg_0_255_0_0                                                                        |    <0.001 |
|     m_data_block_3_reg_0_255_1_1                                                                        |    <0.001 |
|     m_data_block_3_reg_0_255_2_2                                                                        |    <0.001 |
|     m_data_block_3_reg_0_255_3_3                                                                        |    <0.001 |
|     m_data_block_3_reg_0_255_4_4                                                                        |    <0.001 |
|     m_data_block_3_reg_0_255_5_5                                                                        |    <0.001 |
|     m_data_block_3_reg_0_255_6_6                                                                        |    <0.001 |
|     m_data_block_3_reg_0_255_7_7                                                                        |    <0.001 |
|     m_data_block_3_reg_256_511_0_0                                                                      |    <0.001 |
|     m_data_block_3_reg_256_511_1_1                                                                      |    <0.001 |
|     m_data_block_3_reg_256_511_2_2                                                                      |    <0.001 |
|     m_data_block_3_reg_256_511_3_3                                                                      |    <0.001 |
|     m_data_block_3_reg_256_511_4_4                                                                      |    <0.001 |
|     m_data_block_3_reg_256_511_5_5                                                                      |    <0.001 |
|     m_data_block_3_reg_256_511_6_6                                                                      |    <0.001 |
|     m_data_block_3_reg_256_511_7_7                                                                      |    <0.001 |
|     m_data_block_3_reg_512_767_0_0                                                                      |    <0.001 |
|     m_data_block_3_reg_512_767_1_1                                                                      |    <0.001 |
|     m_data_block_3_reg_512_767_2_2                                                                      |    <0.001 |
|     m_data_block_3_reg_512_767_3_3                                                                      |    <0.001 |
|     m_data_block_3_reg_512_767_4_4                                                                      |    <0.001 |
|     m_data_block_3_reg_512_767_5_5                                                                      |    <0.001 |
|     m_data_block_3_reg_512_767_6_6                                                                      |    <0.001 |
|     m_data_block_3_reg_512_767_7_7                                                                      |    <0.001 |
|     m_data_block_3_reg_768_1023_0_0                                                                     |    <0.001 |
|     m_data_block_3_reg_768_1023_1_1                                                                     |    <0.001 |
|     m_data_block_3_reg_768_1023_2_2                                                                     |    <0.001 |
|     m_data_block_3_reg_768_1023_3_3                                                                     |    <0.001 |
|     m_data_block_3_reg_768_1023_4_4                                                                     |    <0.001 |
|     m_data_block_3_reg_768_1023_5_5                                                                     |    <0.001 |
|     m_data_block_3_reg_768_1023_6_6                                                                     |    <0.001 |
|     m_data_block_3_reg_768_1023_7_7                                                                     |    <0.001 |
|   databus_0                                                                                             |    <0.001 |
|   sccpu                                                                                                 |    <0.001 |
|     ex0                                                                                                 |    <0.001 |
|       I_MDU                                                                                             |    <0.001 |
|         DIV                                                                                             |    <0.001 |
|         DIVU                                                                                            |    <0.001 |
|         multiplier                                                                                      |    <0.001 |
|       i_ALU                                                                                             |    <0.001 |
|         sbbu_block                                                                                      |    <0.001 |
|         slt                                                                                             |     0.000 |
|     ex_mem0                                                                                             |    <0.001 |
|     hilo_reg0                                                                                           |    <0.001 |
|     id0                                                                                                 |    <0.001 |
|     id_ex0                                                                                              |    <0.001 |
|     if_id0                                                                                              |    <0.001 |
|     mem0                                                                                                |    <0.001 |
|     mem_wb0                                                                                             |    <0.001 |
|     pc_reg0                                                                                             |    <0.001 |
|     regfile1                                                                                            |    <0.001 |
|   sealedDDR_0                                                                                           |     0.802 |
|     clk_divider                                                                                         |     0.107 |
|       inst                                                                                              |     0.107 |
|     ddr2_wr_ins                                                                                         |     0.693 |
|       ddr2_weight_load_ins                                                                              |    <0.001 |
|       ddr2_write_ctr_imp                                                                                |    <0.001 |
|       weight_ddr2_ram                                                                                   |     0.692 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |     0.000 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |     0.000 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |     0.000 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |     0.000 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |     0.000 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |     0.000 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |     0.000 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |     0.000 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |     0.000 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |     0.000 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 |     0.000 |
|         ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 |     0.000 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |     0.000 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |     0.000 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |     0.000 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |     0.000 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |     0.000 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|         ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |     0.000 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|         ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |     0.000 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_0_5   |     0.000 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |     0.000 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |     0.000 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |     0.000 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |     0.000 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |     0.000 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |     0.000 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |     0.000 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |     0.000 |
|         ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |     0.000 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |     0.000 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |     0.000 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |     0.000 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |     0.000 |
|         ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |     0.000 |
|         u_ddr2_ram_mig                                                                                  |     0.692 |
|           temp_mon_enabled.u_tempmon                                                                    |     0.006 |
|           u_ddr2_clk_ibuf                                                                               |     0.000 |
|           u_ddr2_infrastructure                                                                         |     0.171 |
|           u_iodelay_ctrl                                                                                |    <0.001 |
|           u_memc_ui_top_std                                                                             |     0.515 |
|             mem_intfc0                                                                                  |     0.513 |
|               ddr_phy_top0                                                                              |     0.509 |
|                 u_ddr_calib_top                                                                         |     0.014 |
|                   ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                     |     0.004 |
|                   ddr_phy_tempmon_0                                                                     |    <0.001 |
|                   dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                         |     0.001 |
|                   mb_wrlvl_off.u_phy_wrlvl_off_delay                                                    |    <0.001 |
|                   u_ddr_phy_init                                                                        |     0.006 |
|                   u_ddr_phy_wrcal                                                                       |     0.002 |
|                 u_ddr_mc_phy_wrapper                                                                    |     0.495 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq                                           |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq                                           |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq                                           |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq                                           |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq                                           |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq                                           |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq                                            |     0.013 |
|                   gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq                                            |     0.013 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.021 |
|                     IBUFDS                                                                              |     0.017 |
|                     OBUFTDS                                                                             |     0.004 |
|                   gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_ddr2_or_low_dqs_diff.u_iobuf_dqs                |     0.021 |
|                     IBUFDS                                                                              |     0.017 |
|                     OBUFTDS                                                                             |     0.004 |
|                   u_ddr_mc_phy                                                                          |     0.083 |
|                     ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                   |     0.083 |
|                       ddr_byte_lane_A.ddr_byte_lane_A                                                   |     0.032 |
|                         ddr_byte_group_io                                                               |     0.030 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                       ddr_byte_lane_B.ddr_byte_lane_B                                                   |     0.001 |
|                         ddr_byte_group_io                                                               |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                       ddr_byte_lane_C.ddr_byte_lane_C                                                   |     0.032 |
|                         ddr_byte_group_io                                                               |     0.030 |
|                         dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                   |    <0.001 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                       ddr_byte_lane_D.ddr_byte_lane_D                                                   |     0.010 |
|                         ddr_byte_group_io                                                               |    <0.001 |
|                         ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                       |     0.009 |
|                         of_pre_fifo_gen.u_ddr_of_pre_fifo                                               |    <0.001 |
|                           mem_reg_0_15_12_17                                                            |    <0.001 |
|                           mem_reg_0_15_18_23                                                            |    <0.001 |
|                           mem_reg_0_15_24_29                                                            |    <0.001 |
|                           mem_reg_0_15_30_35                                                            |    <0.001 |
|                           mem_reg_0_15_36_41                                                            |    <0.001 |
|                           mem_reg_0_15_42_47                                                            |    <0.001 |
|                           mem_reg_0_15_48_53                                                            |    <0.001 |
|                           mem_reg_0_15_54_59                                                            |    <0.001 |
|                           mem_reg_0_15_60_65                                                            |    <0.001 |
|                           mem_reg_0_15_66_71                                                            |    <0.001 |
|                           mem_reg_0_15_6_11                                                             |     0.000 |
|                           mem_reg_0_15_72_77                                                            |    <0.001 |
|               mc0                                                                                       |     0.003 |
|                 bank_mach0                                                                              |     0.002 |
|                   arb_mux0                                                                              |    <0.001 |
|                     arb_row_col0                                                                        |    <0.001 |
|                       col_arb0                                                                          |    <0.001 |
|                       config_arb0                                                                       |    <0.001 |
|                       pre_4_1_1T_arb.pre_arb0                                                           |    <0.001 |
|                       row_arb0                                                                          |    <0.001 |
|                     arb_select0                                                                         |    <0.001 |
|                   bank_cntrl[0].bank0                                                                   |    <0.001 |
|                     bank_compare0                                                                       |    <0.001 |
|                     bank_queue0                                                                         |    <0.001 |
|                     bank_state0                                                                         |    <0.001 |
|                   bank_cntrl[1].bank0                                                                   |    <0.001 |
|                     bank_compare0                                                                       |    <0.001 |
|                     bank_queue0                                                                         |    <0.001 |
|                     bank_state0                                                                         |    <0.001 |
|                   bank_cntrl[2].bank0                                                                   |    <0.001 |
|                     bank_compare0                                                                       |    <0.001 |
|                     bank_queue0                                                                         |    <0.001 |
|                     bank_state0                                                                         |    <0.001 |
|                   bank_cntrl[3].bank0                                                                   |    <0.001 |
|                     bank_compare0                                                                       |    <0.001 |
|                     bank_queue0                                                                         |    <0.001 |
|                     bank_state0                                                                         |    <0.001 |
|                   bank_common0                                                                          |    <0.001 |
|                 col_mach0                                                                               |    <0.001 |
|                   read_fifo.fifo_ram[1].RAM32M0                                                         |    <0.001 |
|                 rank_mach0                                                                              |    <0.001 |
|                   rank_cntrl[0].rank_cntrl0                                                             |    <0.001 |
|                   rank_common0                                                                          |    <0.001 |
|                     maintenance_request.maint_arb0                                                      |    <0.001 |
|             u_ui_top                                                                                    |     0.002 |
|               ui_cmd0                                                                                   |    <0.001 |
|               ui_rd_data0                                                                               |    <0.001 |
|               ui_wr_data0                                                                               |     0.001 |
|                 pointer_ram.rams[0].RAM32M0                                                             |    <0.001 |
|                 pointer_ram.rams[1].RAM32M0                                                             |    <0.001 |
|                 write_buffer.wr_buffer_ram[0].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[10].RAM32M0                                                  |     0.000 |
|                 write_buffer.wr_buffer_ram[11].RAM32M0                                                  |     0.000 |
|                 write_buffer.wr_buffer_ram[12].RAM32M0                                                  |     0.000 |
|                 write_buffer.wr_buffer_ram[13].RAM32M0                                                  |     0.000 |
|                 write_buffer.wr_buffer_ram[14].RAM32M0                                                  |     0.000 |
|                 write_buffer.wr_buffer_ram[15].RAM32M0                                                  |     0.000 |
|                 write_buffer.wr_buffer_ram[16].RAM32M0                                                  |     0.000 |
|                 write_buffer.wr_buffer_ram[17].RAM32M0                                                  |     0.000 |
|                 write_buffer.wr_buffer_ram[18].RAM32M0                                                  |     0.000 |
|                 write_buffer.wr_buffer_ram[19].RAM32M0                                                  |     0.000 |
|                 write_buffer.wr_buffer_ram[1].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[20].RAM32M0                                                  |     0.000 |
|                 write_buffer.wr_buffer_ram[21].RAM32M0                                                  |     0.000 |
|                 write_buffer.wr_buffer_ram[22].RAM32M0                                                  |     0.000 |
|                 write_buffer.wr_buffer_ram[23].RAM32M0                                                  |     0.000 |
|                 write_buffer.wr_buffer_ram[2].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[3].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[4].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[5].RAM32M0                                                   |    <0.001 |
|                 write_buffer.wr_buffer_ram[6].RAM32M0                                                   |     0.000 |
|                 write_buffer.wr_buffer_ram[7].RAM32M0                                                   |     0.000 |
|                 write_buffer.wr_buffer_ram[8].RAM32M0                                                   |     0.000 |
|                 write_buffer.wr_buffer_ram[9].RAM32M0                                                   |     0.000 |
|   seg7                                                                                                  |    <0.001 |
+---------------------------------------------------------------------------------------------------------+-----------+


