Vivado Simulator v2024.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/lalith/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot check_logic_tb_behav xil_defaultlib.check_logic_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'y' [/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sources_1/new/check_logic.sv:50]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'y' [/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sources_1/new/check_logic.sv:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TRI_STATE
Compiling module xil_defaultlib.TWO_MUX_TRI
Compiling module xil_defaultlib.check_logic
Compiling module xil_defaultlib.check_logic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot check_logic_tb_behav
