

================================================================
== Vitis HLS Report for 'OP_AL_32I'
================================================================
* Date:           Wed Feb 28 07:27:09 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        denem6
* Solution:       solution_illegal (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.833 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1059|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     107|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       0|    1166|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |grp_fu_254_p2        |         +|   0|  0|   38|          31|          31|
    |grp_fu_277_p2        |         -|   0|  0|   38|           1|          31|
    |rd_val_14_fu_370_p2  |         -|   0|  0|   38|          31|          31|
    |grp_fu_262_p2        |       and|   0|  0|   31|          31|          31|
    |ashr_ln16_fu_409_p2  |      ashr|   0|  0|   96|          31|          31|
    |ashr_ln29_fu_363_p2  |      ashr|   0|  0|   96|          31|          31|
    |rd_val_16_fu_308_p2  |      ashr|   0|  0|   96|          31|          31|
    |grp_fu_242_p2        |      icmp|   0|  0|   38|          31|          31|
    |grp_fu_248_p2        |      icmp|   0|  0|   38|          31|          31|
    |lshr_ln20_fu_377_p2  |      lshr|   0|  0|  100|          32|          32|
    |rd_val_15_fu_323_p2  |      lshr|   0|  0|  100|          32|          32|
    |grp_fu_226_p2        |        or|   0|  0|   31|          31|          31|
    |grp_fu_283_p2        |       shl|   0|  0|   96|          31|          31|
    |rd_val_2_fu_352_p2   |       shl|   0|  0|   96|          31|          31|
    |shl_ln16_fu_402_p2   |       shl|   0|  0|   96|          31|          31|
    |grp_fu_234_p2        |       xor|   0|  0|   31|          31|          31|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0| 1059|         468|         498|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_error_phi_fu_146_p52    |  14|          3|    1|          3|
    |ap_phi_mux_rd_val_9_phi_fu_85_p52  |  93|         19|   31|        589|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 107|         22|   32|        592|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_ready    |  out|    1|  ap_ctrl_hs|     OP_AL_32I|  return value|
|ap_return   |  out|   32|  ap_ctrl_hs|     OP_AL_32I|  return value|
|opcode_val  |   in|    6|     ap_none|    opcode_val|        scalar|
|func7_val   |   in|    7|     ap_none|     func7_val|        scalar|
|func3_val   |   in|    3|     ap_none|     func3_val|        scalar|
|op1_val     |   in|   31|     ap_none|       op1_val|        scalar|
|op2_val     |   in|   31|     ap_none|       op2_val|        scalar|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%op2_val_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %op2_val"   --->   Operation 2 'read' 'op2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%op1_val_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %op1_val"   --->   Operation 3 'read' 'op1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%func3_val_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %func3_val"   --->   Operation 4 'read' 'func3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%func7_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %func7_val"   --->   Operation 5 'read' 'func7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%opcode_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %opcode_val"   --->   Operation 6 'read' 'opcode_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%op2_val_cast3 = sext i31 %op2_val_read"   --->   Operation 7 'sext' 'op2_val_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%op1_val_cast = sext i31 %op1_val_read"   --->   Operation 8 'sext' 'op1_val_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.72ns)   --->   "%switch_ln10 = switch i6 %opcode_val_read, void %sw.epilog126, i6 51, void %sw.bb, i6 19, void %sw.bb57" [OP_AL_32I.cpp:10]   --->   Operation 9 'switch' 'switch_ln10' <Predicate = true> <Delay = 0.72>
ST_1 : Operation 10 [1/1] (0.69ns)   --->   "%switch_ln37 = switch i3 %func3_val_read, void %sw.bb119, i3 0, void %sw.bb59, i3 1, void %sw.bb62, i3 2, void %sw.bb66, i3 3, void %sw.bb82, i3 4, void %sw.bb100, i3 5, void %sw.bb102, i3 6, void %sw.bb117" [OP_AL_32I.cpp:37]   --->   Operation 10 'switch' 'switch_ln37' <Predicate = (opcode_val_read == 19)> <Delay = 0.69>
ST_1 : Operation 11 [1/1] (0.28ns)   --->   "%rd_val_6 = or i31 %op2_val_read, i31 %op1_val_read" [OP_AL_32I.cpp:50]   --->   Operation 11 'or' 'rd_val_6' <Predicate = (opcode_val_read == 19 & func3_val_read == 6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.72ns)   --->   "%br_ln50 = br void %sw.epilog126" [OP_AL_32I.cpp:50]   --->   Operation 12 'br' 'br_ln50' <Predicate = (opcode_val_read == 19 & func3_val_read == 6)> <Delay = 0.72>
ST_1 : Operation 13 [1/1] (0.72ns)   --->   "%switch_ln44 = switch i7 %func7_val_read, void %sw.epilog126, i7 0, void %sw.bb104, i7 32, void %sw.bb110" [OP_AL_32I.cpp:44]   --->   Operation 13 'switch' 'switch_ln44' <Predicate = (opcode_val_read == 19 & func3_val_read == 5)> <Delay = 0.72>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i31 %op2_val_read" [OP_AL_32I.cpp:46]   --->   Operation 14 'trunc' 'trunc_ln46' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln46cast = zext i5 %trunc_ln46" [OP_AL_32I.cpp:46]   --->   Operation 15 'zext' 'trunc_ln46cast' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.15ns)   --->   "%rd_val_16 = ashr i31 %op1_val_read, i31 %trunc_ln46cast" [OP_AL_32I.cpp:46]   --->   Operation 16 'ashr' 'rd_val_16' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 1.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.72ns)   --->   "%br_ln46 = br void %sw.epilog126" [OP_AL_32I.cpp:46]   --->   Operation 17 'br' 'br_ln46' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.72>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i31 %op2_val_read" [OP_AL_32I.cpp:45]   --->   Operation 18 'trunc' 'trunc_ln45' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i5 %trunc_ln45" [OP_AL_32I.cpp:45]   --->   Operation 19 'zext' 'zext_ln45' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.15ns)   --->   "%rd_val_15 = lshr i32 %op1_val_cast, i32 %zext_ln45" [OP_AL_32I.cpp:45]   --->   Operation 20 'lshr' 'rd_val_15' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 1.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln8_1 = trunc i32 %rd_val_15" [OP_AL_32I.cpp:8]   --->   Operation 21 'trunc' 'trunc_ln8_1' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.72ns)   --->   "%br_ln45 = br void %sw.epilog126" [OP_AL_32I.cpp:45]   --->   Operation 22 'br' 'br_ln45' <Predicate = (opcode_val_read == 19 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.72>
ST_1 : Operation 23 [1/1] (0.28ns)   --->   "%rd_val_5 = xor i31 %op2_val_read, i31 %op1_val_read" [OP_AL_32I.cpp:42]   --->   Operation 23 'xor' 'rd_val_5' <Predicate = (opcode_val_read == 19 & func3_val_read == 4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.72ns)   --->   "%br_ln42 = br void %sw.epilog126" [OP_AL_32I.cpp:42]   --->   Operation 24 'br' 'br_ln42' <Predicate = (opcode_val_read == 19 & func3_val_read == 4)> <Delay = 0.72>
ST_1 : Operation 25 [1/1] (0.94ns)   --->   "%rd_val_4 = icmp_ult  i31 %op1_val_read, i31 %op2_val_read" [OP_AL_32I.cpp:41]   --->   Operation 25 'icmp' 'rd_val_4' <Predicate = (opcode_val_read == 19 & func3_val_read == 3)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i1 %rd_val_4" [OP_AL_32I.cpp:8]   --->   Operation 26 'zext' 'zext_ln8_1' <Predicate = (opcode_val_read == 19 & func3_val_read == 3)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.72ns)   --->   "%br_ln41 = br void %sw.epilog126" [OP_AL_32I.cpp:41]   --->   Operation 27 'br' 'br_ln41' <Predicate = (opcode_val_read == 19 & func3_val_read == 3)> <Delay = 0.72>
ST_1 : Operation 28 [1/1] (0.94ns)   --->   "%rd_val_3 = icmp_slt  i31 %op1_val_read, i31 %op2_val_read" [OP_AL_32I.cpp:40]   --->   Operation 28 'icmp' 'rd_val_3' <Predicate = (opcode_val_read == 19 & func3_val_read == 2)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i1 %rd_val_3" [OP_AL_32I.cpp:8]   --->   Operation 29 'zext' 'zext_ln8' <Predicate = (opcode_val_read == 19 & func3_val_read == 2)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.72ns)   --->   "%br_ln40 = br void %sw.epilog126" [OP_AL_32I.cpp:40]   --->   Operation 30 'br' 'br_ln40' <Predicate = (opcode_val_read == 19 & func3_val_read == 2)> <Delay = 0.72>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i31 %op2_val_read" [OP_AL_32I.cpp:39]   --->   Operation 31 'trunc' 'trunc_ln39' <Predicate = (opcode_val_read == 19 & func3_val_read == 1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln39cast = zext i5 %trunc_ln39" [OP_AL_32I.cpp:39]   --->   Operation 32 'zext' 'trunc_ln39cast' <Predicate = (opcode_val_read == 19 & func3_val_read == 1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.15ns)   --->   "%rd_val_2 = shl i31 %op1_val_read, i31 %trunc_ln39cast" [OP_AL_32I.cpp:39]   --->   Operation 33 'shl' 'rd_val_2' <Predicate = (opcode_val_read == 19 & func3_val_read == 1)> <Delay = 1.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.72ns)   --->   "%br_ln39 = br void %sw.epilog126" [OP_AL_32I.cpp:39]   --->   Operation 34 'br' 'br_ln39' <Predicate = (opcode_val_read == 19 & func3_val_read == 1)> <Delay = 0.72>
ST_1 : Operation 35 [1/1] (0.94ns)   --->   "%rd_val_1 = add i31 %op2_val_read, i31 %op1_val_read" [OP_AL_32I.cpp:38]   --->   Operation 35 'add' 'rd_val_1' <Predicate = (opcode_val_read == 19 & func3_val_read == 0)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.72ns)   --->   "%br_ln38 = br void %sw.epilog126" [OP_AL_32I.cpp:38]   --->   Operation 36 'br' 'br_ln38' <Predicate = (opcode_val_read == 19 & func3_val_read == 0)> <Delay = 0.72>
ST_1 : Operation 37 [1/1] (0.28ns)   --->   "%rd_val = and i31 %op2_val_read, i31 %op1_val_read" [OP_AL_32I.cpp:51]   --->   Operation 37 'and' 'rd_val' <Predicate = (opcode_val_read == 19 & func3_val_read == 7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.72ns)   --->   "%br_ln51 = br void %sw.epilog126" [OP_AL_32I.cpp:51]   --->   Operation 38 'br' 'br_ln51' <Predicate = (opcode_val_read == 19 & func3_val_read == 7)> <Delay = 0.72>
ST_1 : Operation 39 [1/1] (0.72ns)   --->   "%switch_ln12 = switch i7 %func7_val_read, void %sw.epilog126, i7 0, void %sw.bb2, i7 32, void %sw.bb44" [OP_AL_32I.cpp:12]   --->   Operation 39 'switch' 'switch_ln12' <Predicate = (opcode_val_read == 51)> <Delay = 0.72>
ST_1 : Operation 40 [1/1] (0.72ns)   --->   "%switch_ln27 = switch i3 %func3_val_read, void %sw.epilog126, i3 0, void %sw.bb46, i3 5, void %sw.bb49" [OP_AL_32I.cpp:27]   --->   Operation 40 'switch' 'switch_ln27' <Predicate = (opcode_val_read == 51 & func7_val_read == 32)> <Delay = 0.72>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op2_val_cast3, i32 31" [OP_AL_32I.cpp:29]   --->   Operation 41 'bitselect' 'tmp_2' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %tmp_2, void %if.end.i, void %if.then.i" [OP_AL_32I.cpp:29]   --->   Operation 42 'br' 'br_ln29' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%op2_val_cast3cast23 = trunc i32 %op2_val_cast3" [OP_AL_32I.cpp:29]   --->   Operation 43 'trunc' 'op2_val_cast3cast23' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & !tmp_2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.15ns)   --->   "%ashr_ln29 = ashr i31 %op1_val_read, i31 %op2_val_cast3cast23" [OP_AL_32I.cpp:29]   --->   Operation 44 'ashr' 'ashr_ln29' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & !tmp_2)> <Delay = 1.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.72ns)   --->   "%br_ln29 = br void %sw.epilog126" [OP_AL_32I.cpp:29]   --->   Operation 45 'br' 'br_ln29' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & !tmp_2)> <Delay = 0.72>
ST_1 : Operation 46 [1/1] (0.94ns)   --->   "%sub_ln29 = sub i31 0, i31 %op2_val_read" [OP_AL_32I.cpp:29]   --->   Operation 46 'sub' 'sub_ln29' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_2)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.15ns)   --->   "%shl_ln29 = shl i31 %op1_val_read, i31 %sub_ln29" [OP_AL_32I.cpp:29]   --->   Operation 47 'shl' 'shl_ln29' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_2)> <Delay = 1.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.72ns)   --->   "%br_ln29 = br void %sw.epilog126" [OP_AL_32I.cpp:29]   --->   Operation 48 'br' 'br_ln29' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 32 & tmp_2)> <Delay = 0.72>
ST_1 : Operation 49 [1/1] (0.94ns)   --->   "%rd_val_14 = sub i31 %op1_val_read, i31 %op2_val_read" [OP_AL_32I.cpp:28]   --->   Operation 49 'sub' 'rd_val_14' <Predicate = (opcode_val_read == 51 & func3_val_read == 0 & func7_val_read == 32)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.72ns)   --->   "%br_ln28 = br void %sw.epilog126" [OP_AL_32I.cpp:28]   --->   Operation 50 'br' 'br_ln28' <Predicate = (opcode_val_read == 51 & func3_val_read == 0 & func7_val_read == 32)> <Delay = 0.72>
ST_1 : Operation 51 [1/1] (0.69ns)   --->   "%switch_ln14 = switch i3 %func3_val_read, void %sw.bb41, i3 0, void %sw.bb4, i3 1, void %sw.bb6, i3 2, void %sw.bb8, i3 3, void %sw.bb16, i3 4, void %sw.bb33, i3 5, void %sw.bb35, i3 6, void %sw.bb39" [OP_AL_32I.cpp:14]   --->   Operation 51 'switch' 'switch_ln14' <Predicate = (opcode_val_read == 51 & func7_val_read == 0)> <Delay = 0.69>
ST_1 : Operation 52 [1/1] (0.28ns)   --->   "%rd_val_13 = or i31 %op2_val_read, i31 %op1_val_read" [OP_AL_32I.cpp:21]   --->   Operation 52 'or' 'rd_val_13' <Predicate = (opcode_val_read == 51 & func3_val_read == 6 & func7_val_read == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.72ns)   --->   "%br_ln21 = br void %sw.epilog126" [OP_AL_32I.cpp:21]   --->   Operation 53 'br' 'br_ln21' <Predicate = (opcode_val_read == 51 & func3_val_read == 6 & func7_val_read == 0)> <Delay = 0.72>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op2_val_cast3, i32 31" [OP_AL_32I.cpp:20]   --->   Operation 54 'bitselect' 'tmp_1' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %tmp_1, void %if.end.i279, void %if.then.i272" [OP_AL_32I.cpp:20]   --->   Operation 55 'br' 'br_ln20' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.15ns)   --->   "%lshr_ln20 = lshr i32 %op1_val_cast, i32 %op2_val_cast3" [OP_AL_32I.cpp:20]   --->   Operation 56 'lshr' 'lshr_ln20' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & !tmp_1)> <Delay = 1.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = trunc i32 %lshr_ln20" [OP_AL_32I.cpp:20]   --->   Operation 57 'trunc' 'trunc_ln20_1' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.72ns)   --->   "%br_ln20 = br void %sw.epilog126" [OP_AL_32I.cpp:20]   --->   Operation 58 'br' 'br_ln20' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & !tmp_1)> <Delay = 0.72>
ST_1 : Operation 59 [1/1] (0.94ns)   --->   "%sub_ln20 = sub i31 0, i31 %op2_val_read" [OP_AL_32I.cpp:20]   --->   Operation 59 'sub' 'sub_ln20' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & tmp_1)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.15ns)   --->   "%shl_ln20 = shl i31 %op1_val_read, i31 %sub_ln20" [OP_AL_32I.cpp:20]   --->   Operation 60 'shl' 'shl_ln20' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & tmp_1)> <Delay = 1.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.72ns)   --->   "%br_ln20 = br void %sw.epilog126" [OP_AL_32I.cpp:20]   --->   Operation 61 'br' 'br_ln20' <Predicate = (opcode_val_read == 51 & func3_val_read == 5 & func7_val_read == 0 & tmp_1)> <Delay = 0.72>
ST_1 : Operation 62 [1/1] (0.28ns)   --->   "%rd_val_12 = xor i31 %op2_val_read, i31 %op1_val_read" [OP_AL_32I.cpp:19]   --->   Operation 62 'xor' 'rd_val_12' <Predicate = (opcode_val_read == 51 & func3_val_read == 4 & func7_val_read == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.72ns)   --->   "%br_ln19 = br void %sw.epilog126" [OP_AL_32I.cpp:19]   --->   Operation 63 'br' 'br_ln19' <Predicate = (opcode_val_read == 51 & func3_val_read == 4 & func7_val_read == 0)> <Delay = 0.72>
ST_1 : Operation 64 [1/1] (0.94ns)   --->   "%rd_val_11 = icmp_ult  i31 %op1_val_read, i31 %op2_val_read" [OP_AL_32I.cpp:18]   --->   Operation 64 'icmp' 'rd_val_11' <Predicate = (opcode_val_read == 51 & func3_val_read == 3 & func7_val_read == 0)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln8_3 = zext i1 %rd_val_11" [OP_AL_32I.cpp:8]   --->   Operation 65 'zext' 'zext_ln8_3' <Predicate = (opcode_val_read == 51 & func3_val_read == 3 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.72ns)   --->   "%br_ln18 = br void %sw.epilog126" [OP_AL_32I.cpp:18]   --->   Operation 66 'br' 'br_ln18' <Predicate = (opcode_val_read == 51 & func3_val_read == 3 & func7_val_read == 0)> <Delay = 0.72>
ST_1 : Operation 67 [1/1] (0.94ns)   --->   "%rd_val_10 = icmp_slt  i31 %op1_val_read, i31 %op2_val_read" [OP_AL_32I.cpp:17]   --->   Operation 67 'icmp' 'rd_val_10' <Predicate = (opcode_val_read == 51 & func3_val_read == 2 & func7_val_read == 0)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln8_2 = zext i1 %rd_val_10" [OP_AL_32I.cpp:8]   --->   Operation 68 'zext' 'zext_ln8_2' <Predicate = (opcode_val_read == 51 & func3_val_read == 2 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.72ns)   --->   "%br_ln17 = br void %sw.epilog126" [OP_AL_32I.cpp:17]   --->   Operation 69 'br' 'br_ln17' <Predicate = (opcode_val_read == 51 & func3_val_read == 2 & func7_val_read == 0)> <Delay = 0.72>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %op2_val_cast3, i32 31" [OP_AL_32I.cpp:16]   --->   Operation 70 'bitselect' 'tmp' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %tmp, void %if.else.i, void %if.then.i361" [OP_AL_32I.cpp:16]   --->   Operation 71 'br' 'br_ln16' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%op2_val_cast3cast = trunc i32 %op2_val_cast3" [OP_AL_32I.cpp:16]   --->   Operation 72 'trunc' 'op2_val_cast3cast' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & !tmp)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.15ns)   --->   "%shl_ln16 = shl i31 %op1_val_read, i31 %op2_val_cast3cast" [OP_AL_32I.cpp:16]   --->   Operation 73 'shl' 'shl_ln16' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & !tmp)> <Delay = 1.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.72ns)   --->   "%br_ln16 = br void %sw.epilog126" [OP_AL_32I.cpp:16]   --->   Operation 74 'br' 'br_ln16' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & !tmp)> <Delay = 0.72>
ST_1 : Operation 75 [1/1] (0.94ns)   --->   "%sub_ln16 = sub i31 0, i31 %op2_val_read" [OP_AL_32I.cpp:16]   --->   Operation 75 'sub' 'sub_ln16' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & tmp)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.15ns)   --->   "%ashr_ln16 = ashr i31 %op1_val_read, i31 %sub_ln16" [OP_AL_32I.cpp:16]   --->   Operation 76 'ashr' 'ashr_ln16' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & tmp)> <Delay = 1.15> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.72ns)   --->   "%br_ln16 = br void %sw.epilog126" [OP_AL_32I.cpp:16]   --->   Operation 77 'br' 'br_ln16' <Predicate = (opcode_val_read == 51 & func3_val_read == 1 & func7_val_read == 0 & tmp)> <Delay = 0.72>
ST_1 : Operation 78 [1/1] (0.94ns)   --->   "%rd_val_8 = add i31 %op2_val_read, i31 %op1_val_read" [OP_AL_32I.cpp:15]   --->   Operation 78 'add' 'rd_val_8' <Predicate = (opcode_val_read == 51 & func3_val_read == 0 & func7_val_read == 0)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.72ns)   --->   "%br_ln15 = br void %sw.epilog126" [OP_AL_32I.cpp:15]   --->   Operation 79 'br' 'br_ln15' <Predicate = (opcode_val_read == 51 & func3_val_read == 0 & func7_val_read == 0)> <Delay = 0.72>
ST_1 : Operation 80 [1/1] (0.28ns)   --->   "%rd_val_7 = and i31 %op2_val_read, i31 %op1_val_read" [OP_AL_32I.cpp:22]   --->   Operation 80 'and' 'rd_val_7' <Predicate = (opcode_val_read == 51 & func3_val_read == 7 & func7_val_read == 0)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.72ns)   --->   "%br_ln22 = br void %sw.epilog126" [OP_AL_32I.cpp:22]   --->   Operation 81 'br' 'br_ln22' <Predicate = (opcode_val_read == 51 & func3_val_read == 7 & func7_val_read == 0)> <Delay = 0.72>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%rd_val_9 = phi i31 %rd_val, void %sw.bb119, i31 %rd_val_6, void %sw.bb117, i31 %rd_val_5, void %sw.bb100, i31 %zext_ln8_1, void %sw.bb82, i31 %zext_ln8, void %sw.bb66, i31 %rd_val_2, void %sw.bb62, i31 %rd_val_1, void %sw.bb59, i31 %rd_val_16, void %sw.bb110, i31 %trunc_ln8_1, void %sw.bb104, i31 %rd_val_14, void %sw.bb46, i31 %shl_ln29, void %if.then.i, i31 %ashr_ln29, void %if.end.i, i31 %rd_val_7, void %sw.bb41, i31 %rd_val_13, void %sw.bb39, i31 %rd_val_12, void %sw.bb33, i31 %zext_ln8_3, void %sw.bb16, i31 %zext_ln8_2, void %sw.bb8, i31 %rd_val_8, void %sw.bb4, i31 %shl_ln20, void %if.then.i272, i31 %trunc_ln20_1, void %if.end.i279, i31 %ashr_ln16, void %if.then.i361, i31 %shl_ln16, void %if.else.i, i31 0, void %entry, i31 0, void %sw.bb, i31 0, void %sw.bb44, i31 0, void %sw.bb102"   --->   Operation 82 'phi' 'rd_val_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%error = phi i1 0, void %sw.bb119, i1 0, void %sw.bb117, i1 0, void %sw.bb100, i1 0, void %sw.bb82, i1 0, void %sw.bb66, i1 0, void %sw.bb62, i1 0, void %sw.bb59, i1 0, void %sw.bb110, i1 0, void %sw.bb104, i1 0, void %sw.bb46, i1 0, void %if.then.i, i1 0, void %if.end.i, i1 0, void %sw.bb41, i1 0, void %sw.bb39, i1 0, void %sw.bb33, i1 0, void %sw.bb16, i1 0, void %sw.bb8, i1 0, void %sw.bb4, i1 0, void %if.then.i272, i1 0, void %if.end.i279, i1 0, void %if.then.i361, i1 0, void %if.else.i, i1 1, void %entry, i1 1, void %sw.bb, i1 1, void %sw.bb44, i1 1, void %sw.bb102"   --->   Operation 83 'phi' 'error' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %rd_val_9, i1 %error" [OP_AL_32I.cpp:57]   --->   Operation 84 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln58 = ret i32 %or_ln" [OP_AL_32I.cpp:58]   --->   Operation 85 'ret' 'ret_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ opcode_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ func7_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ func3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
op2_val_read        (read          ) [ 00]
op1_val_read        (read          ) [ 00]
func3_val_read      (read          ) [ 01]
func7_val_read      (read          ) [ 01]
opcode_val_read     (read          ) [ 01]
op2_val_cast3       (sext          ) [ 00]
op1_val_cast        (sext          ) [ 00]
switch_ln10         (switch        ) [ 00]
switch_ln37         (switch        ) [ 00]
rd_val_6            (or            ) [ 00]
br_ln50             (br            ) [ 00]
switch_ln44         (switch        ) [ 00]
trunc_ln46          (trunc         ) [ 00]
trunc_ln46cast      (zext          ) [ 00]
rd_val_16           (ashr          ) [ 00]
br_ln46             (br            ) [ 00]
trunc_ln45          (trunc         ) [ 00]
zext_ln45           (zext          ) [ 00]
rd_val_15           (lshr          ) [ 00]
trunc_ln8_1         (trunc         ) [ 00]
br_ln45             (br            ) [ 00]
rd_val_5            (xor           ) [ 00]
br_ln42             (br            ) [ 00]
rd_val_4            (icmp          ) [ 00]
zext_ln8_1          (zext          ) [ 00]
br_ln41             (br            ) [ 00]
rd_val_3            (icmp          ) [ 00]
zext_ln8            (zext          ) [ 00]
br_ln40             (br            ) [ 00]
trunc_ln39          (trunc         ) [ 00]
trunc_ln39cast      (zext          ) [ 00]
rd_val_2            (shl           ) [ 00]
br_ln39             (br            ) [ 00]
rd_val_1            (add           ) [ 00]
br_ln38             (br            ) [ 00]
rd_val              (and           ) [ 00]
br_ln51             (br            ) [ 00]
switch_ln12         (switch        ) [ 00]
switch_ln27         (switch        ) [ 00]
tmp_2               (bitselect     ) [ 01]
br_ln29             (br            ) [ 00]
op2_val_cast3cast23 (trunc         ) [ 00]
ashr_ln29           (ashr          ) [ 00]
br_ln29             (br            ) [ 00]
sub_ln29            (sub           ) [ 00]
shl_ln29            (shl           ) [ 00]
br_ln29             (br            ) [ 00]
rd_val_14           (sub           ) [ 00]
br_ln28             (br            ) [ 00]
switch_ln14         (switch        ) [ 00]
rd_val_13           (or            ) [ 00]
br_ln21             (br            ) [ 00]
tmp_1               (bitselect     ) [ 01]
br_ln20             (br            ) [ 00]
lshr_ln20           (lshr          ) [ 00]
trunc_ln20_1        (trunc         ) [ 00]
br_ln20             (br            ) [ 00]
sub_ln20            (sub           ) [ 00]
shl_ln20            (shl           ) [ 00]
br_ln20             (br            ) [ 00]
rd_val_12           (xor           ) [ 00]
br_ln19             (br            ) [ 00]
rd_val_11           (icmp          ) [ 00]
zext_ln8_3          (zext          ) [ 00]
br_ln18             (br            ) [ 00]
rd_val_10           (icmp          ) [ 00]
zext_ln8_2          (zext          ) [ 00]
br_ln17             (br            ) [ 00]
tmp                 (bitselect     ) [ 01]
br_ln16             (br            ) [ 00]
op2_val_cast3cast   (trunc         ) [ 00]
shl_ln16            (shl           ) [ 00]
br_ln16             (br            ) [ 00]
sub_ln16            (sub           ) [ 00]
ashr_ln16           (ashr          ) [ 00]
br_ln16             (br            ) [ 00]
rd_val_8            (add           ) [ 00]
br_ln15             (br            ) [ 00]
rd_val_7            (and           ) [ 00]
br_ln22             (br            ) [ 00]
rd_val_9            (phi           ) [ 00]
error               (phi           ) [ 00]
or_ln               (bitconcatenate) [ 00]
ret_ln58            (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="opcode_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="opcode_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="func7_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="func7_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="func3_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="func3_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="op1_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op1_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="op2_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op2_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="op2_val_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="31" slack="0"/>
<pin id="54" dir="0" index="1" bw="31" slack="0"/>
<pin id="55" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op2_val_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="op1_val_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="31" slack="0"/>
<pin id="60" dir="0" index="1" bw="31" slack="0"/>
<pin id="61" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op1_val_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="func3_val_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="3" slack="0"/>
<pin id="66" dir="0" index="1" bw="3" slack="0"/>
<pin id="67" dir="1" index="2" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="func3_val_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="func7_val_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="0"/>
<pin id="72" dir="0" index="1" bw="7" slack="0"/>
<pin id="73" dir="1" index="2" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="func7_val_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="opcode_val_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="6" slack="0"/>
<pin id="79" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="opcode_val_read/1 "/>
</bind>
</comp>

<comp id="82" class="1005" name="rd_val_9_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="84" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opset="rd_val_9 (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="rd_val_9_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="31" slack="0"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="31" slack="0"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="4" bw="31" slack="0"/>
<pin id="91" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="6" bw="1" slack="0"/>
<pin id="93" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="8" bw="1" slack="0"/>
<pin id="95" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="10" bw="31" slack="0"/>
<pin id="97" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="12" bw="31" slack="0"/>
<pin id="99" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="14" bw="31" slack="0"/>
<pin id="101" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="16" bw="31" slack="0"/>
<pin id="103" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="18" bw="31" slack="0"/>
<pin id="105" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="20" bw="31" slack="0"/>
<pin id="107" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="22" bw="31" slack="0"/>
<pin id="109" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="24" bw="31" slack="0"/>
<pin id="111" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="26" bw="31" slack="0"/>
<pin id="113" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="28" bw="31" slack="0"/>
<pin id="115" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="30" bw="1" slack="0"/>
<pin id="117" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="32" bw="1" slack="0"/>
<pin id="119" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="34" bw="31" slack="0"/>
<pin id="121" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="36" bw="31" slack="0"/>
<pin id="123" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="38" bw="31" slack="0"/>
<pin id="125" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="40" bw="31" slack="0"/>
<pin id="127" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="42" bw="31" slack="0"/>
<pin id="129" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="44" bw="1" slack="0"/>
<pin id="131" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="46" bw="1" slack="0"/>
<pin id="133" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="48" bw="1" slack="0"/>
<pin id="135" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="50" bw="1" slack="0"/>
<pin id="137" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="52" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rd_val_9/1 "/>
</bind>
</comp>

<comp id="143" class="1005" name="error_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="145" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="error (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="error_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="4" bw="1" slack="0"/>
<pin id="152" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="1" slack="0"/>
<pin id="154" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="8" bw="1" slack="0"/>
<pin id="156" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="10" bw="1" slack="0"/>
<pin id="158" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="12" bw="1" slack="0"/>
<pin id="160" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="14" bw="1" slack="0"/>
<pin id="162" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="16" bw="1" slack="0"/>
<pin id="164" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="18" bw="1" slack="0"/>
<pin id="166" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="20" bw="1" slack="0"/>
<pin id="168" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="22" bw="1" slack="0"/>
<pin id="170" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="24" bw="1" slack="0"/>
<pin id="172" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="26" bw="1" slack="0"/>
<pin id="174" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="28" bw="1" slack="0"/>
<pin id="176" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="30" bw="1" slack="0"/>
<pin id="178" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="32" bw="1" slack="0"/>
<pin id="180" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="34" bw="1" slack="0"/>
<pin id="182" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="36" bw="1" slack="0"/>
<pin id="184" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="38" bw="1" slack="0"/>
<pin id="186" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="40" bw="1" slack="0"/>
<pin id="188" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="42" bw="1" slack="0"/>
<pin id="190" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="44" bw="1" slack="0"/>
<pin id="192" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="46" bw="1" slack="0"/>
<pin id="194" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="48" bw="1" slack="0"/>
<pin id="196" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="50" bw="1" slack="0"/>
<pin id="198" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="52" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="error/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="31" slack="0"/>
<pin id="228" dir="0" index="1" bw="31" slack="0"/>
<pin id="229" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="rd_val_6/1 rd_val_13/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="31" slack="0"/>
<pin id="236" dir="0" index="1" bw="31" slack="0"/>
<pin id="237" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rd_val_5/1 rd_val_12/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="31" slack="0"/>
<pin id="244" dir="0" index="1" bw="31" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_4/1 rd_val_11/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="31" slack="0"/>
<pin id="250" dir="0" index="1" bw="31" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="rd_val_3/1 rd_val_10/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="0"/>
<pin id="256" dir="0" index="1" bw="31" slack="0"/>
<pin id="257" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rd_val_1/1 rd_val_8/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="31" slack="0"/>
<pin id="264" dir="0" index="1" bw="31" slack="0"/>
<pin id="265" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="rd_val/1 rd_val_7/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="0" index="1" bw="31" slack="0"/>
<pin id="273" dir="0" index="2" bw="6" slack="0"/>
<pin id="274" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 tmp_1/1 tmp/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="31" slack="0"/>
<pin id="280" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/1 sub_ln20/1 sub_ln16/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="31" slack="0"/>
<pin id="285" dir="0" index="1" bw="31" slack="0"/>
<pin id="286" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln29/1 shl_ln20/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="op2_val_cast3_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="31" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="op2_val_cast3/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="op1_val_cast_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="31" slack="0"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="op1_val_cast/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln46_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="31" slack="0"/>
<pin id="302" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln46cast_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln46cast/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="rd_val_16_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="31" slack="0"/>
<pin id="310" dir="0" index="1" bw="5" slack="0"/>
<pin id="311" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="rd_val_16/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln45_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="31" slack="0"/>
<pin id="317" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln45_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="rd_val_15_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="31" slack="0"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="rd_val_15/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln8_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8_1/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln8_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_1/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln8_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln39_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="31" slack="0"/>
<pin id="346" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln39cast_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="5" slack="0"/>
<pin id="350" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln39cast/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="rd_val_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="31" slack="0"/>
<pin id="354" dir="0" index="1" bw="5" slack="0"/>
<pin id="355" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="rd_val_2/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="op2_val_cast3cast23_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="31" slack="0"/>
<pin id="361" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="op2_val_cast3cast23/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="ashr_ln29_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="31" slack="0"/>
<pin id="365" dir="0" index="1" bw="31" slack="0"/>
<pin id="366" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln29/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="rd_val_14_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="31" slack="0"/>
<pin id="372" dir="0" index="1" bw="31" slack="0"/>
<pin id="373" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rd_val_14/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="lshr_ln20_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="31" slack="0"/>
<pin id="379" dir="0" index="1" bw="31" slack="0"/>
<pin id="380" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln20/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln20_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20_1/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln8_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_3/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln8_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_2/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="op2_val_cast3cast_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="31" slack="0"/>
<pin id="400" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="op2_val_cast3cast/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="shl_ln16_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="31" slack="0"/>
<pin id="404" dir="0" index="1" bw="31" slack="0"/>
<pin id="405" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln16/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="ashr_ln16_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="31" slack="0"/>
<pin id="411" dir="0" index="1" bw="31" slack="0"/>
<pin id="412" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln16/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="or_ln_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="31" slack="0"/>
<pin id="419" dir="0" index="2" bw="1" slack="0"/>
<pin id="420" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="85" pin=44"/></net>

<net id="140"><net_src comp="44" pin="0"/><net_sink comp="85" pin=46"/></net>

<net id="141"><net_src comp="44" pin="0"/><net_sink comp="85" pin=48"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="85" pin=50"/></net>

<net id="200"><net_src comp="46" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="201"><net_src comp="46" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="146" pin=4"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="146" pin=6"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="146" pin=8"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="146" pin=10"/></net>

<net id="206"><net_src comp="46" pin="0"/><net_sink comp="146" pin=12"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="146" pin=14"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="146" pin=16"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="146" pin=18"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="146" pin=20"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="146" pin=22"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="146" pin=24"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="146" pin=26"/></net>

<net id="214"><net_src comp="46" pin="0"/><net_sink comp="146" pin=28"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="146" pin=30"/></net>

<net id="216"><net_src comp="46" pin="0"/><net_sink comp="146" pin=32"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="146" pin=34"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="146" pin=36"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="146" pin=38"/></net>

<net id="220"><net_src comp="46" pin="0"/><net_sink comp="146" pin=40"/></net>

<net id="221"><net_src comp="46" pin="0"/><net_sink comp="146" pin=42"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="146" pin=44"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="146" pin=46"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="146" pin=48"/></net>

<net id="225"><net_src comp="48" pin="0"/><net_sink comp="146" pin=50"/></net>

<net id="230"><net_src comp="52" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="58" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="226" pin="2"/><net_sink comp="85" pin=2"/></net>

<net id="233"><net_src comp="226" pin="2"/><net_sink comp="85" pin=26"/></net>

<net id="238"><net_src comp="52" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="58" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="234" pin="2"/><net_sink comp="85" pin=4"/></net>

<net id="241"><net_src comp="234" pin="2"/><net_sink comp="85" pin=28"/></net>

<net id="246"><net_src comp="58" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="52" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="58" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="52" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="52" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="58" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="254" pin="2"/><net_sink comp="85" pin=12"/></net>

<net id="261"><net_src comp="254" pin="2"/><net_sink comp="85" pin=34"/></net>

<net id="266"><net_src comp="52" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="58" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="262" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="269"><net_src comp="262" pin="2"/><net_sink comp="85" pin=24"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="52" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="58" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="283" pin="2"/><net_sink comp="85" pin=20"/></net>

<net id="290"><net_src comp="283" pin="2"/><net_sink comp="85" pin=36"/></net>

<net id="294"><net_src comp="52" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="299"><net_src comp="58" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="52" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="58" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="308" pin="2"/><net_sink comp="85" pin=14"/></net>

<net id="318"><net_src comp="52" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="296" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="85" pin=16"/></net>

<net id="337"><net_src comp="242" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="85" pin=6"/></net>

<net id="342"><net_src comp="248" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="85" pin=8"/></net>

<net id="347"><net_src comp="52" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="58" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="352" pin="2"/><net_sink comp="85" pin=10"/></net>

<net id="362"><net_src comp="291" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="58" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="369"><net_src comp="363" pin="2"/><net_sink comp="85" pin=22"/></net>

<net id="374"><net_src comp="58" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="52" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="376"><net_src comp="370" pin="2"/><net_sink comp="85" pin=18"/></net>

<net id="381"><net_src comp="296" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="291" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="85" pin=38"/></net>

<net id="391"><net_src comp="242" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="85" pin=30"/></net>

<net id="396"><net_src comp="248" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="85" pin=32"/></net>

<net id="401"><net_src comp="291" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="58" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="398" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="402" pin="2"/><net_sink comp="85" pin=42"/></net>

<net id="413"><net_src comp="58" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="277" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="415"><net_src comp="409" pin="2"/><net_sink comp="85" pin=40"/></net>

<net id="421"><net_src comp="50" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="85" pin="52"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="146" pin="52"/><net_sink comp="416" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: OP_AL_32I : opcode_val | {1 }
	Port: OP_AL_32I : func7_val | {1 }
	Port: OP_AL_32I : func3_val | {1 }
	Port: OP_AL_32I : op1_val | {1 }
	Port: OP_AL_32I : op2_val | {1 }
  - Chain level:
	State 1
		trunc_ln46cast : 1
		rd_val_16 : 2
		zext_ln45 : 1
		rd_val_15 : 2
		trunc_ln8_1 : 3
		zext_ln8_1 : 1
		zext_ln8 : 1
		trunc_ln39cast : 1
		rd_val_2 : 2
		tmp_2 : 1
		br_ln29 : 2
		op2_val_cast3cast23 : 1
		ashr_ln29 : 2
		shl_ln29 : 1
		tmp_1 : 1
		br_ln20 : 2
		lshr_ln20 : 1
		trunc_ln20_1 : 2
		shl_ln20 : 1
		zext_ln8_3 : 1
		zext_ln8_2 : 1
		tmp : 1
		br_ln16 : 2
		op2_val_cast3cast : 1
		shl_ln16 : 2
		ashr_ln16 : 1
		rd_val_9 : 4
		error : 1
		or_ln : 5
		ret_ln58 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         grp_fu_283         |    0    |    96   |
|    shl   |       rd_val_2_fu_352      |    0    |    96   |
|          |       shl_ln16_fu_402      |    0    |    96   |
|----------|----------------------------|---------|---------|
|          |      rd_val_16_fu_308      |    0    |    96   |
|   ashr   |      ashr_ln29_fu_363      |    0    |    96   |
|          |      ashr_ln16_fu_409      |    0    |    96   |
|----------|----------------------------|---------|---------|
|   lshr   |      rd_val_15_fu_323      |    0    |    96   |
|          |      lshr_ln20_fu_377      |    0    |    96   |
|----------|----------------------------|---------|---------|
|   icmp   |         grp_fu_242         |    0    |    38   |
|          |         grp_fu_248         |    0    |    38   |
|----------|----------------------------|---------|---------|
|    sub   |         grp_fu_277         |    0    |    38   |
|          |      rd_val_14_fu_370      |    0    |    38   |
|----------|----------------------------|---------|---------|
|    add   |         grp_fu_254         |    0    |    38   |
|----------|----------------------------|---------|---------|
|    or    |         grp_fu_226         |    0    |    31   |
|----------|----------------------------|---------|---------|
|    xor   |         grp_fu_234         |    0    |    31   |
|----------|----------------------------|---------|---------|
|    and   |         grp_fu_262         |    0    |    31   |
|----------|----------------------------|---------|---------|
|          |   op2_val_read_read_fu_52  |    0    |    0    |
|          |   op1_val_read_read_fu_58  |    0    |    0    |
|   read   |  func3_val_read_read_fu_64 |    0    |    0    |
|          |  func7_val_read_read_fu_70 |    0    |    0    |
|          | opcode_val_read_read_fu_76 |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         grp_fu_270         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    op2_val_cast3_fu_291    |    0    |    0    |
|          |     op1_val_cast_fu_296    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      trunc_ln46_fu_300     |    0    |    0    |
|          |      trunc_ln45_fu_315     |    0    |    0    |
|          |     trunc_ln8_1_fu_329     |    0    |    0    |
|   trunc  |      trunc_ln39_fu_344     |    0    |    0    |
|          | op2_val_cast3cast23_fu_359 |    0    |    0    |
|          |     trunc_ln20_1_fu_383    |    0    |    0    |
|          |  op2_val_cast3cast_fu_398  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |    trunc_ln46cast_fu_304   |    0    |    0    |
|          |      zext_ln45_fu_319      |    0    |    0    |
|          |      zext_ln8_1_fu_334     |    0    |    0    |
|   zext   |       zext_ln8_fu_339      |    0    |    0    |
|          |    trunc_ln39cast_fu_348   |    0    |    0    |
|          |      zext_ln8_3_fu_388     |    0    |    0    |
|          |      zext_ln8_2_fu_393     |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        or_ln_fu_416        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   1051  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
| error_reg_143 |    1   |
|rd_val_9_reg_82|   31   |
+---------------+--------+
|     Total     |   32   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1051  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   32   |  1051  |
+-----------+--------+--------+
