Running: xsim.dir/TB_HDL_Example_4_21_Latches_Do_not_do_that_behav/xsimk.exe -simmode gui -wdb TB_HDL_Example_4_21_Latches_Do_not_do_that_behav.wdb -simrunnum 0 -socket 61065
Design successfully loaded
Design Loading Memory Usage: 5040 KB (Peak: 5040 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 5880 KB (Peak: 5880 KB)
Simulation CPU Usage: 31 ms
