// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.3
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Erode_32_32_1080_1920_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_0_V_dout,
        p_src_data_stream_0_V_empty_n,
        p_src_data_stream_0_V_read,
        p_src_data_stream_1_V_dout,
        p_src_data_stream_1_V_empty_n,
        p_src_data_stream_1_V_read,
        p_src_data_stream_2_V_dout,
        p_src_data_stream_2_V_empty_n,
        p_src_data_stream_2_V_read,
        p_dst_data_stream_0_V_din,
        p_dst_data_stream_0_V_full_n,
        p_dst_data_stream_0_V_write,
        p_dst_data_stream_1_V_din,
        p_dst_data_stream_1_V_full_n,
        p_dst_data_stream_1_V_write,
        p_dst_data_stream_2_V_din,
        p_dst_data_stream_2_V_full_n,
        p_dst_data_stream_2_V_write
);

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_0_V_dout;
input   p_src_data_stream_0_V_empty_n;
output   p_src_data_stream_0_V_read;
input  [7:0] p_src_data_stream_1_V_dout;
input   p_src_data_stream_1_V_empty_n;
output   p_src_data_stream_1_V_read;
input  [7:0] p_src_data_stream_2_V_dout;
input   p_src_data_stream_2_V_empty_n;
output   p_src_data_stream_2_V_read;
output  [7:0] p_dst_data_stream_0_V_din;
input   p_dst_data_stream_0_V_full_n;
output   p_dst_data_stream_0_V_write;
output  [7:0] p_dst_data_stream_1_V_din;
input   p_dst_data_stream_1_V_full_n;
output   p_dst_data_stream_1_V_write;
output  [7:0] p_dst_data_stream_2_V_din;
input   p_dst_data_stream_2_V_full_n;
output   p_dst_data_stream_2_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_0_V_read;
reg p_src_data_stream_1_V_read;
reg p_src_data_stream_2_V_read;
reg p_dst_data_stream_0_V_write;
reg p_dst_data_stream_1_V_write;
reg p_dst_data_stream_2_V_write;
reg    ap_done_reg = 1'b0;
reg   [1:0] ap_CS_fsm = 2'b00;
reg   [11:0] p_025_0_i_i_reg_545;
wire   [12:0] rows_cast_fu_821_p1;
reg   [12:0] rows_cast_reg_2524;
reg    ap_sig_bdd_80;
wire   [13:0] cols_cast1_fu_825_p1;
reg   [13:0] cols_cast1_reg_2529;
wire   [12:0] heightloop_fu_833_p2;
reg   [12:0] heightloop_reg_2534;
wire   [12:0] widthloop_fu_839_p2;
reg   [12:0] widthloop_reg_2539;
wire   [12:0] tmp_7_fu_845_p2;
reg   [12:0] tmp_7_reg_2544;
wire   [1:0] p_neg218_i_i_cast_fu_855_p2;
reg   [1:0] p_neg218_i_i_cast_reg_2551;
wire   [12:0] ref_fu_861_p2;
reg   [12:0] ref_reg_2567;
wire   [12:0] tmp_2_i_fu_867_p2;
reg   [12:0] tmp_2_i_reg_2575;
wire   [1:0] tmp_11_fu_873_p1;
reg   [1:0] tmp_11_reg_2580;
wire   [13:0] len_cast1_i7_fu_877_p1;
reg   [13:0] len_cast1_i7_reg_2585;
wire   [11:0] i_V_fu_890_p2;
reg   [11:0] i_V_reg_2594;
wire   [0:0] tmp_s_fu_896_p2;
reg   [0:0] tmp_s_reg_2599;
wire   [0:0] tmp_9_fu_885_p2;
wire   [0:0] tmp_2_fu_908_p2;
reg   [0:0] tmp_2_reg_2604;
wire   [0:0] or_cond_2_fu_935_p2;
reg   [0:0] or_cond_2_reg_2609;
wire   [0:0] tmp_13_fu_941_p3;
reg   [0:0] tmp_13_reg_2614;
wire   [0:0] sel_tmp_fu_1006_p2;
reg   [0:0] sel_tmp_reg_2618;
wire   [0:0] sel_tmp2_fu_1012_p2;
reg   [0:0] sel_tmp2_reg_2625;
wire   [0:0] sel_tmp3_fu_1086_p2;
reg   [0:0] sel_tmp3_reg_2632;
wire   [0:0] sel_tmp4_fu_1092_p2;
reg   [0:0] sel_tmp4_reg_2639;
wire   [1:0] locy_2_2_fu_1160_p2;
reg   [1:0] locy_2_2_reg_2646;
wire   [0:0] tmp_6_fu_1170_p2;
reg   [0:0] tmp_6_reg_2650;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg   [0:0] brmerge_reg_2710;
reg   [0:0] or_cond_i_reg_2677;
reg    ap_sig_bdd_151;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg   [0:0] ap_reg_ppstg_tmp_6_reg_2650_pp0_it1;
reg   [0:0] or_cond217_i_i_reg_2659;
reg   [0:0] ap_reg_ppstg_or_cond217_i_i_reg_2659_pp0_it1;
reg    ap_sig_bdd_171;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
wire   [11:0] j_V_fu_1175_p2;
wire   [0:0] or_cond217_i_i_fu_1197_p2;
wire   [1:0] tmp_26_fu_1212_p1;
reg   [1:0] tmp_26_reg_2663;
wire   [0:0] tmp_i_fu_1230_p2;
reg   [0:0] tmp_i_reg_2673;
wire   [0:0] or_cond_i_fu_1235_p2;
wire   [0:0] tmp_28_fu_1241_p3;
reg   [0:0] tmp_28_reg_2681;
wire   [1:0] tmp_29_fu_1264_p1;
reg   [1:0] tmp_29_reg_2685;
reg   [10:0] k_buf_0_val_0_addr_reg_2692;
reg   [10:0] k_buf_0_val_1_addr_reg_2698;
reg   [10:0] k_buf_0_val_2_addr_reg_2704;
wire   [0:0] brmerge_fu_1281_p2;
wire   [0:0] tmp_1_fu_1285_p2;
reg   [0:0] tmp_1_reg_2714;
wire   [1:0] col_assign_fu_1290_p2;
reg   [1:0] col_assign_reg_2721;
reg   [10:0] k_buf_1_val_0_addr_reg_2725;
reg   [10:0] k_buf_1_val_1_addr_reg_2731;
reg   [10:0] k_buf_1_val_2_addr_reg_2737;
wire   [0:0] tmp_42_1_fu_1295_p2;
reg   [0:0] tmp_42_1_reg_2743;
wire   [1:0] col_assign_1_fu_1300_p2;
reg   [1:0] col_assign_1_reg_2750;
reg   [10:0] k_buf_2_val_0_addr_reg_2754;
reg   [10:0] k_buf_2_val_1_addr_reg_2760;
reg   [10:0] k_buf_2_val_2_addr_reg_2766;
wire   [0:0] tmp_42_2_fu_1305_p2;
reg   [0:0] tmp_42_2_reg_2772;
wire   [1:0] col_assign_s_fu_1310_p2;
reg   [1:0] col_assign_s_reg_2779;
reg   [7:0] src_kernel_win_0_val_0_1_6_reg_2783;
reg   [7:0] src_kernel_win_0_val_2_1_9_reg_2790;
reg   [7:0] src_kernel_win_0_val_1_1_6_reg_2797;
reg   [7:0] src_kernel_win_1_val_0_1_6_reg_2804;
reg   [7:0] src_kernel_win_1_val_2_1_9_reg_2811;
reg   [7:0] src_kernel_win_1_val_1_1_6_reg_2818;
reg   [7:0] src_kernel_win_2_val_0_1_6_reg_2825;
reg   [7:0] src_kernel_win_2_val_2_1_9_reg_2832;
reg   [7:0] src_kernel_win_2_val_1_1_6_reg_2839;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
wire   [7:0] k_buf_0_val_0_q0;
wire   [10:0] k_buf_0_val_0_address1;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
wire   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
wire   [7:0] k_buf_0_val_1_q0;
wire   [10:0] k_buf_0_val_1_address1;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
wire   [7:0] k_buf_0_val_1_d1;
wire   [10:0] k_buf_0_val_2_address0;
reg    k_buf_0_val_2_ce0;
wire   [7:0] k_buf_0_val_2_q0;
wire   [10:0] k_buf_0_val_2_address1;
reg    k_buf_0_val_2_ce1;
reg    k_buf_0_val_2_we1;
wire   [7:0] k_buf_0_val_2_d1;
wire   [10:0] k_buf_1_val_0_address0;
reg    k_buf_1_val_0_ce0;
wire   [7:0] k_buf_1_val_0_q0;
wire   [10:0] k_buf_1_val_0_address1;
reg    k_buf_1_val_0_ce1;
reg    k_buf_1_val_0_we1;
wire   [7:0] k_buf_1_val_0_d1;
wire   [10:0] k_buf_1_val_1_address0;
reg    k_buf_1_val_1_ce0;
wire   [7:0] k_buf_1_val_1_q0;
wire   [10:0] k_buf_1_val_1_address1;
reg    k_buf_1_val_1_ce1;
reg    k_buf_1_val_1_we1;
wire   [7:0] k_buf_1_val_1_d1;
wire   [10:0] k_buf_1_val_2_address0;
reg    k_buf_1_val_2_ce0;
wire   [7:0] k_buf_1_val_2_q0;
wire   [10:0] k_buf_1_val_2_address1;
reg    k_buf_1_val_2_ce1;
reg    k_buf_1_val_2_we1;
wire   [7:0] k_buf_1_val_2_d1;
wire   [10:0] k_buf_2_val_0_address0;
reg    k_buf_2_val_0_ce0;
wire   [7:0] k_buf_2_val_0_q0;
wire   [10:0] k_buf_2_val_0_address1;
reg    k_buf_2_val_0_ce1;
reg    k_buf_2_val_0_we1;
wire   [7:0] k_buf_2_val_0_d1;
wire   [10:0] k_buf_2_val_1_address0;
reg    k_buf_2_val_1_ce0;
wire   [7:0] k_buf_2_val_1_q0;
wire   [10:0] k_buf_2_val_1_address1;
reg    k_buf_2_val_1_ce1;
reg    k_buf_2_val_1_we1;
wire   [7:0] k_buf_2_val_1_d1;
wire   [10:0] k_buf_2_val_2_address0;
reg    k_buf_2_val_2_ce0;
wire   [7:0] k_buf_2_val_2_q0;
wire   [10:0] k_buf_2_val_2_address1;
reg    k_buf_2_val_2_ce1;
reg    k_buf_2_val_2_we1;
wire   [7:0] k_buf_2_val_2_d1;
reg   [11:0] p_012_0_i_i_reg_534;
reg   [7:0] src_kernel_win_0_val_0_0_phi_fu_559_p6;
wire   [1:0] col_assign_3_fu_1459_p2;
reg   [7:0] src_kernel_win_0_val_1_0_phi_fu_570_p6;
wire   [0:0] ap_reg_phiprechg_tmp_42_0_pr1_reg_578pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_42_0_pr1_reg_578pp0_it1;
wire   [0:0] tmp_42_0_pr1_phi_fu_583_p8;
wire   [1:0] col_assign_4_fu_1502_p2;
reg   [0:0] tmp_42_0_pr_phi_fu_600_p8;
reg   [7:0] src_kernel_win_1_val_0_0_phi_fu_614_p6;
wire   [1:0] col_assign_3_1_fu_1585_p2;
reg   [7:0] src_kernel_win_1_val_1_0_phi_fu_625_p6;
wire   [0:0] ap_reg_phiprechg_tmp_42_1_pr1_reg_633pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_42_1_pr1_reg_633pp0_it1;
wire   [0:0] tmp_42_1_pr1_phi_fu_638_p8;
wire   [1:0] col_assign_4_1_fu_1628_p2;
reg   [0:0] tmp_42_1_pr_phi_fu_655_p8;
reg   [7:0] src_kernel_win_2_val_0_0_phi_fu_669_p6;
wire   [1:0] col_assign_3_2_fu_1711_p2;
reg   [7:0] src_kernel_win_2_val_1_0_phi_fu_680_p6;
wire   [0:0] ap_reg_phiprechg_tmp_42_2_pr1_reg_688pp0_it0;
reg   [0:0] ap_reg_phiprechg_tmp_42_2_pr1_reg_688pp0_it1;
wire   [0:0] tmp_42_2_pr1_phi_fu_693_p8;
wire   [1:0] col_assign_4_2_fu_1754_p2;
reg   [0:0] tmp_42_2_pr_phi_fu_710_p8;
wire   [63:0] tmp_4_fu_1268_p1;
reg   [7:0] src_kernel_win_0_val_0_1_fu_120;
wire   [7:0] src_kernel_win_0_val_0_1_3_fu_1426_p3;
reg   [7:0] src_kernel_win_0_val_0_2_fu_124;
reg   [7:0] col_buf_2_val_0_0_1_fu_128;
wire   [1:0] col_assign_4_2_1_fu_1773_p2;
reg   [7:0] src_kernel_win_0_val_2_1_fu_132;
reg   [7:0] src_kernel_win_0_val_1_1_fu_136;
wire   [7:0] src_kernel_win_0_val_1_1_3_fu_1441_p3;
reg   [7:0] src_kernel_win_0_val_1_2_fu_140;
reg   [7:0] col_buf_2_val_0_0_2_fu_144;
reg   [7:0] src_kernel_win_0_val_2_2_fu_148;
reg   [7:0] col_buf_2_val_0_0_3_fu_152;
reg   [7:0] src_kernel_win_1_val_0_1_fu_156;
wire   [7:0] src_kernel_win_1_val_0_1_3_fu_1552_p3;
reg   [7:0] src_kernel_win_1_val_0_2_fu_160;
reg   [7:0] right_border_buf_2_val_1_2_fu_164;
reg   [7:0] src_kernel_win_1_val_2_1_fu_168;
reg   [7:0] src_kernel_win_1_val_1_1_fu_172;
wire   [7:0] src_kernel_win_1_val_1_1_3_fu_1567_p3;
reg   [7:0] src_kernel_win_1_val_1_2_fu_176;
reg   [7:0] right_border_buf_2_val_1_2_1_fu_180;
reg   [7:0] src_kernel_win_1_val_2_2_fu_184;
reg   [7:0] right_border_buf_2_val_1_2_2_fu_188;
reg   [7:0] src_kernel_win_2_val_0_1_fu_192;
wire   [7:0] src_kernel_win_2_val_0_1_3_fu_1678_p3;
reg   [7:0] src_kernel_win_2_val_0_2_fu_196;
reg   [7:0] col_buf_1_val_0_0_1_fu_200;
wire   [1:0] col_assign_4_1_1_fu_1647_p2;
reg   [7:0] src_kernel_win_2_val_2_1_fu_204;
reg   [7:0] src_kernel_win_2_val_1_1_fu_208;
wire   [7:0] src_kernel_win_2_val_1_1_3_fu_1693_p3;
reg   [7:0] src_kernel_win_2_val_1_2_fu_212;
reg   [7:0] col_buf_1_val_0_0_2_fu_216;
reg   [7:0] src_kernel_win_2_val_2_2_fu_220;
reg   [7:0] col_buf_1_val_0_0_3_fu_224;
reg   [7:0] right_border_buf_0_val_1_2_fu_228;
reg   [7:0] right_border_buf_0_val_1_2_1_fu_232;
reg   [7:0] right_border_buf_0_val_1_2_2_fu_236;
reg   [7:0] col_buf_0_val_0_0_1_fu_240;
wire   [1:0] col_assign_4_0_1_fu_1521_p2;
reg   [7:0] col_buf_0_val_0_0_2_fu_244;
reg   [7:0] col_buf_0_val_0_0_3_fu_248;
reg   [7:0] right_border_buf_1_val_1_2_fu_252;
reg   [7:0] right_border_buf_1_val_1_2_1_fu_256;
reg   [7:0] right_border_buf_1_val_1_2_2_fu_260;
reg   [7:0] right_border_buf_0_val_0_0_fu_300;
reg   [7:0] right_border_buf_0_val_0_1_fu_304;
reg   [7:0] right_border_buf_0_val_0_2_fu_308;
reg   [7:0] right_border_buf_1_val_0_0_fu_312;
reg   [7:0] right_border_buf_1_val_0_1_fu_316;
reg   [7:0] right_border_buf_1_val_0_2_fu_320;
reg   [7:0] right_border_buf_2_val_0_0_fu_324;
reg   [7:0] right_border_buf_2_val_0_1_fu_328;
reg   [7:0] right_border_buf_2_val_0_2_fu_332;
wire   [12:0] cols_cast_fu_829_p1;
wire   [1:0] tmp_fu_851_p1;
wire   [12:0] tmp_8_cast_fu_881_p1;
wire   [12:0] ImagLoc_y_fu_902_p2;
wire   [11:0] tmp_12_fu_914_p4;
wire   [0:0] icmp_fu_924_p2;
wire   [0:0] tmp_34_2_fu_930_p2;
wire   [0:0] tmp_i7_fu_962_p2;
wire   [0:0] rev_fu_949_p2;
wire   [0:0] tmp_14_fu_973_p3;
wire   [0:0] or_cond_i7_fu_967_p2;
wire   [12:0] p_assign_7_fu_981_p3;
wire   [12:0] p_assign_1_i7_fu_988_p3;
wire   [1:0] p_i_i_2_cast_cast_fu_955_p3;
wire   [1:0] tmp_16_fu_996_p1;
wire   [1:0] locy_2_fu_1000_p2;
wire   [12:0] y_1_2_fu_1018_p2;
wire   [0:0] tmp_19_fu_1024_p3;
wire   [13:0] tmp_i8_fu_1042_p0;
wire   [0:0] tmp_i8_fu_1042_p2;
wire   [0:0] rev1_fu_1032_p2;
wire   [0:0] tmp_20_fu_1053_p3;
wire   [0:0] or_cond_i8_fu_1047_p2;
wire   [12:0] p_assign_8_fu_1061_p3;
wire   [12:0] p_assign_1_i8_fu_1068_p3;
wire   [1:0] tmp_21_fu_1076_p1;
wire   [1:0] locy_2_1_fu_1080_p2;
wire   [12:0] y_1_2_1_fu_1098_p2;
wire   [0:0] tmp_22_fu_1104_p3;
wire   [13:0] tmp_i9_fu_1122_p0;
wire   [0:0] tmp_i9_fu_1122_p2;
wire   [0:0] rev2_fu_1112_p2;
wire   [0:0] tmp_23_fu_1133_p3;
wire   [0:0] or_cond_i9_fu_1127_p2;
wire   [12:0] p_assign_9_fu_1141_p3;
wire   [12:0] p_assign_1_i9_fu_1148_p3;
wire   [1:0] tmp_24_fu_1156_p1;
wire   [12:0] tmp_10_cast_fu_1166_p1;
wire   [10:0] tmp_25_fu_1181_p4;
wire   [0:0] icmp1_fu_1191_p2;
wire   [12:0] ImagLoc_x_fu_1202_p2;
wire   [0:0] tmp_27_fu_1216_p3;
wire   [13:0] tmp_i_fu_1230_p0;
wire   [0:0] rev3_fu_1224_p2;
wire   [12:0] p_assign_fu_1249_p3;
wire   [12:0] p_assign_1_i_fu_1256_p3;
wire   [7:0] sel_tmp1_fu_1419_p3;
wire   [7:0] sel_tmp5_fu_1434_p3;
wire   [7:0] sel_tmp9_fu_1545_p3;
wire   [7:0] sel_tmp6_fu_1560_p3;
wire   [7:0] sel_tmp7_fu_1671_p3;
wire   [7:0] sel_tmp8_fu_1686_p3;
wire   [0:0] tmp_91_0_0_1_fu_1810_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_0_1_fu_1815_p3;
wire   [0:0] tmp_91_0_0_2_fu_1822_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_0_2_fu_1828_p3;
wire   [0:0] tmp_91_0_1_fu_1836_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_1_fu_1842_p3;
wire   [0:0] tmp_91_0_1_1_fu_1850_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_1_1_fu_1855_p3;
wire   [0:0] tmp_91_0_1_2_fu_1862_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_1_2_fu_1868_p3;
wire   [0:0] tmp_91_0_2_fu_1876_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_2_fu_1882_p3;
wire   [0:0] tmp_91_0_2_1_fu_1890_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_0_2_1_fu_1895_p3;
wire   [0:0] tmp_91_0_2_2_fu_1902_p2;
wire   [0:0] tmp_91_1_0_1_fu_1935_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_0_1_fu_1940_p3;
wire   [0:0] tmp_91_1_0_2_fu_1947_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_0_2_fu_1953_p3;
wire   [0:0] tmp_91_1_1_fu_1961_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_1_fu_1967_p3;
wire   [0:0] tmp_91_1_1_1_fu_1975_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_1_1_fu_1980_p3;
wire   [0:0] tmp_91_1_1_2_fu_1987_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_1_2_fu_1993_p3;
wire   [0:0] tmp_91_1_2_fu_2001_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_2_fu_2007_p3;
wire   [0:0] tmp_91_1_2_1_fu_2015_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_1_2_1_fu_2020_p3;
wire   [0:0] tmp_91_1_2_2_fu_2027_p2;
wire   [0:0] tmp_91_2_0_1_fu_2060_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_0_1_fu_2065_p3;
wire   [0:0] tmp_91_2_0_2_fu_2072_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_0_2_fu_2078_p3;
wire   [0:0] tmp_91_2_1_fu_2086_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_1_fu_2092_p3;
wire   [0:0] tmp_91_2_1_1_fu_2100_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_1_1_fu_2105_p3;
wire   [0:0] tmp_91_2_1_2_fu_2112_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_1_2_fu_2118_p3;
wire   [0:0] tmp_91_2_2_fu_2126_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_2_fu_2132_p3;
wire   [0:0] tmp_91_2_2_1_fu_2140_p2;
wire   [7:0] temp_0_i_i_i_057_i_i_1_2_2_1_fu_2145_p3;
wire   [0:0] tmp_91_2_2_2_fu_2152_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_sig_bdd_382;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b00;
parameter    ap_ST_st2_fsm_1 = 2'b1;
parameter    ap_ST_pp0_stg0_fsm_2 = 2'b10;
parameter    ap_ST_st6_fsm_3 = 2'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv13_5 = 13'b101;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv13_1FFD = 13'b1111111111101;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_4 = 12'b100;
parameter    ap_const_lv13_1FFC = 13'b1111111111100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv13_1FFB = 13'b1111111111011;
parameter    ap_const_lv13_1FFA = 13'b1111111111010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_0 = 11'b00000000000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_true = 1'b1;


Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_0_address0 ),
    .ce0( k_buf_0_val_0_ce0 ),
    .q0( k_buf_0_val_0_q0 ),
    .address1( k_buf_0_val_0_address1 ),
    .ce1( k_buf_0_val_0_ce1 ),
    .we1( k_buf_0_val_0_we1 ),
    .d1( k_buf_0_val_0_d1 )
);

Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_1_address0 ),
    .ce0( k_buf_0_val_1_ce0 ),
    .q0( k_buf_0_val_1_q0 ),
    .address1( k_buf_0_val_1_address1 ),
    .ce1( k_buf_0_val_1_ce1 ),
    .we1( k_buf_0_val_1_we1 ),
    .d1( k_buf_0_val_1_d1 )
);

Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_0_val_2_address0 ),
    .ce0( k_buf_0_val_2_ce0 ),
    .q0( k_buf_0_val_2_q0 ),
    .address1( k_buf_0_val_2_address1 ),
    .ce1( k_buf_0_val_2_ce1 ),
    .we1( k_buf_0_val_2_we1 ),
    .d1( k_buf_0_val_2_d1 )
);

Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_0_address0 ),
    .ce0( k_buf_1_val_0_ce0 ),
    .q0( k_buf_1_val_0_q0 ),
    .address1( k_buf_1_val_0_address1 ),
    .ce1( k_buf_1_val_0_ce1 ),
    .we1( k_buf_1_val_0_we1 ),
    .d1( k_buf_1_val_0_d1 )
);

Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_1_address0 ),
    .ce0( k_buf_1_val_1_ce0 ),
    .q0( k_buf_1_val_1_q0 ),
    .address1( k_buf_1_val_1_address1 ),
    .ce1( k_buf_1_val_1_ce1 ),
    .we1( k_buf_1_val_1_we1 ),
    .d1( k_buf_1_val_1_d1 )
);

Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_1_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_1_val_2_address0 ),
    .ce0( k_buf_1_val_2_ce0 ),
    .q0( k_buf_1_val_2_q0 ),
    .address1( k_buf_1_val_2_address1 ),
    .ce1( k_buf_1_val_2_ce1 ),
    .we1( k_buf_1_val_2_we1 ),
    .d1( k_buf_1_val_2_d1 )
);

Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_0_address0 ),
    .ce0( k_buf_2_val_0_ce0 ),
    .q0( k_buf_2_val_0_q0 ),
    .address1( k_buf_2_val_0_address1 ),
    .ce1( k_buf_2_val_0_ce1 ),
    .we1( k_buf_2_val_0_we1 ),
    .d1( k_buf_2_val_0_d1 )
);

Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_1_address0 ),
    .ce0( k_buf_2_val_1_ce0 ),
    .q0( k_buf_2_val_1_q0 ),
    .address1( k_buf_2_val_1_address1 ),
    .ce1( k_buf_2_val_1_ce1 ),
    .we1( k_buf_2_val_1_we1 ),
    .d1( k_buf_2_val_1_d1 )
);

Erode_32_32_1080_1920_s_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_2_val_2_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( k_buf_2_val_2_address0 ),
    .ce0( k_buf_2_val_2_ce0 ),
    .q0( k_buf_2_val_2_q0 ),
    .address1( k_buf_2_val_2_address1 ),
    .ce1( k_buf_2_val_2_ce1 ),
    .we1( k_buf_2_val_2_we1 ),
    .d1( k_buf_2_val_2_d1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_9_fu_885_p2 == ap_const_lv1_0))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_6_fu_1170_p2))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_9_fu_885_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_9_fu_885_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if ((((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_9_fu_885_p2 == ap_const_lv1_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2) & ~(ap_const_lv1_0 == brmerge_fu_1281_p2) & ~(ap_const_lv1_0 == or_cond_i_fu_1235_p2) & ~(ap_const_lv1_0 == tmp_1_fu_1285_p2))) begin
        ap_reg_phiprechg_tmp_42_0_pr1_reg_578pp0_it1 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2) & ~(ap_const_lv1_0 == brmerge_fu_1281_p2) & ~(ap_const_lv1_0 == or_cond_i_fu_1235_p2) & (ap_const_lv1_0 == tmp_1_fu_1285_p2) & ~(col_assign_fu_1290_p2 == ap_const_lv2_1) & ~(col_assign_fu_1290_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2) & ~(ap_const_lv1_0 == brmerge_fu_1281_p2) & ~(ap_const_lv1_0 == or_cond_i_fu_1235_p2) & (ap_const_lv1_0 == tmp_1_fu_1285_p2) & (col_assign_fu_1290_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2) & ~(ap_const_lv1_0 == brmerge_fu_1281_p2) & ~(ap_const_lv1_0 == or_cond_i_fu_1235_p2) & (ap_const_lv1_0 == tmp_1_fu_1285_p2) & (col_assign_fu_1290_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_42_0_pr1_reg_578pp0_it1 <= ap_const_lv1_0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_42_0_pr1_reg_578pp0_it1 <= ap_reg_phiprechg_tmp_42_0_pr1_reg_578pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2) & ~(ap_const_lv1_0 == brmerge_fu_1281_p2) & ~(ap_const_lv1_0 == or_cond_i_fu_1235_p2) & ~(ap_const_lv1_0 == tmp_42_1_fu_1295_p2))) begin
        ap_reg_phiprechg_tmp_42_1_pr1_reg_633pp0_it1 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2) & ~(ap_const_lv1_0 == brmerge_fu_1281_p2) & ~(ap_const_lv1_0 == or_cond_i_fu_1235_p2) & (ap_const_lv1_0 == tmp_42_1_fu_1295_p2) & ~(col_assign_1_fu_1300_p2 == ap_const_lv2_1) & ~(col_assign_1_fu_1300_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2) & ~(ap_const_lv1_0 == brmerge_fu_1281_p2) & ~(ap_const_lv1_0 == or_cond_i_fu_1235_p2) & (ap_const_lv1_0 == tmp_42_1_fu_1295_p2) & (col_assign_1_fu_1300_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2) & ~(ap_const_lv1_0 == brmerge_fu_1281_p2) & ~(ap_const_lv1_0 == or_cond_i_fu_1235_p2) & (ap_const_lv1_0 == tmp_42_1_fu_1295_p2) & (col_assign_1_fu_1300_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_42_1_pr1_reg_633pp0_it1 <= ap_const_lv1_0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_42_1_pr1_reg_633pp0_it1 <= ap_reg_phiprechg_tmp_42_1_pr1_reg_633pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2) & ~(ap_const_lv1_0 == brmerge_fu_1281_p2) & ~(ap_const_lv1_0 == or_cond_i_fu_1235_p2) & ~(ap_const_lv1_0 == tmp_42_2_fu_1305_p2))) begin
        ap_reg_phiprechg_tmp_42_2_pr1_reg_688pp0_it1 <= ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2) & ~(ap_const_lv1_0 == brmerge_fu_1281_p2) & ~(ap_const_lv1_0 == or_cond_i_fu_1235_p2) & (ap_const_lv1_0 == tmp_42_2_fu_1305_p2) & ~(col_assign_s_fu_1310_p2 == ap_const_lv2_1) & ~(col_assign_s_fu_1310_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2) & ~(ap_const_lv1_0 == brmerge_fu_1281_p2) & ~(ap_const_lv1_0 == or_cond_i_fu_1235_p2) & (ap_const_lv1_0 == tmp_42_2_fu_1305_p2) & (col_assign_s_fu_1310_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2) & ~(ap_const_lv1_0 == brmerge_fu_1281_p2) & ~(ap_const_lv1_0 == or_cond_i_fu_1235_p2) & (ap_const_lv1_0 == tmp_42_2_fu_1305_p2) & (col_assign_s_fu_1310_p2 == ap_const_lv2_0)))) begin
        ap_reg_phiprechg_tmp_42_2_pr1_reg_688pp0_it1 <= ap_const_lv1_0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_phiprechg_tmp_42_2_pr1_reg_688pp0_it1 <= ap_reg_phiprechg_tmp_42_2_pr1_reg_688pp0_it0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st6_fsm_3 == ap_CS_fsm)) begin
        p_012_0_i_i_reg_534 <= i_V_reg_2594;
    end else if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_80)) begin
        p_012_0_i_i_reg_534 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2))) begin
        p_025_0_i_i_reg_545 <= j_V_fu_1175_p2;
    end else if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_9_fu_885_p2 == ap_const_lv1_0))) begin
        p_025_0_i_i_reg_545 <= ap_const_lv12_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_28_reg_2681)))) begin
        src_kernel_win_0_val_0_1_fu_120 <= k_buf_0_val_0_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (col_assign_3_fu_1459_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (col_assign_3_fu_1459_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & ~(col_assign_3_fu_1459_p2 == ap_const_lv2_1) & ~(col_assign_3_fu_1459_p2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_1_fu_120 <= src_kernel_win_0_val_0_0_phi_fu_559_p6;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & ~(locy_2_2_reg_2646 == ap_const_lv2_1) & ~(locy_2_2_reg_2646 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_0_1_fu_120 <= src_kernel_win_0_val_0_1_3_fu_1426_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_28_reg_2681)))) begin
        src_kernel_win_0_val_1_1_fu_136 <= k_buf_0_val_1_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (col_assign_3_fu_1459_p2 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (col_assign_3_fu_1459_p2 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & ~(col_assign_3_fu_1459_p2 == ap_const_lv2_1) & ~(col_assign_3_fu_1459_p2 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_1_fu_136 <= src_kernel_win_0_val_1_0_phi_fu_570_p6;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & ~(locy_2_2_reg_2646 == ap_const_lv2_1) & ~(locy_2_2_reg_2646 == ap_const_lv2_0)))) begin
        src_kernel_win_0_val_1_1_fu_136 <= src_kernel_win_0_val_1_1_3_fu_1441_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & ~(col_assign_3_fu_1459_p2 == ap_const_lv2_1) & ~(col_assign_3_fu_1459_p2 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_132 <= right_border_buf_0_val_0_2_fu_308;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (col_assign_3_fu_1459_p2 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_132 <= right_border_buf_0_val_0_0_fu_300;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (col_assign_3_fu_1459_p2 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_1_fu_132 <= right_border_buf_0_val_0_1_fu_304;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & ~(locy_2_2_reg_2646 == ap_const_lv2_1) & ~(locy_2_2_reg_2646 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_28_reg_2681)))) begin
        src_kernel_win_0_val_2_1_fu_132 <= k_buf_0_val_2_q0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_0))) begin
        src_kernel_win_0_val_2_1_fu_132 <= k_buf_0_val_0_q0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_1))) begin
        src_kernel_win_0_val_2_1_fu_132 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_28_reg_2681)))) begin
        src_kernel_win_1_val_0_1_fu_156 <= k_buf_1_val_0_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (ap_const_lv2_1 == col_assign_3_1_fu_1585_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (ap_const_lv2_0 == col_assign_3_1_fu_1585_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & ~(ap_const_lv2_1 == col_assign_3_1_fu_1585_p2) & ~(ap_const_lv2_0 == col_assign_3_1_fu_1585_p2)))) begin
        src_kernel_win_1_val_0_1_fu_156 <= src_kernel_win_1_val_0_0_phi_fu_614_p6;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & ~(locy_2_2_reg_2646 == ap_const_lv2_1) & ~(locy_2_2_reg_2646 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_0_1_fu_156 <= src_kernel_win_1_val_0_1_3_fu_1552_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_28_reg_2681)))) begin
        src_kernel_win_1_val_1_1_fu_172 <= k_buf_1_val_1_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (ap_const_lv2_1 == col_assign_3_1_fu_1585_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (ap_const_lv2_0 == col_assign_3_1_fu_1585_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & ~(ap_const_lv2_1 == col_assign_3_1_fu_1585_p2) & ~(ap_const_lv2_0 == col_assign_3_1_fu_1585_p2)))) begin
        src_kernel_win_1_val_1_1_fu_172 <= src_kernel_win_1_val_1_0_phi_fu_625_p6;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & ~(locy_2_2_reg_2646 == ap_const_lv2_1) & ~(locy_2_2_reg_2646 == ap_const_lv2_0)))) begin
        src_kernel_win_1_val_1_1_fu_172 <= src_kernel_win_1_val_1_1_3_fu_1567_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & ~(ap_const_lv2_1 == col_assign_3_1_fu_1585_p2) & ~(ap_const_lv2_0 == col_assign_3_1_fu_1585_p2))) begin
        src_kernel_win_1_val_2_1_fu_168 <= right_border_buf_1_val_0_2_fu_320;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (ap_const_lv2_0 == col_assign_3_1_fu_1585_p2))) begin
        src_kernel_win_1_val_2_1_fu_168 <= right_border_buf_1_val_0_0_fu_312;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (ap_const_lv2_1 == col_assign_3_1_fu_1585_p2))) begin
        src_kernel_win_1_val_2_1_fu_168 <= right_border_buf_1_val_0_1_fu_316;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & ~(locy_2_2_reg_2646 == ap_const_lv2_1) & ~(locy_2_2_reg_2646 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_28_reg_2681)))) begin
        src_kernel_win_1_val_2_1_fu_168 <= k_buf_1_val_2_q0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_0))) begin
        src_kernel_win_1_val_2_1_fu_168 <= k_buf_1_val_0_q0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_1))) begin
        src_kernel_win_1_val_2_1_fu_168 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_28_reg_2681)))) begin
        src_kernel_win_2_val_0_1_fu_192 <= k_buf_2_val_0_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (ap_const_lv2_1 == col_assign_3_2_fu_1711_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (ap_const_lv2_0 == col_assign_3_2_fu_1711_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & ~(ap_const_lv2_1 == col_assign_3_2_fu_1711_p2) & ~(ap_const_lv2_0 == col_assign_3_2_fu_1711_p2)))) begin
        src_kernel_win_2_val_0_1_fu_192 <= src_kernel_win_2_val_0_0_phi_fu_669_p6;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & ~(locy_2_2_reg_2646 == ap_const_lv2_1) & ~(locy_2_2_reg_2646 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_0_1_fu_192 <= src_kernel_win_2_val_0_1_3_fu_1678_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_28_reg_2681)))) begin
        src_kernel_win_2_val_1_1_fu_208 <= k_buf_2_val_1_q0;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (ap_const_lv2_1 == col_assign_3_2_fu_1711_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (ap_const_lv2_0 == col_assign_3_2_fu_1711_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & ~(ap_const_lv2_1 == col_assign_3_2_fu_1711_p2) & ~(ap_const_lv2_0 == col_assign_3_2_fu_1711_p2)))) begin
        src_kernel_win_2_val_1_1_fu_208 <= src_kernel_win_2_val_1_0_phi_fu_680_p6;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_1)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & ~(locy_2_2_reg_2646 == ap_const_lv2_1) & ~(locy_2_2_reg_2646 == ap_const_lv2_0)))) begin
        src_kernel_win_2_val_1_1_fu_208 <= src_kernel_win_2_val_1_1_3_fu_1693_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & ~(ap_const_lv2_1 == col_assign_3_2_fu_1711_p2) & ~(ap_const_lv2_0 == col_assign_3_2_fu_1711_p2))) begin
        src_kernel_win_2_val_2_1_fu_204 <= right_border_buf_2_val_0_2_fu_332;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (ap_const_lv2_0 == col_assign_3_2_fu_1711_p2))) begin
        src_kernel_win_2_val_2_1_fu_204 <= right_border_buf_2_val_0_0_fu_324;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673) & (ap_const_lv2_1 == col_assign_3_2_fu_1711_p2))) begin
        src_kernel_win_2_val_2_1_fu_204 <= right_border_buf_2_val_0_1_fu_328;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & ~(locy_2_2_reg_2646 == ap_const_lv2_1) & ~(locy_2_2_reg_2646 == ap_const_lv2_0)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_28_reg_2681)))) begin
        src_kernel_win_2_val_2_1_fu_204 <= k_buf_2_val_2_q0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_0))) begin
        src_kernel_win_2_val_2_1_fu_204 <= k_buf_2_val_0_q0;
    end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & (ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_13_reg_2614) & (locy_2_2_reg_2646 == ap_const_lv2_1))) begin
        src_kernel_win_2_val_2_1_fu_204 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_ppstg_or_cond217_i_i_reg_2659_pp0_it1 <= or_cond217_i_i_reg_2659;
        ap_reg_ppstg_tmp_6_reg_2650_pp0_it1 <= tmp_6_reg_2650;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2))) begin
        brmerge_reg_2710 <= brmerge_fu_1281_p2;
        k_buf_0_val_0_addr_reg_2692 <= tmp_4_fu_1268_p1;
        k_buf_0_val_1_addr_reg_2698 <= tmp_4_fu_1268_p1;
        k_buf_0_val_2_addr_reg_2704 <= tmp_4_fu_1268_p1;
        k_buf_1_val_0_addr_reg_2725 <= tmp_4_fu_1268_p1;
        k_buf_1_val_1_addr_reg_2731 <= tmp_4_fu_1268_p1;
        k_buf_1_val_2_addr_reg_2737 <= tmp_4_fu_1268_p1;
        k_buf_2_val_0_addr_reg_2754 <= tmp_4_fu_1268_p1;
        k_buf_2_val_1_addr_reg_2760 <= tmp_4_fu_1268_p1;
        k_buf_2_val_2_addr_reg_2766 <= tmp_4_fu_1268_p1;
        or_cond217_i_i_reg_2659 <= or_cond217_i_i_fu_1197_p2;
        or_cond_i_reg_2677 <= or_cond_i_fu_1235_p2;
        tmp_26_reg_2663 <= tmp_26_fu_1212_p1;
        tmp_28_reg_2681 <= ImagLoc_x_fu_1202_p2[ap_const_lv32_C];
        tmp_29_reg_2685 <= tmp_29_fu_1264_p1;
        tmp_i_reg_2673 <= tmp_i_fu_1230_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2) & ~(ap_const_lv1_0 == brmerge_fu_1281_p2) & ~(ap_const_lv1_0 == or_cond_i_fu_1235_p2) & (ap_const_lv1_0 == tmp_42_1_fu_1295_p2))) begin
        col_assign_1_reg_2750 <= col_assign_1_fu_1300_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2) & ~(ap_const_lv1_0 == brmerge_fu_1281_p2) & ~(ap_const_lv1_0 == or_cond_i_fu_1235_p2) & (ap_const_lv1_0 == tmp_1_fu_1285_p2))) begin
        col_assign_reg_2721 <= col_assign_fu_1290_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2) & ~(ap_const_lv1_0 == brmerge_fu_1281_p2) & ~(ap_const_lv1_0 == or_cond_i_fu_1235_p2) & (ap_const_lv1_0 == tmp_42_2_fu_1305_p2))) begin
        col_assign_s_reg_2779 <= col_assign_s_fu_1310_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_0_pr_phi_fu_600_p8) & (ap_const_lv2_0 == col_assign_4_0_1_fu_1521_p2))) begin
        col_buf_0_val_0_0_1_fu_240 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_0_pr_phi_fu_600_p8) & (ap_const_lv2_1 == col_assign_4_0_1_fu_1521_p2))) begin
        col_buf_0_val_0_0_2_fu_244 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_0_pr_phi_fu_600_p8) & ~(ap_const_lv2_1 == col_assign_4_0_1_fu_1521_p2) & ~(ap_const_lv2_0 == col_assign_4_0_1_fu_1521_p2))) begin
        col_buf_0_val_0_0_3_fu_248 <= k_buf_0_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_1_pr_phi_fu_655_p8) & ~(ap_const_lv2_1 == col_assign_4_1_1_fu_1647_p2) & ~(ap_const_lv2_0 == col_assign_4_1_1_fu_1647_p2))) begin
        col_buf_1_val_0_0_1_fu_200 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_1_pr_phi_fu_655_p8) & (ap_const_lv2_1 == col_assign_4_1_1_fu_1647_p2))) begin
        col_buf_1_val_0_0_2_fu_216 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_1_pr_phi_fu_655_p8) & (ap_const_lv2_0 == col_assign_4_1_1_fu_1647_p2))) begin
        col_buf_1_val_0_0_3_fu_224 <= k_buf_1_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_2_pr_phi_fu_710_p8) & ~(ap_const_lv2_1 == col_assign_4_2_1_fu_1773_p2) & ~(ap_const_lv2_0 == col_assign_4_2_1_fu_1773_p2))) begin
        col_buf_2_val_0_0_1_fu_128 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_2_pr_phi_fu_710_p8) & (ap_const_lv2_1 == col_assign_4_2_1_fu_1773_p2))) begin
        col_buf_2_val_0_0_2_fu_144 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_2_pr_phi_fu_710_p8) & (ap_const_lv2_0 == col_assign_4_2_1_fu_1773_p2))) begin
        col_buf_2_val_0_0_3_fu_152 <= k_buf_2_val_0_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st1_fsm_0 == ap_CS_fsm) & ~ap_sig_bdd_80)) begin
        cols_cast1_reg_2529[0] <= cols_cast1_fu_825_p1[0];
cols_cast1_reg_2529[1] <= cols_cast1_fu_825_p1[1];
cols_cast1_reg_2529[2] <= cols_cast1_fu_825_p1[2];
cols_cast1_reg_2529[3] <= cols_cast1_fu_825_p1[3];
cols_cast1_reg_2529[4] <= cols_cast1_fu_825_p1[4];
cols_cast1_reg_2529[5] <= cols_cast1_fu_825_p1[5];
cols_cast1_reg_2529[6] <= cols_cast1_fu_825_p1[6];
cols_cast1_reg_2529[7] <= cols_cast1_fu_825_p1[7];
cols_cast1_reg_2529[8] <= cols_cast1_fu_825_p1[8];
cols_cast1_reg_2529[9] <= cols_cast1_fu_825_p1[9];
cols_cast1_reg_2529[10] <= cols_cast1_fu_825_p1[10];
cols_cast1_reg_2529[11] <= cols_cast1_fu_825_p1[11];
        heightloop_reg_2534 <= heightloop_fu_833_p2;
        len_cast1_i7_reg_2585[0] <= len_cast1_i7_fu_877_p1[0];
len_cast1_i7_reg_2585[1] <= len_cast1_i7_fu_877_p1[1];
len_cast1_i7_reg_2585[2] <= len_cast1_i7_fu_877_p1[2];
len_cast1_i7_reg_2585[3] <= len_cast1_i7_fu_877_p1[3];
len_cast1_i7_reg_2585[4] <= len_cast1_i7_fu_877_p1[4];
len_cast1_i7_reg_2585[5] <= len_cast1_i7_fu_877_p1[5];
len_cast1_i7_reg_2585[6] <= len_cast1_i7_fu_877_p1[6];
len_cast1_i7_reg_2585[7] <= len_cast1_i7_fu_877_p1[7];
len_cast1_i7_reg_2585[8] <= len_cast1_i7_fu_877_p1[8];
len_cast1_i7_reg_2585[9] <= len_cast1_i7_fu_877_p1[9];
len_cast1_i7_reg_2585[10] <= len_cast1_i7_fu_877_p1[10];
len_cast1_i7_reg_2585[11] <= len_cast1_i7_fu_877_p1[11];
        p_neg218_i_i_cast_reg_2551 <= p_neg218_i_i_cast_fu_855_p2;
        ref_reg_2567 <= ref_fu_861_p2;
        rows_cast_reg_2524[0] <= rows_cast_fu_821_p1[0];
rows_cast_reg_2524[1] <= rows_cast_fu_821_p1[1];
rows_cast_reg_2524[2] <= rows_cast_fu_821_p1[2];
rows_cast_reg_2524[3] <= rows_cast_fu_821_p1[3];
rows_cast_reg_2524[4] <= rows_cast_fu_821_p1[4];
rows_cast_reg_2524[5] <= rows_cast_fu_821_p1[5];
rows_cast_reg_2524[6] <= rows_cast_fu_821_p1[6];
rows_cast_reg_2524[7] <= rows_cast_fu_821_p1[7];
rows_cast_reg_2524[8] <= rows_cast_fu_821_p1[8];
rows_cast_reg_2524[9] <= rows_cast_fu_821_p1[9];
rows_cast_reg_2524[10] <= rows_cast_fu_821_p1[10];
rows_cast_reg_2524[11] <= rows_cast_fu_821_p1[11];
        tmp_11_reg_2580 <= tmp_11_fu_873_p1;
        tmp_2_i_reg_2575 <= tmp_2_i_fu_867_p2;
        tmp_7_reg_2544 <= tmp_7_fu_845_p2;
        widthloop_reg_2539 <= widthloop_fu_839_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_ST_st2_fsm_1 == ap_CS_fsm)) begin
        i_V_reg_2594 <= i_V_fu_890_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & ~(tmp_9_fu_885_p2 == ap_const_lv1_0))) begin
        locy_2_2_reg_2646 <= locy_2_2_fu_1160_p2;
        or_cond_2_reg_2609 <= or_cond_2_fu_935_p2;
        sel_tmp2_reg_2625 <= sel_tmp2_fu_1012_p2;
        sel_tmp3_reg_2632 <= sel_tmp3_fu_1086_p2;
        sel_tmp4_reg_2639 <= sel_tmp4_fu_1092_p2;
        sel_tmp_reg_2618 <= sel_tmp_fu_1006_p2;
        tmp_13_reg_2614 <= ImagLoc_y_fu_902_p2[ap_const_lv32_C];
        tmp_2_reg_2604 <= tmp_2_fu_908_p2;
        tmp_s_reg_2599 <= tmp_s_fu_896_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_1_reg_2714) & (col_assign_reg_2721 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_0_fu_300 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_1_reg_2714) & (col_assign_reg_2721 == ap_const_lv2_1))) begin
        right_border_buf_0_val_0_1_fu_304 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_1_reg_2714) & ~(col_assign_reg_2721 == ap_const_lv2_1) & ~(col_assign_reg_2721 == ap_const_lv2_0))) begin
        right_border_buf_0_val_0_2_fu_308 <= k_buf_0_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_583_p8) & (ap_const_lv2_1 == col_assign_4_fu_1502_p2))) begin
        right_border_buf_0_val_1_2_1_fu_232 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_583_p8) & ~(ap_const_lv2_1 == col_assign_4_fu_1502_p2) & ~(ap_const_lv2_0 == col_assign_4_fu_1502_p2))) begin
        right_border_buf_0_val_1_2_2_fu_236 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_583_p8) & (ap_const_lv2_0 == col_assign_4_fu_1502_p2))) begin
        right_border_buf_0_val_1_2_fu_228 <= k_buf_0_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_1_reg_2743) & (col_assign_1_reg_2750 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_0_fu_312 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_1_reg_2743) & (col_assign_1_reg_2750 == ap_const_lv2_1))) begin
        right_border_buf_1_val_0_1_fu_316 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_1_reg_2743) & ~(col_assign_1_reg_2750 == ap_const_lv2_1) & ~(col_assign_1_reg_2750 == ap_const_lv2_0))) begin
        right_border_buf_1_val_0_2_fu_320 <= k_buf_1_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_638_p8) & (ap_const_lv2_1 == col_assign_4_1_fu_1628_p2))) begin
        right_border_buf_1_val_1_2_1_fu_256 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_638_p8) & ~(ap_const_lv2_1 == col_assign_4_1_fu_1628_p2) & ~(ap_const_lv2_0 == col_assign_4_1_fu_1628_p2))) begin
        right_border_buf_1_val_1_2_2_fu_260 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_638_p8) & (ap_const_lv2_0 == col_assign_4_1_fu_1628_p2))) begin
        right_border_buf_1_val_1_2_fu_252 <= k_buf_1_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_2_reg_2772) & (col_assign_s_reg_2779 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_0_fu_324 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_2_reg_2772) & (col_assign_s_reg_2779 == ap_const_lv2_1))) begin
        right_border_buf_2_val_0_1_fu_328 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_2_reg_2772) & ~(col_assign_s_reg_2779 == ap_const_lv2_1) & ~(col_assign_s_reg_2779 == ap_const_lv2_0))) begin
        right_border_buf_2_val_0_2_fu_332 <= k_buf_2_val_2_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_693_p8) & (ap_const_lv2_1 == col_assign_4_2_fu_1754_p2))) begin
        right_border_buf_2_val_1_2_1_fu_180 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_693_p8) & (ap_const_lv2_0 == col_assign_4_2_fu_1754_p2))) begin
        right_border_buf_2_val_1_2_2_fu_188 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & (ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_693_p8) & ~(ap_const_lv2_1 == col_assign_4_2_fu_1754_p2) & ~(ap_const_lv2_0 == col_assign_4_2_fu_1754_p2))) begin
        right_border_buf_2_val_1_2_fu_164 <= k_buf_2_val_1_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        src_kernel_win_0_val_0_1_6_reg_2783 <= src_kernel_win_0_val_0_1_fu_120;
        src_kernel_win_0_val_1_1_6_reg_2797 <= src_kernel_win_0_val_1_1_fu_136;
        src_kernel_win_0_val_2_1_9_reg_2790 <= src_kernel_win_0_val_2_1_fu_132;
        src_kernel_win_1_val_0_1_6_reg_2804 <= src_kernel_win_1_val_0_1_fu_156;
        src_kernel_win_1_val_1_1_6_reg_2818 <= src_kernel_win_1_val_1_1_fu_172;
        src_kernel_win_1_val_2_1_9_reg_2811 <= src_kernel_win_1_val_2_1_fu_168;
        src_kernel_win_2_val_0_1_6_reg_2825 <= src_kernel_win_2_val_0_1_fu_192;
        src_kernel_win_2_val_1_1_6_reg_2839 <= src_kernel_win_2_val_1_1_fu_208;
        src_kernel_win_2_val_2_1_9_reg_2832 <= src_kernel_win_2_val_2_1_fu_204;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2650_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        src_kernel_win_0_val_0_2_fu_124 <= src_kernel_win_0_val_0_1_6_reg_2783;
        src_kernel_win_0_val_1_2_fu_140 <= src_kernel_win_0_val_1_1_6_reg_2797;
        src_kernel_win_0_val_2_2_fu_148 <= src_kernel_win_0_val_2_1_9_reg_2790;
        src_kernel_win_1_val_0_2_fu_160 <= src_kernel_win_1_val_0_1_6_reg_2804;
        src_kernel_win_1_val_1_2_fu_176 <= src_kernel_win_1_val_1_1_6_reg_2818;
        src_kernel_win_1_val_2_2_fu_184 <= src_kernel_win_1_val_2_1_9_reg_2811;
        src_kernel_win_2_val_0_2_fu_196 <= src_kernel_win_2_val_0_1_6_reg_2825;
        src_kernel_win_2_val_1_2_fu_212 <= src_kernel_win_2_val_1_1_6_reg_2839;
        src_kernel_win_2_val_2_2_fu_220 <= src_kernel_win_2_val_2_1_9_reg_2832;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2) & ~(ap_const_lv1_0 == brmerge_fu_1281_p2) & ~(ap_const_lv1_0 == or_cond_i_fu_1235_p2))) begin
        tmp_1_reg_2714 <= tmp_1_fu_1285_p2;
        tmp_42_1_reg_2743 <= tmp_42_1_fu_1295_p2;
        tmp_42_2_reg_2772 <= tmp_42_2_fu_1305_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        tmp_6_reg_2650 <= tmp_6_fu_1170_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_CS_fsm or tmp_9_fu_885_p2)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_9_fu_885_p2 == ap_const_lv1_0)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_st1_fsm_0 == ap_CS_fsm))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or tmp_9_fu_885_p2)
begin
    if (((ap_ST_st2_fsm_1 == ap_CS_fsm) & (tmp_9_fu_885_p2 == ap_const_lv1_0))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_6_fu_1170_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2))) begin
        k_buf_0_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_0_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_0_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_6_fu_1170_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2))) begin
        k_buf_0_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_0_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_0_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_6_fu_1170_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2))) begin
        k_buf_0_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_0_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_0_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_0_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_0_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_6_fu_1170_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2))) begin
        k_buf_1_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_1_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_1_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_6_fu_1170_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2))) begin
        k_buf_1_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_1_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_1_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_6_fu_1170_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2))) begin
        k_buf_1_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_1_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_1_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_1_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_1_val_2_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_6_fu_1170_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2))) begin
        k_buf_2_val_0_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_2_val_0_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_0_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_2_val_0_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_0_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_6_fu_1170_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2))) begin
        k_buf_2_val_1_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_2_val_1_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_1_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_2_val_1_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_1_we1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce0 assign process. ///
always @ (ap_CS_fsm or tmp_6_fu_1170_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == tmp_6_fu_1170_p2))) begin
        k_buf_2_val_2_ce0 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce0 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_ce1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_2_val_2_ce1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_ce1 = ap_const_logic_0;
    end
end

/// k_buf_2_val_2_we1 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        k_buf_2_val_2_we1 = ap_const_logic_1;
    end else begin
        k_buf_2_val_2_we1 = ap_const_logic_0;
    end
end

/// p_dst_data_stream_0_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_6_reg_2650_pp0_it1 or ap_reg_ppstg_or_cond217_i_i_reg_2659_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2659_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_dst_data_stream_0_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_0_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_1_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_6_reg_2650_pp0_it1 or ap_reg_ppstg_or_cond217_i_i_reg_2659_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2659_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_dst_data_stream_1_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_1_V_write = ap_const_logic_0;
    end
end

/// p_dst_data_stream_2_V_write assign process. ///
always @ (ap_CS_fsm or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_reg_ppstg_tmp_6_reg_2650_pp0_it1 or ap_reg_ppstg_or_cond217_i_i_reg_2659_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2659_pp0_it1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_dst_data_stream_2_V_write = ap_const_logic_1;
    end else begin
        p_dst_data_stream_2_V_write = ap_const_logic_0;
    end
end

/// p_src_data_stream_0_V_read assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_src_data_stream_0_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_0_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_1_V_read assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_src_data_stream_1_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_1_V_read = ap_const_logic_0;
    end
end

/// p_src_data_stream_2_V_read assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        p_src_data_stream_2_V_read = ap_const_logic_1;
    end else begin
        p_src_data_stream_2_V_read = ap_const_logic_0;
    end
end

/// src_kernel_win_0_val_0_0_phi_fu_559_p6 assign process. ///
always @ (col_assign_3_fu_1459_p2 or col_buf_0_val_0_0_1_fu_240 or col_buf_0_val_0_0_2_fu_244 or col_buf_0_val_0_0_3_fu_248 or ap_sig_bdd_382)
begin
    if (ap_sig_bdd_382) begin
        if ((col_assign_3_fu_1459_p2 == ap_const_lv2_0)) begin
            src_kernel_win_0_val_0_0_phi_fu_559_p6 = col_buf_0_val_0_0_1_fu_240;
        end else if ((col_assign_3_fu_1459_p2 == ap_const_lv2_1)) begin
            src_kernel_win_0_val_0_0_phi_fu_559_p6 = col_buf_0_val_0_0_2_fu_244;
        end else if ((ap_true == ap_true)) begin
            src_kernel_win_0_val_0_0_phi_fu_559_p6 = col_buf_0_val_0_0_3_fu_248;
        end else begin
            src_kernel_win_0_val_0_0_phi_fu_559_p6 = ap_const_lv8_1;
        end
    end else begin
        src_kernel_win_0_val_0_0_phi_fu_559_p6 = ap_const_lv8_1;
    end
end

/// src_kernel_win_0_val_1_0_phi_fu_570_p6 assign process. ///
always @ (col_assign_3_fu_1459_p2 or right_border_buf_0_val_1_2_fu_228 or right_border_buf_0_val_1_2_1_fu_232 or right_border_buf_0_val_1_2_2_fu_236 or ap_sig_bdd_382)
begin
    if (ap_sig_bdd_382) begin
        if ((col_assign_3_fu_1459_p2 == ap_const_lv2_0)) begin
            src_kernel_win_0_val_1_0_phi_fu_570_p6 = right_border_buf_0_val_1_2_fu_228;
        end else if ((col_assign_3_fu_1459_p2 == ap_const_lv2_1)) begin
            src_kernel_win_0_val_1_0_phi_fu_570_p6 = right_border_buf_0_val_1_2_1_fu_232;
        end else if ((ap_true == ap_true)) begin
            src_kernel_win_0_val_1_0_phi_fu_570_p6 = right_border_buf_0_val_1_2_2_fu_236;
        end else begin
            src_kernel_win_0_val_1_0_phi_fu_570_p6 = ap_const_lv8_1;
        end
    end else begin
        src_kernel_win_0_val_1_0_phi_fu_570_p6 = ap_const_lv8_1;
    end
end

/// src_kernel_win_1_val_0_0_phi_fu_614_p6 assign process. ///
always @ (col_assign_3_1_fu_1585_p2 or col_buf_1_val_0_0_1_fu_200 or col_buf_1_val_0_0_2_fu_216 or col_buf_1_val_0_0_3_fu_224 or ap_sig_bdd_382)
begin
    if (ap_sig_bdd_382) begin
        if ((ap_const_lv2_0 == col_assign_3_1_fu_1585_p2)) begin
            src_kernel_win_1_val_0_0_phi_fu_614_p6 = col_buf_1_val_0_0_3_fu_224;
        end else if ((ap_const_lv2_1 == col_assign_3_1_fu_1585_p2)) begin
            src_kernel_win_1_val_0_0_phi_fu_614_p6 = col_buf_1_val_0_0_2_fu_216;
        end else if ((ap_true == ap_true)) begin
            src_kernel_win_1_val_0_0_phi_fu_614_p6 = col_buf_1_val_0_0_1_fu_200;
        end else begin
            src_kernel_win_1_val_0_0_phi_fu_614_p6 = ap_const_lv8_1;
        end
    end else begin
        src_kernel_win_1_val_0_0_phi_fu_614_p6 = ap_const_lv8_1;
    end
end

/// src_kernel_win_1_val_1_0_phi_fu_625_p6 assign process. ///
always @ (col_assign_3_1_fu_1585_p2 or right_border_buf_1_val_1_2_fu_252 or right_border_buf_1_val_1_2_1_fu_256 or right_border_buf_1_val_1_2_2_fu_260 or ap_sig_bdd_382)
begin
    if (ap_sig_bdd_382) begin
        if ((ap_const_lv2_0 == col_assign_3_1_fu_1585_p2)) begin
            src_kernel_win_1_val_1_0_phi_fu_625_p6 = right_border_buf_1_val_1_2_fu_252;
        end else if ((ap_const_lv2_1 == col_assign_3_1_fu_1585_p2)) begin
            src_kernel_win_1_val_1_0_phi_fu_625_p6 = right_border_buf_1_val_1_2_1_fu_256;
        end else if ((ap_true == ap_true)) begin
            src_kernel_win_1_val_1_0_phi_fu_625_p6 = right_border_buf_1_val_1_2_2_fu_260;
        end else begin
            src_kernel_win_1_val_1_0_phi_fu_625_p6 = ap_const_lv8_1;
        end
    end else begin
        src_kernel_win_1_val_1_0_phi_fu_625_p6 = ap_const_lv8_1;
    end
end

/// src_kernel_win_2_val_0_0_phi_fu_669_p6 assign process. ///
always @ (col_assign_3_2_fu_1711_p2 or col_buf_2_val_0_0_1_fu_128 or col_buf_2_val_0_0_2_fu_144 or col_buf_2_val_0_0_3_fu_152 or ap_sig_bdd_382)
begin
    if (ap_sig_bdd_382) begin
        if ((ap_const_lv2_0 == col_assign_3_2_fu_1711_p2)) begin
            src_kernel_win_2_val_0_0_phi_fu_669_p6 = col_buf_2_val_0_0_3_fu_152;
        end else if ((ap_const_lv2_1 == col_assign_3_2_fu_1711_p2)) begin
            src_kernel_win_2_val_0_0_phi_fu_669_p6 = col_buf_2_val_0_0_2_fu_144;
        end else if ((ap_true == ap_true)) begin
            src_kernel_win_2_val_0_0_phi_fu_669_p6 = col_buf_2_val_0_0_1_fu_128;
        end else begin
            src_kernel_win_2_val_0_0_phi_fu_669_p6 = ap_const_lv8_1;
        end
    end else begin
        src_kernel_win_2_val_0_0_phi_fu_669_p6 = ap_const_lv8_1;
    end
end

/// src_kernel_win_2_val_1_0_phi_fu_680_p6 assign process. ///
always @ (col_assign_3_2_fu_1711_p2 or right_border_buf_2_val_1_2_fu_164 or right_border_buf_2_val_1_2_1_fu_180 or right_border_buf_2_val_1_2_2_fu_188 or ap_sig_bdd_382)
begin
    if (ap_sig_bdd_382) begin
        if ((ap_const_lv2_0 == col_assign_3_2_fu_1711_p2)) begin
            src_kernel_win_2_val_1_0_phi_fu_680_p6 = right_border_buf_2_val_1_2_2_fu_188;
        end else if ((ap_const_lv2_1 == col_assign_3_2_fu_1711_p2)) begin
            src_kernel_win_2_val_1_0_phi_fu_680_p6 = right_border_buf_2_val_1_2_1_fu_180;
        end else if ((ap_true == ap_true)) begin
            src_kernel_win_2_val_1_0_phi_fu_680_p6 = right_border_buf_2_val_1_2_fu_164;
        end else begin
            src_kernel_win_2_val_1_0_phi_fu_680_p6 = ap_const_lv8_1;
        end
    end else begin
        src_kernel_win_2_val_1_0_phi_fu_680_p6 = ap_const_lv8_1;
    end
end

/// tmp_42_0_pr_phi_fu_600_p8 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_reg_ppiten_pp0_it1 or tmp_1_reg_2714 or tmp_42_0_pr1_phi_fu_583_p8 or col_assign_4_fu_1502_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_583_p8))) begin
        tmp_42_0_pr_phi_fu_600_p8 = ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_583_p8) & ~(ap_const_lv2_1 == col_assign_4_fu_1502_p2) & ~(ap_const_lv2_0 == col_assign_4_fu_1502_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_583_p8) & (ap_const_lv2_1 == col_assign_4_fu_1502_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_0_pr1_phi_fu_583_p8) & (ap_const_lv2_0 == col_assign_4_fu_1502_p2)))) begin
        tmp_42_0_pr_phi_fu_600_p8 = tmp_1_reg_2714;
    end else begin
        tmp_42_0_pr_phi_fu_600_p8 = ap_const_lv1_1;
    end
end

/// tmp_42_1_pr_phi_fu_655_p8 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_reg_ppiten_pp0_it1 or tmp_42_1_reg_2743 or tmp_42_1_pr1_phi_fu_638_p8 or col_assign_4_1_fu_1628_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_638_p8))) begin
        tmp_42_1_pr_phi_fu_655_p8 = ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_638_p8) & ~(ap_const_lv2_1 == col_assign_4_1_fu_1628_p2) & ~(ap_const_lv2_0 == col_assign_4_1_fu_1628_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_638_p8) & (ap_const_lv2_1 == col_assign_4_1_fu_1628_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_1_pr1_phi_fu_638_p8) & (ap_const_lv2_0 == col_assign_4_1_fu_1628_p2)))) begin
        tmp_42_1_pr_phi_fu_655_p8 = tmp_42_1_reg_2743;
    end else begin
        tmp_42_1_pr_phi_fu_655_p8 = ap_const_lv1_1;
    end
end

/// tmp_42_2_pr_phi_fu_710_p8 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_reg_ppiten_pp0_it1 or tmp_42_2_reg_2772 or tmp_42_2_pr1_phi_fu_693_p8 or col_assign_4_2_fu_1754_p2)
begin
    if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_693_p8))) begin
        tmp_42_2_pr_phi_fu_710_p8 = ap_const_lv1_1;
    end else if ((((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_693_p8) & ~(ap_const_lv2_1 == col_assign_4_2_fu_1754_p2) & ~(ap_const_lv2_0 == col_assign_4_2_fu_1754_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_693_p8) & (ap_const_lv2_1 == col_assign_4_2_fu_1754_p2)) | ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_42_2_pr1_phi_fu_693_p8) & (ap_const_lv2_0 == col_assign_4_2_fu_1754_p2)))) begin
        tmp_42_2_pr_phi_fu_710_p8 = tmp_42_2_reg_2772;
    end else begin
        tmp_42_2_pr_phi_fu_710_p8 = ap_const_lv1_1;
    end
end
always @ (ap_CS_fsm or ap_sig_bdd_80 or tmp_9_fu_885_p2 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_151 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_171 or ap_reg_ppiten_pp0_it2)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
            if (~ap_sig_bdd_80) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        ap_ST_st2_fsm_1 : 
            if ((tmp_9_fu_885_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_pp0_stg0_fsm_2 : 
            if (~((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else if (((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_151 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_171 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it0))) begin
                ap_NS_fsm = ap_ST_st6_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end
        ap_ST_st6_fsm_3 : 
            ap_NS_fsm = ap_ST_st2_fsm_1;
        default : 
            ap_NS_fsm = 'bx;
    endcase
end
assign ImagLoc_x_fu_1202_p2 = (tmp_10_cast_fu_1166_p1 + ap_const_lv13_1FFF);
assign ImagLoc_y_fu_902_p2 = (tmp_8_cast_fu_881_p1 + ap_const_lv13_1FFC);
assign ap_reg_phiprechg_tmp_42_0_pr1_reg_578pp0_it0 = ap_const_lv1_1;
assign ap_reg_phiprechg_tmp_42_1_pr1_reg_633pp0_it0 = ap_const_lv1_1;
assign ap_reg_phiprechg_tmp_42_2_pr1_reg_688pp0_it0 = ap_const_lv1_1;

/// ap_sig_bdd_151 assign process. ///
always @ (p_src_data_stream_0_V_empty_n or p_src_data_stream_1_V_empty_n or p_src_data_stream_2_V_empty_n or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677)
begin
    ap_sig_bdd_151 = (((p_src_data_stream_0_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677)) | (~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (p_src_data_stream_1_V_empty_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & ~(ap_const_lv1_0 == or_cond_i_reg_2677) & (p_src_data_stream_2_V_empty_n == ap_const_logic_0)));
end

/// ap_sig_bdd_171 assign process. ///
always @ (p_dst_data_stream_0_V_full_n or p_dst_data_stream_1_V_full_n or p_dst_data_stream_2_V_full_n or ap_reg_ppstg_tmp_6_reg_2650_pp0_it1 or ap_reg_ppstg_or_cond217_i_i_reg_2659_pp0_it1)
begin
    ap_sig_bdd_171 = (((p_dst_data_stream_0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2659_pp0_it1)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2659_pp0_it1) & (p_dst_data_stream_1_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_tmp_6_reg_2650_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_or_cond217_i_i_reg_2659_pp0_it1) & (p_dst_data_stream_2_V_full_n == ap_const_logic_0)));
end

/// ap_sig_bdd_382 assign process. ///
always @ (ap_CS_fsm or tmp_6_reg_2650 or brmerge_reg_2710 or or_cond_i_reg_2677 or ap_reg_ppiten_pp0_it1 or tmp_i_reg_2673 or tmp_28_reg_2681)
begin
    ap_sig_bdd_382 = ((ap_ST_pp0_stg0_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == tmp_6_reg_2650) & ~(ap_const_lv1_0 == brmerge_reg_2710) & (ap_const_lv1_0 == or_cond_i_reg_2677) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_lv1_0 == tmp_28_reg_2681) & (ap_const_lv1_0 == tmp_i_reg_2673));
end

/// ap_sig_bdd_80 assign process. ///
always @ (ap_start or ap_done_reg)
begin
    ap_sig_bdd_80 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end
assign brmerge_fu_1281_p2 = (tmp_2_reg_2604 | or_cond_2_reg_2609);
assign col_assign_1_fu_1300_p2 = (tmp_26_fu_1212_p1 + p_neg218_i_i_cast_reg_2551);
assign col_assign_3_1_fu_1585_p2 = (tmp_29_reg_2685 + p_neg218_i_i_cast_reg_2551);
assign col_assign_3_2_fu_1711_p2 = (tmp_29_reg_2685 + p_neg218_i_i_cast_reg_2551);
assign col_assign_3_fu_1459_p2 = (tmp_29_reg_2685 + p_neg218_i_i_cast_reg_2551);
assign col_assign_4_0_1_fu_1521_p2 = (tmp_26_reg_2663 + p_neg218_i_i_cast_reg_2551);
assign col_assign_4_1_1_fu_1647_p2 = (tmp_26_reg_2663 + p_neg218_i_i_cast_reg_2551);
assign col_assign_4_1_fu_1628_p2 = (tmp_26_reg_2663 + p_neg218_i_i_cast_reg_2551);
assign col_assign_4_2_1_fu_1773_p2 = (tmp_26_reg_2663 + p_neg218_i_i_cast_reg_2551);
assign col_assign_4_2_fu_1754_p2 = (tmp_26_reg_2663 + p_neg218_i_i_cast_reg_2551);
assign col_assign_4_fu_1502_p2 = (tmp_26_reg_2663 + p_neg218_i_i_cast_reg_2551);
assign col_assign_fu_1290_p2 = (tmp_26_fu_1212_p1 + p_neg218_i_i_cast_reg_2551);
assign col_assign_s_fu_1310_p2 = (tmp_26_fu_1212_p1 + p_neg218_i_i_cast_reg_2551);
assign cols_cast1_fu_825_p1 = $unsigned(p_src_cols_V_read);
assign cols_cast_fu_829_p1 = $unsigned(p_src_cols_V_read);
assign heightloop_fu_833_p2 = (rows_cast_fu_821_p1 + ap_const_lv13_5);
assign i_V_fu_890_p2 = (p_012_0_i_i_reg_534 + ap_const_lv12_1);
assign icmp1_fu_1191_p2 = (tmp_25_fu_1181_p4 != ap_const_lv11_0? 1'b1: 1'b0);
assign icmp_fu_924_p2 = ($signed(tmp_12_fu_914_p4) > $signed(12'b000000000000)? 1'b1: 1'b0);
assign j_V_fu_1175_p2 = (p_025_0_i_i_reg_545 + ap_const_lv12_1);
assign k_buf_0_val_0_address0 = tmp_4_fu_1268_p1;
assign k_buf_0_val_0_address1 = k_buf_0_val_0_addr_reg_2692;
assign k_buf_0_val_0_d1 = p_src_data_stream_0_V_dout;
assign k_buf_0_val_1_address0 = tmp_4_fu_1268_p1;
assign k_buf_0_val_1_address1 = k_buf_0_val_1_addr_reg_2698;
assign k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
assign k_buf_0_val_2_address0 = tmp_4_fu_1268_p1;
assign k_buf_0_val_2_address1 = k_buf_0_val_2_addr_reg_2704;
assign k_buf_0_val_2_d1 = k_buf_0_val_1_q0;
assign k_buf_1_val_0_address0 = tmp_4_fu_1268_p1;
assign k_buf_1_val_0_address1 = k_buf_1_val_0_addr_reg_2725;
assign k_buf_1_val_0_d1 = p_src_data_stream_1_V_dout;
assign k_buf_1_val_1_address0 = tmp_4_fu_1268_p1;
assign k_buf_1_val_1_address1 = k_buf_1_val_1_addr_reg_2731;
assign k_buf_1_val_1_d1 = k_buf_1_val_0_q0;
assign k_buf_1_val_2_address0 = tmp_4_fu_1268_p1;
assign k_buf_1_val_2_address1 = k_buf_1_val_2_addr_reg_2737;
assign k_buf_1_val_2_d1 = k_buf_1_val_1_q0;
assign k_buf_2_val_0_address0 = tmp_4_fu_1268_p1;
assign k_buf_2_val_0_address1 = k_buf_2_val_0_addr_reg_2754;
assign k_buf_2_val_0_d1 = p_src_data_stream_2_V_dout;
assign k_buf_2_val_1_address0 = tmp_4_fu_1268_p1;
assign k_buf_2_val_1_address1 = k_buf_2_val_1_addr_reg_2760;
assign k_buf_2_val_1_d1 = k_buf_2_val_0_q0;
assign k_buf_2_val_2_address0 = tmp_4_fu_1268_p1;
assign k_buf_2_val_2_address1 = k_buf_2_val_2_addr_reg_2766;
assign k_buf_2_val_2_d1 = k_buf_2_val_1_q0;
assign len_cast1_i7_fu_877_p1 = $unsigned(p_src_rows_V_read);
assign locy_2_1_fu_1080_p2 = (p_i_i_2_cast_cast_fu_955_p3 - tmp_21_fu_1076_p1);
assign locy_2_2_fu_1160_p2 = (p_i_i_2_cast_cast_fu_955_p3 - tmp_24_fu_1156_p1);
assign locy_2_fu_1000_p2 = (p_i_i_2_cast_cast_fu_955_p3 - tmp_16_fu_996_p1);
assign or_cond217_i_i_fu_1197_p2 = (tmp_s_reg_2599 & icmp1_fu_1191_p2);
assign or_cond_2_fu_935_p2 = (icmp_fu_924_p2 & tmp_34_2_fu_930_p2);
assign or_cond_i7_fu_967_p2 = (tmp_i7_fu_962_p2 & rev_fu_949_p2);
assign or_cond_i8_fu_1047_p2 = (tmp_i8_fu_1042_p2 & rev1_fu_1032_p2);
assign or_cond_i9_fu_1127_p2 = (tmp_i9_fu_1122_p2 & rev2_fu_1112_p2);
assign or_cond_i_fu_1235_p2 = (tmp_i_fu_1230_p2 & rev3_fu_1224_p2);
assign p_assign_1_i7_fu_988_p3 = ((or_cond_i7_fu_967_p2)? ImagLoc_y_fu_902_p2: p_assign_7_fu_981_p3);
assign p_assign_1_i8_fu_1068_p3 = ((or_cond_i8_fu_1047_p2)? y_1_2_fu_1018_p2: p_assign_8_fu_1061_p3);
assign p_assign_1_i9_fu_1148_p3 = ((or_cond_i9_fu_1127_p2)? y_1_2_1_fu_1098_p2: p_assign_9_fu_1141_p3);
assign p_assign_1_i_fu_1256_p3 = ((or_cond_i_fu_1235_p2)? ImagLoc_x_fu_1202_p2: p_assign_fu_1249_p3);
assign p_assign_7_fu_981_p3 = ((tmp_14_fu_973_p3)? ap_const_lv13_0: ref_reg_2567);
assign p_assign_8_fu_1061_p3 = ((tmp_20_fu_1053_p3)? ap_const_lv13_0: ref_reg_2567);
assign p_assign_9_fu_1141_p3 = ((tmp_23_fu_1133_p3)? ap_const_lv13_0: ref_reg_2567);
assign p_assign_fu_1249_p3 = ((tmp_28_fu_1241_p3)? ap_const_lv13_0: tmp_2_i_reg_2575);
assign p_dst_data_stream_0_V_din = ((tmp_91_0_2_2_fu_1902_p2)? src_kernel_win_0_val_0_1_fu_120: temp_0_i_i_i_057_i_i_1_0_2_1_fu_1895_p3);
assign p_dst_data_stream_1_V_din = ((tmp_91_1_2_2_fu_2027_p2)? src_kernel_win_1_val_0_1_fu_156: temp_0_i_i_i_057_i_i_1_1_2_1_fu_2020_p3);
assign p_dst_data_stream_2_V_din = ((tmp_91_2_2_2_fu_2152_p2)? src_kernel_win_2_val_0_1_fu_192: temp_0_i_i_i_057_i_i_1_2_2_1_fu_2145_p3);
assign p_i_i_2_cast_cast_fu_955_p3 = ((tmp_34_2_fu_930_p2)? ap_const_lv2_2: tmp_11_reg_2580);
assign p_neg218_i_i_cast_fu_855_p2 = (tmp_fu_851_p1 ^ ap_const_lv2_3);
assign ref_fu_861_p2 = (rows_cast_fu_821_p1 + ap_const_lv13_1FFF);
assign rev1_fu_1032_p2 = (tmp_19_fu_1024_p3 ^ ap_const_lv1_1);
assign rev2_fu_1112_p2 = (tmp_22_fu_1104_p3 ^ ap_const_lv1_1);
assign rev3_fu_1224_p2 = (tmp_27_fu_1216_p3 ^ ap_const_lv1_1);
assign rev_fu_949_p2 = (tmp_13_fu_941_p3 ^ ap_const_lv1_1);
assign rows_cast_fu_821_p1 = $unsigned(p_src_rows_V_read);
assign sel_tmp1_fu_1419_p3 = ((sel_tmp_reg_2618)? k_buf_0_val_0_q0: k_buf_0_val_2_q0);
assign sel_tmp2_fu_1012_p2 = (locy_2_fu_1000_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp3_fu_1086_p2 = (p_i_i_2_cast_cast_fu_955_p3 == tmp_21_fu_1076_p1? 1'b1: 1'b0);
assign sel_tmp4_fu_1092_p2 = (locy_2_1_fu_1080_p2 == ap_const_lv2_1? 1'b1: 1'b0);
assign sel_tmp5_fu_1434_p3 = ((sel_tmp3_reg_2632)? k_buf_0_val_0_q0: k_buf_0_val_2_q0);
assign sel_tmp6_fu_1560_p3 = ((sel_tmp3_reg_2632)? k_buf_1_val_0_q0: k_buf_1_val_2_q0);
assign sel_tmp7_fu_1671_p3 = ((sel_tmp_reg_2618)? k_buf_2_val_0_q0: k_buf_2_val_2_q0);
assign sel_tmp8_fu_1686_p3 = ((sel_tmp3_reg_2632)? k_buf_2_val_0_q0: k_buf_2_val_2_q0);
assign sel_tmp9_fu_1545_p3 = ((sel_tmp_reg_2618)? k_buf_1_val_0_q0: k_buf_1_val_2_q0);
assign sel_tmp_fu_1006_p2 = (p_i_i_2_cast_cast_fu_955_p3 == tmp_16_fu_996_p1? 1'b1: 1'b0);
assign src_kernel_win_0_val_0_1_3_fu_1426_p3 = ((sel_tmp2_reg_2625)? k_buf_0_val_1_q0: sel_tmp1_fu_1419_p3);
assign src_kernel_win_0_val_1_1_3_fu_1441_p3 = ((sel_tmp4_reg_2639)? k_buf_0_val_1_q0: sel_tmp5_fu_1434_p3);
assign src_kernel_win_1_val_0_1_3_fu_1552_p3 = ((sel_tmp2_reg_2625)? k_buf_1_val_1_q0: sel_tmp9_fu_1545_p3);
assign src_kernel_win_1_val_1_1_3_fu_1567_p3 = ((sel_tmp4_reg_2639)? k_buf_1_val_1_q0: sel_tmp6_fu_1560_p3);
assign src_kernel_win_2_val_0_1_3_fu_1678_p3 = ((sel_tmp2_reg_2625)? k_buf_2_val_1_q0: sel_tmp7_fu_1671_p3);
assign src_kernel_win_2_val_1_1_3_fu_1693_p3 = ((sel_tmp4_reg_2639)? k_buf_2_val_1_q0: sel_tmp8_fu_1686_p3);
assign temp_0_i_i_i_057_i_i_1_0_0_1_fu_1815_p3 = ((tmp_91_0_0_1_fu_1810_p2)? src_kernel_win_0_val_2_1_9_reg_2790: src_kernel_win_0_val_2_2_fu_148);
assign temp_0_i_i_i_057_i_i_1_0_0_2_fu_1828_p3 = ((tmp_91_0_0_2_fu_1822_p2)? src_kernel_win_0_val_2_1_fu_132: temp_0_i_i_i_057_i_i_1_0_0_1_fu_1815_p3);
assign temp_0_i_i_i_057_i_i_1_0_1_1_fu_1855_p3 = ((tmp_91_0_1_1_fu_1850_p2)? src_kernel_win_0_val_1_1_6_reg_2797: temp_0_i_i_i_057_i_i_1_0_1_fu_1842_p3);
assign temp_0_i_i_i_057_i_i_1_0_1_2_fu_1868_p3 = ((tmp_91_0_1_2_fu_1862_p2)? src_kernel_win_0_val_1_1_fu_136: temp_0_i_i_i_057_i_i_1_0_1_1_fu_1855_p3);
assign temp_0_i_i_i_057_i_i_1_0_1_fu_1842_p3 = ((tmp_91_0_1_fu_1836_p2)? src_kernel_win_0_val_1_2_fu_140: temp_0_i_i_i_057_i_i_1_0_0_2_fu_1828_p3);
assign temp_0_i_i_i_057_i_i_1_0_2_1_fu_1895_p3 = ((tmp_91_0_2_1_fu_1890_p2)? src_kernel_win_0_val_0_1_6_reg_2783: temp_0_i_i_i_057_i_i_1_0_2_fu_1882_p3);
assign temp_0_i_i_i_057_i_i_1_0_2_fu_1882_p3 = ((tmp_91_0_2_fu_1876_p2)? src_kernel_win_0_val_0_2_fu_124: temp_0_i_i_i_057_i_i_1_0_1_2_fu_1868_p3);
assign temp_0_i_i_i_057_i_i_1_1_0_1_fu_1940_p3 = ((tmp_91_1_0_1_fu_1935_p2)? src_kernel_win_1_val_2_1_9_reg_2811: src_kernel_win_1_val_2_2_fu_184);
assign temp_0_i_i_i_057_i_i_1_1_0_2_fu_1953_p3 = ((tmp_91_1_0_2_fu_1947_p2)? src_kernel_win_1_val_2_1_fu_168: temp_0_i_i_i_057_i_i_1_1_0_1_fu_1940_p3);
assign temp_0_i_i_i_057_i_i_1_1_1_1_fu_1980_p3 = ((tmp_91_1_1_1_fu_1975_p2)? src_kernel_win_1_val_1_1_6_reg_2818: temp_0_i_i_i_057_i_i_1_1_1_fu_1967_p3);
assign temp_0_i_i_i_057_i_i_1_1_1_2_fu_1993_p3 = ((tmp_91_1_1_2_fu_1987_p2)? src_kernel_win_1_val_1_1_fu_172: temp_0_i_i_i_057_i_i_1_1_1_1_fu_1980_p3);
assign temp_0_i_i_i_057_i_i_1_1_1_fu_1967_p3 = ((tmp_91_1_1_fu_1961_p2)? src_kernel_win_1_val_1_2_fu_176: temp_0_i_i_i_057_i_i_1_1_0_2_fu_1953_p3);
assign temp_0_i_i_i_057_i_i_1_1_2_1_fu_2020_p3 = ((tmp_91_1_2_1_fu_2015_p2)? src_kernel_win_1_val_0_1_6_reg_2804: temp_0_i_i_i_057_i_i_1_1_2_fu_2007_p3);
assign temp_0_i_i_i_057_i_i_1_1_2_fu_2007_p3 = ((tmp_91_1_2_fu_2001_p2)? src_kernel_win_1_val_0_2_fu_160: temp_0_i_i_i_057_i_i_1_1_1_2_fu_1993_p3);
assign temp_0_i_i_i_057_i_i_1_2_0_1_fu_2065_p3 = ((tmp_91_2_0_1_fu_2060_p2)? src_kernel_win_2_val_2_1_9_reg_2832: src_kernel_win_2_val_2_2_fu_220);
assign temp_0_i_i_i_057_i_i_1_2_0_2_fu_2078_p3 = ((tmp_91_2_0_2_fu_2072_p2)? src_kernel_win_2_val_2_1_fu_204: temp_0_i_i_i_057_i_i_1_2_0_1_fu_2065_p3);
assign temp_0_i_i_i_057_i_i_1_2_1_1_fu_2105_p3 = ((tmp_91_2_1_1_fu_2100_p2)? src_kernel_win_2_val_1_1_6_reg_2839: temp_0_i_i_i_057_i_i_1_2_1_fu_2092_p3);
assign temp_0_i_i_i_057_i_i_1_2_1_2_fu_2118_p3 = ((tmp_91_2_1_2_fu_2112_p2)? src_kernel_win_2_val_1_1_fu_208: temp_0_i_i_i_057_i_i_1_2_1_1_fu_2105_p3);
assign temp_0_i_i_i_057_i_i_1_2_1_fu_2092_p3 = ((tmp_91_2_1_fu_2086_p2)? src_kernel_win_2_val_1_2_fu_212: temp_0_i_i_i_057_i_i_1_2_0_2_fu_2078_p3);
assign temp_0_i_i_i_057_i_i_1_2_2_1_fu_2145_p3 = ((tmp_91_2_2_1_fu_2140_p2)? src_kernel_win_2_val_0_1_6_reg_2825: temp_0_i_i_i_057_i_i_1_2_2_fu_2132_p3);
assign temp_0_i_i_i_057_i_i_1_2_2_fu_2132_p3 = ((tmp_91_2_2_fu_2126_p2)? src_kernel_win_2_val_0_2_fu_196: temp_0_i_i_i_057_i_i_1_2_1_2_fu_2118_p3);
assign tmp_10_cast_fu_1166_p1 = $unsigned(p_025_0_i_i_reg_545);
assign tmp_11_fu_873_p1 = ref_fu_861_p2[1:0];
assign tmp_12_fu_914_p4 = {{ImagLoc_y_fu_902_p2[ap_const_lv32_C : ap_const_lv32_1]}};
assign tmp_13_fu_941_p3 = ImagLoc_y_fu_902_p2[ap_const_lv32_C];
assign tmp_14_fu_973_p3 = ImagLoc_y_fu_902_p2[ap_const_lv32_C];
assign tmp_16_fu_996_p1 = p_assign_1_i7_fu_988_p3[1:0];
assign tmp_19_fu_1024_p3 = y_1_2_fu_1018_p2[ap_const_lv32_C];
assign tmp_1_fu_1285_p2 = ($signed(ImagLoc_x_fu_1202_p2) < $signed(tmp_7_reg_2544)? 1'b1: 1'b0);
assign tmp_20_fu_1053_p3 = y_1_2_fu_1018_p2[ap_const_lv32_C];
assign tmp_21_fu_1076_p1 = p_assign_1_i8_fu_1068_p3[1:0];
assign tmp_22_fu_1104_p3 = y_1_2_1_fu_1098_p2[ap_const_lv32_C];
assign tmp_23_fu_1133_p3 = y_1_2_1_fu_1098_p2[ap_const_lv32_C];
assign tmp_24_fu_1156_p1 = p_assign_1_i9_fu_1148_p3[1:0];
assign tmp_25_fu_1181_p4 = {{p_025_0_i_i_reg_545[ap_const_lv32_B : ap_const_lv32_1]}};
assign tmp_26_fu_1212_p1 = ImagLoc_x_fu_1202_p2[1:0];
assign tmp_27_fu_1216_p3 = ImagLoc_x_fu_1202_p2[ap_const_lv32_C];
assign tmp_28_fu_1241_p3 = ImagLoc_x_fu_1202_p2[ap_const_lv32_C];
assign tmp_29_fu_1264_p1 = p_assign_1_i_fu_1256_p3[1:0];
assign tmp_2_fu_908_p2 = ($signed(ImagLoc_y_fu_902_p2) < $signed(13'b1111111111111)? 1'b1: 1'b0);
assign tmp_2_i_fu_867_p2 = (cols_cast_fu_829_p1 + ap_const_lv13_1FFF);
assign tmp_34_2_fu_930_p2 = ($signed(ImagLoc_y_fu_902_p2) < $signed(ref_reg_2567)? 1'b1: 1'b0);
assign tmp_42_0_pr1_phi_fu_583_p8 = ap_reg_phiprechg_tmp_42_0_pr1_reg_578pp0_it1;
assign tmp_42_1_fu_1295_p2 = ($signed(ImagLoc_x_fu_1202_p2) < $signed(tmp_7_reg_2544)? 1'b1: 1'b0);
assign tmp_42_1_pr1_phi_fu_638_p8 = ap_reg_phiprechg_tmp_42_1_pr1_reg_633pp0_it1;
assign tmp_42_2_fu_1305_p2 = ($signed(ImagLoc_x_fu_1202_p2) < $signed(tmp_7_reg_2544)? 1'b1: 1'b0);
assign tmp_42_2_pr1_phi_fu_693_p8 = ap_reg_phiprechg_tmp_42_2_pr1_reg_688pp0_it1;
assign tmp_4_fu_1268_p1 = $unsigned(p_assign_1_i_fu_1256_p3);
assign tmp_6_fu_1170_p2 = (tmp_10_cast_fu_1166_p1 < widthloop_reg_2539? 1'b1: 1'b0);
assign tmp_7_fu_845_p2 = (cols_cast_fu_829_p1 + ap_const_lv13_1FFD);
assign tmp_8_cast_fu_881_p1 = $unsigned(p_012_0_i_i_reg_534);
assign tmp_91_0_0_1_fu_1810_p2 = (src_kernel_win_0_val_2_1_9_reg_2790 < src_kernel_win_0_val_2_2_fu_148? 1'b1: 1'b0);
assign tmp_91_0_0_2_fu_1822_p2 = (src_kernel_win_0_val_2_1_fu_132 < temp_0_i_i_i_057_i_i_1_0_0_1_fu_1815_p3? 1'b1: 1'b0);
assign tmp_91_0_1_1_fu_1850_p2 = (src_kernel_win_0_val_1_1_6_reg_2797 < temp_0_i_i_i_057_i_i_1_0_1_fu_1842_p3? 1'b1: 1'b0);
assign tmp_91_0_1_2_fu_1862_p2 = (src_kernel_win_0_val_1_1_fu_136 < temp_0_i_i_i_057_i_i_1_0_1_1_fu_1855_p3? 1'b1: 1'b0);
assign tmp_91_0_1_fu_1836_p2 = (src_kernel_win_0_val_1_2_fu_140 < temp_0_i_i_i_057_i_i_1_0_0_2_fu_1828_p3? 1'b1: 1'b0);
assign tmp_91_0_2_1_fu_1890_p2 = (src_kernel_win_0_val_0_1_6_reg_2783 < temp_0_i_i_i_057_i_i_1_0_2_fu_1882_p3? 1'b1: 1'b0);
assign tmp_91_0_2_2_fu_1902_p2 = (src_kernel_win_0_val_0_1_fu_120 < temp_0_i_i_i_057_i_i_1_0_2_1_fu_1895_p3? 1'b1: 1'b0);
assign tmp_91_0_2_fu_1876_p2 = (src_kernel_win_0_val_0_2_fu_124 < temp_0_i_i_i_057_i_i_1_0_1_2_fu_1868_p3? 1'b1: 1'b0);
assign tmp_91_1_0_1_fu_1935_p2 = (src_kernel_win_1_val_2_1_9_reg_2811 < src_kernel_win_1_val_2_2_fu_184? 1'b1: 1'b0);
assign tmp_91_1_0_2_fu_1947_p2 = (src_kernel_win_1_val_2_1_fu_168 < temp_0_i_i_i_057_i_i_1_1_0_1_fu_1940_p3? 1'b1: 1'b0);
assign tmp_91_1_1_1_fu_1975_p2 = (src_kernel_win_1_val_1_1_6_reg_2818 < temp_0_i_i_i_057_i_i_1_1_1_fu_1967_p3? 1'b1: 1'b0);
assign tmp_91_1_1_2_fu_1987_p2 = (src_kernel_win_1_val_1_1_fu_172 < temp_0_i_i_i_057_i_i_1_1_1_1_fu_1980_p3? 1'b1: 1'b0);
assign tmp_91_1_1_fu_1961_p2 = (src_kernel_win_1_val_1_2_fu_176 < temp_0_i_i_i_057_i_i_1_1_0_2_fu_1953_p3? 1'b1: 1'b0);
assign tmp_91_1_2_1_fu_2015_p2 = (src_kernel_win_1_val_0_1_6_reg_2804 < temp_0_i_i_i_057_i_i_1_1_2_fu_2007_p3? 1'b1: 1'b0);
assign tmp_91_1_2_2_fu_2027_p2 = (src_kernel_win_1_val_0_1_fu_156 < temp_0_i_i_i_057_i_i_1_1_2_1_fu_2020_p3? 1'b1: 1'b0);
assign tmp_91_1_2_fu_2001_p2 = (src_kernel_win_1_val_0_2_fu_160 < temp_0_i_i_i_057_i_i_1_1_1_2_fu_1993_p3? 1'b1: 1'b0);
assign tmp_91_2_0_1_fu_2060_p2 = (src_kernel_win_2_val_2_1_9_reg_2832 < src_kernel_win_2_val_2_2_fu_220? 1'b1: 1'b0);
assign tmp_91_2_0_2_fu_2072_p2 = (src_kernel_win_2_val_2_1_fu_204 < temp_0_i_i_i_057_i_i_1_2_0_1_fu_2065_p3? 1'b1: 1'b0);
assign tmp_91_2_1_1_fu_2100_p2 = (src_kernel_win_2_val_1_1_6_reg_2839 < temp_0_i_i_i_057_i_i_1_2_1_fu_2092_p3? 1'b1: 1'b0);
assign tmp_91_2_1_2_fu_2112_p2 = (src_kernel_win_2_val_1_1_fu_208 < temp_0_i_i_i_057_i_i_1_2_1_1_fu_2105_p3? 1'b1: 1'b0);
assign tmp_91_2_1_fu_2086_p2 = (src_kernel_win_2_val_1_2_fu_212 < temp_0_i_i_i_057_i_i_1_2_0_2_fu_2078_p3? 1'b1: 1'b0);
assign tmp_91_2_2_1_fu_2140_p2 = (src_kernel_win_2_val_0_1_6_reg_2825 < temp_0_i_i_i_057_i_i_1_2_2_fu_2132_p3? 1'b1: 1'b0);
assign tmp_91_2_2_2_fu_2152_p2 = (src_kernel_win_2_val_0_1_fu_192 < temp_0_i_i_i_057_i_i_1_2_2_1_fu_2145_p3? 1'b1: 1'b0);
assign tmp_91_2_2_fu_2126_p2 = (src_kernel_win_2_val_0_2_fu_196 < temp_0_i_i_i_057_i_i_1_2_1_2_fu_2118_p3? 1'b1: 1'b0);
assign tmp_9_fu_885_p2 = (tmp_8_cast_fu_881_p1 < heightloop_reg_2534? 1'b1: 1'b0);
assign tmp_fu_851_p1 = p_src_cols_V_read[1:0];
assign tmp_i7_fu_962_p2 = (ImagLoc_y_fu_902_p2 < rows_cast_reg_2524? 1'b1: 1'b0);
assign tmp_i8_fu_1042_p0 = $signed(y_1_2_fu_1018_p2);
assign tmp_i8_fu_1042_p2 = ($signed(tmp_i8_fu_1042_p0) < $signed(len_cast1_i7_reg_2585)? 1'b1: 1'b0);
assign tmp_i9_fu_1122_p0 = $signed(y_1_2_1_fu_1098_p2);
assign tmp_i9_fu_1122_p2 = ($signed(tmp_i9_fu_1122_p0) < $signed(len_cast1_i7_reg_2585)? 1'b1: 1'b0);
assign tmp_i_fu_1230_p0 = $signed(ImagLoc_x_fu_1202_p2);
assign tmp_i_fu_1230_p2 = ($signed(tmp_i_fu_1230_p0) < $signed(cols_cast1_reg_2529)? 1'b1: 1'b0);
assign tmp_s_fu_896_p2 = (p_012_0_i_i_reg_534 > ap_const_lv12_4? 1'b1: 1'b0);
assign widthloop_fu_839_p2 = (cols_cast_fu_829_p1 + ap_const_lv13_2);
assign y_1_2_1_fu_1098_p2 = (tmp_8_cast_fu_881_p1 + ap_const_lv13_1FFA);
assign y_1_2_fu_1018_p2 = (tmp_8_cast_fu_881_p1 + ap_const_lv13_1FFB);
always @ (posedge ap_clk)
begin
    rows_cast_reg_2524[12] <= 1'b0;
    cols_cast1_reg_2529[13:12] <= 2'b00;
    len_cast1_i7_reg_2585[13:12] <= 2'b00;
end



endmodule //Erode_32_32_1080_1920_s

