==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'type.c' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.c' ... 
INFO: [HLS 200-10] Analyzing design file 'print.c' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.c' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.c' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.c' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.c' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:96:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:104:18)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19795 ; free virtual = 24402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19795 ; free virtual = 24402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19792 ; free virtual = 24399
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19792 ; free virtual = 24399
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.c:23) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (rv32i_npp_ip.c:39) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.c:37) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.c:230:3) in function 'mem_load.1'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:133:25) to (execute.c:167:3) in function 'compute_next_pc'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:34:25) to (execute.c:49:1) in function 'compute_branch_result'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.c:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.c:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19770 ; free virtual = 24378
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19608 ; free virtual = 24215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'fetch.1' to 'fetch_1'.
WARNING: [SYN 201-103] Legalizing function name 'mem_load.1' to 'mem_load_1'.
WARNING: [SYN 201-103] Legalizing function name 'mem_store.1' to 'mem_store_1'.
WARNING: [SYN 201-103] Legalizing function name 'execute.1' to 'execute_1'.
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.36 seconds; current allocated memory: 339.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 339.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 339.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 339.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 339.790 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 339.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 339.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 339.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 340.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 340.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 340.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 340.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 340.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 340.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 340.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 340.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 341.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 341.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 341.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 341.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 341.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 342.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 342.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_load_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 343.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 343.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 343.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 343.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 344.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 346.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 346.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 346.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 347.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 347.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 348.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 350.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 350.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_01'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 351.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_83_3_1_1' is changed to 'mux_83_3_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_11'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 351.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_00'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 352.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 352.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 352.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 's_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 353.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 353.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'u_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 353.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'j_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 354.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 355.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 356.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_branch_result'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 357.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'type.c' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.c' ... 
INFO: [HLS 200-10] Analyzing design file 'print.c' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.c' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.c' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.c' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.c' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:96:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result' into 'compute_result' (execute.c:104:18)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19755 ; free virtual = 24364
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19755 ; free virtual = 24364
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19752 ; free virtual = 24361
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19752 ; free virtual = 24361
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.c:23) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (rv32i_npp_ip.c:39) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.c:37) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.c:230:3) in function 'mem_load.1'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:133:25) to (execute.c:167:3) in function 'compute_next_pc'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.c:34:25) to (execute.c:49:1) in function 'compute_branch_result'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.c:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.c:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19730 ; free virtual = 24339
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 19569 ; free virtual = 24178
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'fetch.1' to 'fetch_1'.
WARNING: [SYN 201-103] Legalizing function name 'mem_load.1' to 'mem_load_1'.
WARNING: [SYN 201-103] Legalizing function name 'mem_store.1' to 'mem_store_1'.
WARNING: [SYN 201-103] Legalizing function name 'execute.1' to 'execute_1'.
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.28 seconds; current allocated memory: 339.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 339.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_01'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 339.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 339.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 339.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 339.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_00'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 339.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 340.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'b_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 's_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'i_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 340.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'u_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'j_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 340.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 340.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 340.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 341.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 341.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 341.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_branch_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 341.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 341.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 342.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 342.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_load_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_load.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 343.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 343.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 343.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 343.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 344.458 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 346.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_next_pc'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 346.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 346.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 6, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 347.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 348.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln62', rv32i_npp_ip.c:62)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln62', rv32i_npp_ip.c:62)) in the first pipeline iteration (II = 7 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 8, Depth = 8.
WARNING: [HLS 200-871] Estimated clock period (16.4325ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('call_ret', rv32i_npp_ip.c:47) to 'fetch.1' [154]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.c:48) to 'decode' [157]  (6.29 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.c:54) to 'execute.1' [169]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 348.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 350.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch_1'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 351.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_01'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 351.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_83_3_1_1' is changed to 'mux_83_3_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_11'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 352.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_00'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 352.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 352.694 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:298:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:296:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6969 ; free virtual = 17440
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6969 ; free virtual = 17440
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6951 ; free virtual = 17426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6931 ; free virtual = 17408
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:297:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6890 ; free virtual = 17370
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6830 ; free virtual = 17312
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.8 seconds; current allocated memory: 283.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 284.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 284.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 284.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 284.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_2_addr_3', execute.cpp:269) [371]  (0 ns)
	'store' operation ('data_mem_2_addr_3_write_ln269', execute.cpp:269) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_2' [372]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 286.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 290.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 291.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 291.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 291.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 291.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:81) to 'fetch' [288]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:85) to 'decode' [289]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:94) to 'execute' [301]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 291.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 293.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 296.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 298.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 298.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 306.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 315.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 315.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'code_mem' and 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 320.975 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6768 ; free virtual = 17266
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_npp_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:298:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:296:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6901 ; free virtual = 17376
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6901 ; free virtual = 17376
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6883 ; free virtual = 17362
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6862 ; free virtual = 17343
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:297:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6821 ; free virtual = 17305
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6758 ; free virtual = 17246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.91 seconds; current allocated memory: 283.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 283.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 284.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 284.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 284.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 284.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_2_addr_3', execute.cpp:269) [371]  (0 ns)
	'store' operation ('data_mem_2_addr_3_write_ln269', execute.cpp:269) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_2' [372]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 286.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 291.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 291.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 291.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 291.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 291.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:107) to 'running_cond_update') in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:107) to 'running_cond_update') in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:107) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:107) to 'running_cond_update') in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:107) to 'running_cond_update') in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:107) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:107) to 'running_cond_update') in the first pipeline iteration (II = 5 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (10.3877ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:81) to 'fetch' [288]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:85) to 'decode' [289]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:94) to 'execute' [301]  (3.21 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 292.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 293.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 296.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 298.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 299.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 307.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 317.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 317.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:298:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:296:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6883 ; free virtual = 17358
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6883 ; free virtual = 17358
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6865 ; free virtual = 17344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6844 ; free virtual = 17326
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:297:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6804 ; free virtual = 17288
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6741 ; free virtual = 17229
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.97 seconds; current allocated memory: 283.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 283.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 284.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 284.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 284.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 284.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_2_addr_3', execute.cpp:269) [371]  (0 ns)
	'store' operation ('data_mem_2_addr_3_write_ln269', execute.cpp:269) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_2' [372]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 286.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 290.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 291.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 291.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 291.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 291.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:81) to 'fetch' [288]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:85) to 'decode' [289]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:94) to 'execute' [301]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 291.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 293.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 296.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 298.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 298.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 306.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 315.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 315.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'code_mem' and 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 320.974 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6673 ; free virtual = 17179
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_npp_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:298:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:296:12)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6847 ; free virtual = 17320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6847 ; free virtual = 17320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6829 ; free virtual = 17306
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6807 ; free virtual = 17288
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:78:2) to (decode.cpp:25:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:297:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:48)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6763 ; free virtual = 17247
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6710 ; free virtual = 17197
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.57 seconds; current allocated memory: 278.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 279.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 279.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 279.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_2_addr_3', execute.cpp:269) [371]  (0 ns)
	'store' operation ('data_mem_2_addr_3_write_ln269', execute.cpp:269) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_2' [372]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 280.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 285.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 285.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 285.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 285.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 285.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:81) to 'fetch' [286]  (3.25 ns)
	multiplexor before 'phi' operation ('agg_tmp12_15_0') with incoming values : ('trunc_ln3') [350]  (1.98 ns)
	'phi' operation ('agg_tmp12_15_0') with incoming values : ('trunc_ln3') [350]  (0 ns)
	multiplexor before 'phi' operation ('agg_tmp12_16_0') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('or_ln1353_6') ('or_ln1353_2') [374]  (1.95 ns)
	'phi' operation ('agg_tmp12_16_0') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('or_ln1353_6') ('or_ln1353_2') [374]  (0 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:94) to 'execute' [375]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 286.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 289.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 292.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 293.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 300.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 309.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 309.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'code_mem' and 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 315.001 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6641 ; free virtual = 17146
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_npp_ip.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:298:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:296:12)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6812 ; free virtual = 17286
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6812 ; free virtual = 17286
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6796 ; free virtual = 17273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6776 ; free virtual = 17255
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:48)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6737 ; free virtual = 17219
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6693 ; free virtual = 17177
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.66 seconds; current allocated memory: 271.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 271.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 271.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 271.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 271.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (17.4174ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'select' operation ('select_ln74', execute.cpp:74) [577]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [606]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [606]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [611]  (1.77 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [611]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:184) [621]  (0 ns)
	'load' operation ('b0', execute.cpp:184) on array 'data_mem_0' [622]  (3.25 ns)
	blocking operation 5.85 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:298:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:296:12)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6680 ; free virtual = 17142
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6680 ; free virtual = 17142
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6662 ; free virtual = 17129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6643 ; free virtual = 17112
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:48)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6605 ; free virtual = 17076
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6559 ; free virtual = 17034
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.55 seconds; current allocated memory: 271.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 271.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 271.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 271.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
WARNING: [HLS 200-871] Estimated clock period (10.6551ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [606]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [606]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [611]  (1.77 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [611]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:184) [621]  (0 ns)
	'load' operation ('b0', execute.cpp:184) on array 'data_mem_0' [622]  (3.25 ns)
	blocking operation 3.51 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<13>, int, ap_uint<2>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:298:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:296:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:107:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int, unsigned int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:104:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<12>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:81:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_npp_ip_internal_state_s, rv32i_npp_ip_internal_state_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:78:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'rv32i_npp_ip' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6619 ; free virtual = 17082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6619 ; free virtual = 17082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6602 ; free virtual = 17067
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6584 ; free virtual = 17051
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:48)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6544 ; free virtual = 17013
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6535 ; free virtual = 17005
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
WARNING: [HLS 200-871] Estimated clock period (14.5444ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'add' operation ('result', execute.cpp:119) [586]  (1.55 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [735]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [735]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_2', execute.cpp:265) [810]  (0 ns)
	'store' operation ('data_mem_0_addr_2_write_ln265', execute.cpp:265) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_0' [811]  (3.25 ns)
	blocking operation 7.62 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:296:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:107:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int, unsigned int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:104:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<12>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:81:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_npp_ip_internal_state_s, rv32i_npp_ip_internal_state_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:78:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'rv32i_npp_ip' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6605 ; free virtual = 17068
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6605 ; free virtual = 17068
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6589 ; free virtual = 17055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6570 ; free virtual = 17038
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:48)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6531 ; free virtual = 17003
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6512 ; free virtual = 16987
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.6 seconds; current allocated memory: 239.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 239.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
WARNING: [HLS 200-871] Estimated clock period (8.9165ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'add' operation ('result', execute.cpp:119) [586]  (1.55 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [735]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [735]  (0 ns)
	'call' operation ('_ln298', execute.cpp:298) to 'mem_store' [788]  (3.25 ns)
	blocking operation 1.99 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:107:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int, unsigned int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:104:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<12>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:81:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_npp_ip_internal_state_s, rv32i_npp_ip_internal_state_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:78:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'rv32i_npp_ip' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6588 ; free virtual = 17052
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6588 ; free virtual = 17052
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6572 ; free virtual = 17039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6551 ; free virtual = 17020
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:48)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6511 ; free virtual = 16983
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6485 ; free virtual = 16959
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.99 seconds; current allocated memory: 250.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6390 ; free virtual = 16853
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6390 ; free virtual = 16853
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6372 ; free virtual = 16839
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6349 ; free virtual = 16817
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6305 ; free virtual = 16777
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6231 ; free virtual = 16703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.98 seconds; current allocated memory: 307.588 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 307.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 307.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 308.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 308.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 308.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 309.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 309.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 309.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 310.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 311.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 314.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 314.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 314.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 314.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:81) to 'fetch' [288]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:85) to 'decode' [289]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:94) to 'execute' [301]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 315.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 317.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 320.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 321.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 322.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6366 ; free virtual = 16829
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6366 ; free virtual = 16829
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6347 ; free virtual = 16814
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6325 ; free virtual = 16794
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:78:2) to (decode.cpp:25:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:48)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6277 ; free virtual = 16749
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6208 ; free virtual = 16683
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.87 seconds; current allocated memory: 301.589 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 301.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 301.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 302.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 302.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 303.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 303.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 303.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 304.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 307.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 307.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 307.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 307.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 307.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:81) to 'fetch' [286]  (3.25 ns)
	multiplexor before 'phi' operation ('agg_tmp12_15_0') with incoming values : ('trunc_ln3') [350]  (1.98 ns)
	'phi' operation ('agg_tmp12_15_0') with incoming values : ('trunc_ln3') [350]  (0 ns)
	multiplexor before 'phi' operation ('agg_tmp12_16_0') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('or_ln1353_6') ('or_ln1353_2') [374]  (1.95 ns)
	'phi' operation ('agg_tmp12_16_0') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('or_ln1353_6') ('or_ln1353_2') [374]  (0 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:94) to 'execute' [375]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 308.946 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 311.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 314.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 316.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 316.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 318.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6202 ; free virtual = 16666
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6202 ; free virtual = 16666
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6183 ; free virtual = 16652
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6161 ; free virtual = 16631
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (type.cpp:60:22) to (type.cpp:73:1) in function 'type'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'decode'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:9:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6117 ; free virtual = 16590
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6031 ; free virtual = 16507
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.8 seconds; current allocated memory: 317.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 317.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 317.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 317.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 317.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 318.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 318.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 318.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 319.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 319.810 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 320.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 320.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 324.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 324.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 324.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 324.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 324.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
WARNING: [HLS 200-871] Estimated clock period (12.6582ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('decode_ret', rv32i_npp_ip.cpp:85) to 'decode' [289]  (5.77 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:94) to 'execute' [301]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 325.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 326.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 330.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6170 ; free virtual = 16634
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6170 ; free virtual = 16634
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6146 ; free virtual = 16615
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6116 ; free virtual = 16587
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (type.cpp:60:22) to (type.cpp:73:1) in function 'type'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.cpp:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.cpp:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6063 ; free virtual = 16538
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5931 ; free virtual = 16410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.34 seconds; current allocated memory: 388.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 388.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 388.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 388.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 388.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 388.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'b_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 388.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 389.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 's_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 389.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 389.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'i_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 389.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 389.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'u_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 389.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 389.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'j_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 389.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 389.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 389.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 389.878 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 390.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 390.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 391.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 391.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 392.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 395.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 395.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 395.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 395.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 395.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:81) to 'fetch' [288]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:85) to 'decode' [289]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:94) to 'execute' [301]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 396.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 398.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 401.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 402.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 402.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 403.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 's_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 403.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 404.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'u_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 404.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'j_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 404.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 405.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 407.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 409.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 415.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6084 ; free virtual = 16546
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6084 ; free virtual = 16546
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6048 ; free virtual = 16520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6004 ; free virtual = 16482
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.cpp:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.cpp:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5912 ; free virtual = 16401
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5748 ; free virtual = 16241
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.56 seconds; current allocated memory: 416.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 417.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 417.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 417.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_01'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 417.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 417.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 417.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 417.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_00'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 417.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 417.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 417.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 417.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'b_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 417.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 417.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 's_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 417.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 417.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'i_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 417.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 418.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'u_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 418.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 418.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'j_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 418.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 418.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 418.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 418.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 418.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 419.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 419.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 420.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 421.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 424.291 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 424.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 424.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 424.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 424.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 8, Depth = 8.
WARNING: [HLS 200-871] Estimated clock period (13.1785ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('decode_ret', rv32i_npp_ip.cpp:85) to 'decode' [289]  (6.29 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:94) to 'execute' [301]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 425.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 427.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 430.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 431.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_01'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 431.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_83_3_1_1' is changed to 'mux_83_3_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_11'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 431.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_00'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 432.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 432.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 432.994 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5909 ; free virtual = 16387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5909 ; free virtual = 16387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5882 ; free virtual = 16364
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5842 ; free virtual = 16328
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:227:3) in function 'mem_load'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:82:3) in function 'compute_op_result'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:130:25) to (execute.cpp:164:3) in function 'compute_next_pc'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:47:1) in function 'compute_branch_result'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.cpp:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.cpp:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5782 ; free virtual = 16275
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5574 ; free virtual = 16063
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.98 seconds; current allocated memory: 497.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 497.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 497.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 497.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_01'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 497.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 497.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 497.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 497.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_00'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 497.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 497.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 497.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 497.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'b_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 498.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 498.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 's_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 498.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 498.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'i_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 498.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 498.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'u_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 498.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 498.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'j_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 498.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 498.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 498.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 498.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 499.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 499.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_branch_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 499.450 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 499.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_op_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_op_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 499.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 500.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 500.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 500.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 500.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 501.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 501.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 501.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 502.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 504.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_next_pc'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 504.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 504.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 504.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 505.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 505.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 505.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 506.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 506.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 10.
WARNING: [HLS 200-871] Estimated clock period (16.8455ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:81) to 'fetch' [288]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:85) to 'decode' [289]  (6.29 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:94) to 'execute' [301]  (7.3 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 506.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 508.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 511.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 513.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_01'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 513.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_83_3_1_1' is changed to 'mux_83_3_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_11'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 513.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_00'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 514.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 514.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 514.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 's_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 515.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 515.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'u_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 515.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'j_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 515.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 516.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 518.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_branch_result'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 519.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_op_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_op_result'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 519.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 521.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5624 ; free virtual = 16096
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5624 ; free virtual = 16096
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5595 ; free virtual = 16073
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5557 ; free virtual = 16037
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:227:3) in function 'mem_load'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:82:3) in function 'compute_op_result'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:130:25) to (execute.cpp:164:3) in function 'compute_next_pc'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:47:1) in function 'compute_branch_result'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.cpp:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.cpp:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5492 ; free virtual = 15980
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5287 ; free virtual = 15777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.54 seconds; current allocated memory: 487.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 487.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 487.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 487.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_01'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 487.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 487.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 488.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 488.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_00'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 488.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 488.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 488.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 488.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'b_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 488.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 488.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 's_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 488.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 488.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'i_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 488.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 488.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'u_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 488.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 488.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'j_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 488.894 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 488.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 489.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 489.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_branch_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 489.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 489.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_op_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_op_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 489.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 490.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 490.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 490.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 490.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 491.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 491.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 491.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 492.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 494.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_next_pc'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 494.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 494.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 494.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 495.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 495.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 495.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 496.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 496.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 10.
WARNING: [HLS 200-871] Estimated clock period (16.8455ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:81) to 'fetch' [286]  (3.25 ns)
	'call' operation ('agg_tmp12_s', decode.cpp:24) to 'type' [299]  (4.34 ns)
	multiplexor before 'phi' operation ('agg_tmp12_16_0') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('ref_tmp67_i', decode.cpp:31) ('ref_tmp71_i', decode.cpp:32) [320]  (1.95 ns)
	'phi' operation ('agg_tmp12_16_0') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('ref_tmp67_i', decode.cpp:31) ('ref_tmp71_i', decode.cpp:32) [320]  (0 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:94) to 'execute' [323]  (7.3 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 496.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 499.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 502.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 503.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_01'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 503.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_83_3_1_1' is changed to 'mux_83_3_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_11'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 504.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_00'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 504.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 504.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 505.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 's_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 505.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 505.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'u_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 505.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'j_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 506.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 506.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_branch_result'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 507.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_op_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_op_result'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 508.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 510.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_load'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 511.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 512.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 517.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_next_pc'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 522.673 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5498 ; free virtual = 15994
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5498 ; free virtual = 15994
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5469 ; free virtual = 15970
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5433 ; free virtual = 15937
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:227:3) in function 'mem_load'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:82:3) in function 'compute_op_result'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:130:25) to (execute.cpp:164:3) in function 'compute_next_pc'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:47:1) in function 'compute_branch_result'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.cpp:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.cpp:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5380 ; free virtual = 15886
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5183 ; free virtual = 15693
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.62 seconds; current allocated memory: 468.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 468.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 468.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 468.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_01'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 468.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 468.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 469.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 469.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_00'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 469.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 469.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 469.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 469.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'b_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 469.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 469.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 's_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 469.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 469.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'i_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 469.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 469.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'u_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 469.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 469.768 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'j_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 469.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 469.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 470.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 470.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_branch_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 470.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 470.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_op_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_op_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 470.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 471.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 471.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 471.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 471.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 472.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 472.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 472.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 473.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 475.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_next_pc'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 475.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 475.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 475.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 475.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 475.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 475.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 10.
WARNING: [HLS 200-871] Estimated clock period (9.252ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	multiplexor before 'phi' operation ('d_i.imm.V') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('ref_tmp67_i', decode.cpp:31) ('ref_tmp71_i', decode.cpp:32) [320]  (1.95 ns)
	'phi' operation ('d_i.imm.V') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('ref_tmp67_i', decode.cpp:31) ('ref_tmp71_i', decode.cpp:32) [320]  (0 ns)
	'call' operation ('result', execute.cpp:296) to 'compute_result' [328]  (7.3 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 476.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 478.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 481.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 482.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_01'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 483.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_83_3_1_1' is changed to 'mux_83_3_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_11'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 483.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_00'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 483.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 484.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 484.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 's_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 484.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 485.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'u_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 485.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'j_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 485.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 486.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_branch_result'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 487.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_op_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_op_result'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 488.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 489.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_load'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 490.948 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 492.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 497.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_next_pc'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 502.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<12>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:81:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5523 ; free virtual = 15994
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5523 ; free virtual = 15994
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5494 ; free virtual = 15971
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5458 ; free virtual = 15938
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:227:3) in function 'mem_load'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:82:3) in function 'compute_op_result'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:130:25) to (execute.cpp:164:3) in function 'compute_next_pc'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:47:1) in function 'compute_branch_result'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.cpp:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.cpp:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5400 ; free virtual = 15885
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5216 ; free virtual = 15703
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.71 seconds; current allocated memory: 458.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 459.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_01'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 459.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 459.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 459.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 459.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_00'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 459.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 459.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 459.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 459.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'b_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 459.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 459.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 's_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 459.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 459.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'i_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 459.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 459.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'u_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 459.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 459.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'j_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 460.002 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 460.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 460.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 460.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_branch_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 460.603 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 460.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_op_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_op_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 460.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 461.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 461.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 461.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 461.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 462.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 462.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 462.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 463.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 465.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_next_pc'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 465.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 465.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 465.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 465.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 465.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 465.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 10.
WARNING: [HLS 200-871] Estimated clock period (9.33125ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	multiplexor before 'phi' operation ('result') with incoming values : ('result', execute.cpp:296) ('result', execute.cpp:306) [343]  (1.77 ns)
	'phi' operation ('result') with incoming values : ('result', execute.cpp:296) ('result', execute.cpp:306) [343]  (0 ns)
	'call' operation ('call_ret2', execute.cpp:312) to 'write_reg' [344]  (4.11 ns)
	'call' operation ('is_running.V', rv32i_npp_ip.cpp:107) to 'running_cond_update' [380]  (3.45 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 466.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 468.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 471.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_01'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 473.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_83_3_1_1' is changed to 'mux_83_3_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_11'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 473.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_00'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 473.747 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 474.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 474.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 's_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 474.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'i_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 475.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'u_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 475.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'j_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 475.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 476.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_branch_result'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 477.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_op_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_op_result'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 478.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 479.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_load'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 480.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 481.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 487.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_next_pc'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 492.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 492.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 493.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:107:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int, unsigned int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:104:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_npp_ip_internal_state_s, rv32i_npp_ip_internal_state_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:78:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<12>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:81:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'rv32i_npp_ip' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5509 ; free virtual = 15980
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5509 ; free virtual = 15980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5481 ; free virtual = 15958
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5444 ; free virtual = 15924
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:227:3) in function 'mem_load'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:82:3) in function 'compute_op_result'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:130:25) to (execute.cpp:164:3) in function 'compute_next_pc'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:47:1) in function 'compute_branch_result'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'u_immediate' (immediate.cpp:26:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'j_immediate' (immediate.cpp:34:2)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5391 ; free virtual = 15874
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5230 ; free virtual = 15717
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
WARNING: [SYN 201-103] Legalizing function name 'type' to 'type_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_01'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.46 seconds; current allocated memory: 427.341 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 427.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 427.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 427.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type_00'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 427.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 427.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'type'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 427.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 427.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'b_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 427.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 427.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 's_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 427.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 428.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'i_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'i_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 428.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 428.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'u_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'u_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 428.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 428.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'j_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'j_immediate'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 428.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 428.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 428.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 428.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_branch_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 428.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 429.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_op_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_op_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 429.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 429.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 429.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 430.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 430.304 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 430.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 430.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 431.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 431.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 433.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_next_pc'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 433.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 433.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 10.
WARNING: [HLS 200-871] Estimated clock period (9.33125ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	multiplexor before 'phi' operation ('result') with incoming values : ('result', execute.cpp:296) ('result', execute.cpp:306) [309]  (1.77 ns)
	'phi' operation ('result') with incoming values : ('result', execute.cpp:296) ('result', execute.cpp:306) [309]  (0 ns)
	'call' operation ('call_ret', execute.cpp:312) to 'write_reg' [310]  (4.11 ns)
	'icmp' operation ('icmp_ln33_1', rv32i_npp_ip.cpp:33) [346]  (2.47 ns)
	'or' operation ('or_ln33', rv32i_npp_ip.cpp:33) [347]  (0.978 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 434.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 436.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_01' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_01'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 436.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_83_3_1_1' is changed to 'mux_83_3_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_11'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 437.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_00' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_83_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_00'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 437.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'type_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'type_r'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 437.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'b_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'b_immediate'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 438.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 's_immediate' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:296:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:107:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int, unsigned int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:104:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<12>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:81:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_npp_ip_internal_state_s, rv32i_npp_ip_internal_state_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:78:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'rv32i_npp_ip' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5180 ; free virtual = 15652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5180 ; free virtual = 15652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5163 ; free virtual = 15639
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5144 ; free virtual = 15621
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:48)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5106 ; free virtual = 15586
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5091 ; free virtual = 15571
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.65 seconds; current allocated memory: 239.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 239.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 8, Depth = 8.
WARNING: [HLS 200-871] Estimated clock period (8.9165ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'add' operation ('result', execute.cpp:119) [586]  (1.55 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [735]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [735]  (0 ns)
	'call' operation ('_ln298', execute.cpp:298) to 'mem_store' [788]  (3.25 ns)
	blocking operation 1.99 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:107:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int, unsigned int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:104:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<12>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:81:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(rv32i_npp_ip_internal_state_s, rv32i_npp_ip_internal_state_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:78:2)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'rv32i_npp_ip' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5141 ; free virtual = 15614
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5141 ; free virtual = 15614
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5125 ; free virtual = 15602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5104 ; free virtual = 15583
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:48)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5064 ; free virtual = 15546
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5039 ; free virtual = 15521
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.37 seconds; current allocated memory: 250.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<12>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:81:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5117 ; free virtual = 15589
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5117 ; free virtual = 15590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5101 ; free virtual = 15576
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5079 ; free virtual = 15557
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:48)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5039 ; free virtual = 15520
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4984 ; free virtual = 15469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.81 seconds; current allocated memory: 281.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 281.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 281.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 282.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 282.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 283.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 283.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 283.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 283.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 6, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 284.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 290.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 294.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 295.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 297.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 298.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 298.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'code_mem' and 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 304.598 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4921 ; free virtual = 15425
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_npp_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:94:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5056 ; free virtual = 15527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5056 ; free virtual = 15527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5038 ; free virtual = 15513
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 5017 ; free virtual = 15495
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:48)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4976 ; free virtual = 15457
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4912 ; free virtual = 15396
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.34 seconds; current allocated memory: 291.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 291.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 291.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 291.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 291.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 292.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 292.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 293.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 293.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 293.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 293.161 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 293.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.53 seconds; current allocated memory: 294.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 300.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 304.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 305.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 306.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 308.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 309.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 309.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:94:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4971 ; free virtual = 15451
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4971 ; free virtual = 15451
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4953 ; free virtual = 15437
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4931 ; free virtual = 15417
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4887 ; free virtual = 15376
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4816 ; free virtual = 15309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.04 seconds; current allocated memory: 301.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 301.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 301.673 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 301.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 301.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 302.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 302.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 303.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 303.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 304.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 304.083 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 305.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 310.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 313.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 314.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 315.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 317.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 319.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 320.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4869 ; free virtual = 15349
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4869 ; free virtual = 15349
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4852 ; free virtual = 15335
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4830 ; free virtual = 15315
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4783 ; free virtual = 15271
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4706 ; free virtual = 15196
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.41 seconds; current allocated memory: 307.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 307.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 307.942 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 308.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 308.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 308.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 309.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 309.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 309.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 310.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 311.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 314.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 314.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 314.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 314.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 314.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:81) to 'fetch' [288]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:85) to 'decode' [289]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:94) to 'execute' [301]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 315.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 317.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 320.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 321.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 322.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:94:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4811 ; free virtual = 15295
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4811 ; free virtual = 15295
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4792 ; free virtual = 15280
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4770 ; free virtual = 15260
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4725 ; free virtual = 15218
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4656 ; free virtual = 15152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.45 seconds; current allocated memory: 301.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 301.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 301.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 301.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 301.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 302.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 302.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 303.678 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 303.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 304.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 304.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 305.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 310.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 313.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 314.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 315.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 317.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 319.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 320.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:94:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4791 ; free virtual = 15280
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4791 ; free virtual = 15280
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4773 ; free virtual = 15266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4751 ; free virtual = 15245
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4706 ; free virtual = 15203
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4639 ; free virtual = 15138
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.56 seconds; current allocated memory: 301.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 301.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 301.674 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 301.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 301.979 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 302.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 302.794 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 303.683 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 303.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 304.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 304.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 304.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 305.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 310.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 313.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 314.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 315.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 317.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 319.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 320.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:295:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:313:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:312:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<13>, ap_uint<3>)' into 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' (execute.cpp:306:14)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<12>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<12>*, int*)' into 'rv32i_npp_ip(ap_uint<12>, unsigned int*, char*, char*, char*, char*, ap_uint<12>*, unsigned int*)' (rv32i_npp_ip.cpp:94:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_23_1' (rv32i_npp_ip.cpp:23:20) in function 'new_cycle' completely with a factor of 32 (rv32i_npp_ip.cpp:23:20)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4339 ; free virtual = 14956
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4339 ; free virtual = 14955
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4321 ; free virtual = 14941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4298 ; free virtual = 14921
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:48) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:49) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_1' (rv32i_npp_ip.cpp:72) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp.2' automatically.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_next_state.reg_file' (rv32i_npp_ip.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rv32i_npp_ip_internal_current_state.reg_file' (rv32i_npp_ip.cpp:59) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4255 ; free virtual = 14881
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 4187 ; free virtual = 14815
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.7 seconds; current allocated memory: 301.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 301.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 301.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 301.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 302.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 302.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 302.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 303.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 303.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 304.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 304.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 304.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 305.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 310.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 313.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 314.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 315.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 317.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 319.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 320.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:88:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2337 ; free virtual = 13439
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2337 ; free virtual = 13439
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2325 ; free virtual = 13425
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2304 ; free virtual = 13405
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2264 ; free virtual = 13364
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2208 ; free virtual = 13306
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.44 seconds; current allocated memory: 278.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 278.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.899 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 279.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 279.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 280.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln27', rv32i_npp_ip.cpp:27)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln27', rv32i_npp_ip.cpp:27)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln27', rv32i_npp_ip.cpp:27)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln27', rv32i_npp_ip.cpp:27)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln27', rv32i_npp_ip.cpp:27)) in the first pipeline iteration (II = 3 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (17.2747ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:71) to 'fetch' [254]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:72) to 'decode' [255]  (3.93 ns)
	'mux' operation ('rv1', execute.cpp:17) [267]  (3.21 ns)
	'call' operation ('result', execute.cpp:295) to 'compute_result' [269]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.52 seconds; current allocated memory: 282.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 286.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 286.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 287.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 287.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 289.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 291.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:88:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2270 ; free virtual = 13395
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2270 ; free virtual = 13395
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2246 ; free virtual = 13376
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2213 ; free virtual = 13348
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2168 ; free virtual = 13305
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2110 ; free virtual = 13247
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.37 seconds; current allocated memory: 278.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 278.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 279.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 279.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 280.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (17.2747ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:71) to 'fetch' [254]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:72) to 'decode' [255]  (3.93 ns)
	'mux' operation ('rv1', execute.cpp:17) [267]  (3.21 ns)
	'call' operation ('result', execute.cpp:295) to 'compute_result' [269]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 282.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 286.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 286.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 287.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 287.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 289.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 291.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 292.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:88:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2364 ; free virtual = 13445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2364 ; free virtual = 13445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2347 ; free virtual = 13432
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2326 ; free virtual = 13412
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2283 ; free virtual = 13372
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2212 ; free virtual = 13314
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.6 seconds; current allocated memory: 278.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 278.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 278.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 278.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 279.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 279.694 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 280.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6.
WARNING: [HLS 200-871] Estimated clock period (12.9467ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('b0', execute.cpp:184) on array 'data_mem_0' [281]  (3.25 ns)
	'select' operation ('b', execute.cpp:196) [291]  (0 ns)
	'select' operation ('b', execute.cpp:196) [293]  (1.25 ns)
	'select' operation ('b', execute.cpp:196) [295]  (1.25 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [321]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [321]  (0 ns)
	multiplexor before 'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [423]  (1.77 ns)
	'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [423]  (0 ns)
	'icmp' operation ('icmp_ln27_1', rv32i_npp_ip.cpp:27) [458]  (2.47 ns)
	'or' operation ('or_ln27', rv32i_npp_ip.cpp:27) [459]  (0.978 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:88:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2329 ; free virtual = 13434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2329 ; free virtual = 13434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2313 ; free virtual = 13420
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2292 ; free virtual = 13400
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2250 ; free virtual = 13358
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2194 ; free virtual = 13311
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.65 seconds; current allocated memory: 268.743 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 268.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 269.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 269.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 269.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 270.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 270.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 271.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 271.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln27', rv32i_npp_ip.cpp:27)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln27', rv32i_npp_ip.cpp:27)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln27', rv32i_npp_ip.cpp:27)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln27', rv32i_npp_ip.cpp:27)) in the first pipeline iteration (II = 3 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (17.2747ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_mem' [257]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:72) to 'decode' [258]  (3.93 ns)
	'mux' operation ('rv1', execute.cpp:17) [270]  (3.21 ns)
	'call' operation ('result', execute.cpp:295) to 'compute_result' [272]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 272.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 276.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 276.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 277.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 279.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 281.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 282.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2298 ; free virtual = 13378
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2298 ; free virtual = 13378
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2282 ; free virtual = 13364
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2260 ; free virtual = 13346
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2219 ; free virtual = 13306
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2161 ; free virtual = 13249
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.55 seconds; current allocated memory: 278.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 278.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.468 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 279.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 280.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update') in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update') in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update') in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update') in the first pipeline iteration (II = 3 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (17.2747ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_mem' [257]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:72) to 'decode' [258]  (3.93 ns)
	'mux' operation ('rv1', execute.cpp:17) [270]  (3.21 ns)
	'call' operation ('result', execute.cpp:295) to 'compute_result' [272]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 281.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 286.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 286.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 287.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 289.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 291.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 291.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2275 ; free virtual = 13356
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2275 ; free virtual = 13356
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2259 ; free virtual = 13342
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2238 ; free virtual = 13324
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2195 ; free virtual = 13283
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2125 ; free virtual = 13226
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.73 seconds; current allocated memory: 278.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 279.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 280.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 280.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (12.9467ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('b0', execute.cpp:184) on array 'data_mem_0' [284]  (3.25 ns)
	'select' operation ('b', execute.cpp:196) [294]  (0 ns)
	'select' operation ('b', execute.cpp:196) [296]  (1.25 ns)
	'select' operation ('b', execute.cpp:196) [298]  (1.25 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [324]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [324]  (0 ns)
	multiplexor before 'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [426]  (1.77 ns)
	'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [426]  (0 ns)
	'call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update' [460]  (3.45 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2275 ; free virtual = 13360
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2275 ; free virtual = 13360
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2258 ; free virtual = 13346
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2237 ; free virtual = 13326
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2194 ; free virtual = 13286
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2123 ; free virtual = 13228
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.5 seconds; current allocated memory: 278.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 279.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 280.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6.
WARNING: [HLS 200-871] Estimated clock period (12.9467ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('b0', execute.cpp:184) on array 'data_mem_0' [284]  (3.25 ns)
	'select' operation ('b', execute.cpp:196) [294]  (0 ns)
	'select' operation ('b', execute.cpp:196) [296]  (1.25 ns)
	'select' operation ('b', execute.cpp:196) [298]  (1.25 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [324]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [324]  (0 ns)
	multiplexor before 'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [426]  (1.77 ns)
	'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [426]  (0 ns)
	'call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update' [460]  (3.45 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2182 ; free virtual = 13268
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2182 ; free virtual = 13268
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2166 ; free virtual = 13255
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2144 ; free virtual = 13235
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2101 ; free virtual = 13194
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2052 ; free virtual = 13146
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.36 seconds; current allocated memory: 269.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 269.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 270.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 270.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 271.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 271.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 271.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 271.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (12.9467ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('b0', execute.cpp:184) on array 'data_mem_0' [284]  (3.25 ns)
	'select' operation ('b', execute.cpp:196) [294]  (0 ns)
	'select' operation ('b', execute.cpp:196) [296]  (1.25 ns)
	'select' operation ('b', execute.cpp:196) [298]  (1.25 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [377]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [377]  (0 ns)
	multiplexor before 'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [479]  (1.77 ns)
	'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [479]  (0 ns)
	'call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update' [513]  (3.45 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2147 ; free virtual = 13222
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2147 ; free virtual = 13222
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2130 ; free virtual = 13207
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2110 ; free virtual = 13189
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:227:3) in function 'mem_load'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2066 ; free virtual = 13147
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1999 ; free virtual = 13081
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.42 seconds; current allocated memory: 285.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 286.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 286.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 286.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 287.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 287.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 288.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 288.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 288.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 288.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 288.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 288.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 288.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 288.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6.
WARNING: [HLS 200-871] Estimated clock period (12.67ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('result', execute.cpp:305) to 'mem_load' [280]  (5.68 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('result', execute.cpp:305) [288]  (1.77 ns)
	'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('result', execute.cpp:305) [288]  (0 ns)
	multiplexor before 'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('result', execute.cpp:305) [390]  (1.77 ns)
	'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('result', execute.cpp:305) [390]  (0 ns)
	'call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update' [424]  (3.45 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 290.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 294.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 294.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 296.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_load'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 298.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2143 ; free virtual = 13223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2143 ; free virtual = 13223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2126 ; free virtual = 13208
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2108 ; free virtual = 13192
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:227:3) in function 'mem_load'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2065 ; free virtual = 13151
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1983 ; free virtual = 13086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.94 seconds; current allocated memory: 285.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 286.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 286.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 286.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 287.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 287.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 288.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 288.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 288.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 288.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 288.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 288.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 288.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 288.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 8.
WARNING: [HLS 200-871] Estimated clock period (12.67ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('result', execute.cpp:305) to 'mem_load' [280]  (5.68 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('result', execute.cpp:305) [288]  (1.77 ns)
	'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('result', execute.cpp:305) [288]  (0 ns)
	multiplexor before 'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('result', execute.cpp:305) [390]  (1.77 ns)
	'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('result', execute.cpp:305) [390]  (0 ns)
	'call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update' [424]  (3.45 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 290.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 294.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 294.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 296.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_load'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 298.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2132 ; free virtual = 13214
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2132 ; free virtual = 13214
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2115 ; free virtual = 13200
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2095 ; free virtual = 13181
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:227:3) in function 'mem_load'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2052 ; free virtual = 13140
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1968 ; free virtual = 13074
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.16 seconds; current allocated memory: 285.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 286.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 286.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 286.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 287.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 287.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 288.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 288.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 288.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 288.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 288.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 288.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 288.933 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 288.982 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 290.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 294.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 294.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 294.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 296.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_load'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 298.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 300.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 300.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 301.189 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2123 ; free virtual = 13200
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2123 ; free virtual = 13200
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2106 ; free virtual = 13185
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2085 ; free virtual = 13166
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2045 ; free virtual = 13126
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1991 ; free virtual = 13076
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.17 seconds; current allocated memory: 269.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 269.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 270.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 270.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 270.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 271.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 271.704 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 271.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 271.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('result', execute.cpp:295) to 'compute_result' [272]  (2.47 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:265) [343]  (0 ns)
	'store' operation ('data_mem_0_addr_3_write_ln265', execute.cpp:265) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_0' [344]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 273.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 278.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 278.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 279.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 280.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 282.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 282.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'code_mem' and 'data_mem_3' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2106 ; free virtual = 13181
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2106 ; free virtual = 13181
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2090 ; free virtual = 13167
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2069 ; free virtual = 13148
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:227:3) in function 'mem_load'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2026 ; free virtual = 13108
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1968 ; free virtual = 13051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.42 seconds; current allocated memory: 277.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 277.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 277.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 278.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 279.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 279.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 279.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 279.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 279.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
WARNING: [HLS 200-871] Estimated clock period (8.655ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('result', execute.cpp:295) to 'compute_result' [272]  (2.47 ns)
	'call' operation ('result', execute.cpp:305) to 'mem_load' [280]  (4.33 ns)
	blocking operation 1.85 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 281.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 285.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 286.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 286.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 288.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_load'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 290.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 291.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 291.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2108 ; free virtual = 13183
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2108 ; free virtual = 13183
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2091 ; free virtual = 13169
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2070 ; free virtual = 13150
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2027 ; free virtual = 13109
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1965 ; free virtual = 13051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.11 seconds; current allocated memory: 278.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 278.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 279.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 280.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 281.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 286.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 286.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 287.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 288.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 291.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 291.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 292.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2072 ; free virtual = 13174
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2072 ; free virtual = 13174
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2056 ; free virtual = 13160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2033 ; free virtual = 13141
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1990 ; free virtual = 13101
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1918 ; free virtual = 13043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.89 seconds; current allocated memory: 278.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 279.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 280.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 280.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 280.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.622 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 281.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 286.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 286.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 287.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 289.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 291.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 291.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 292.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10893 ; free virtual = 18096
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10893 ; free virtual = 18096
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10874 ; free virtual = 18082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10854 ; free virtual = 18063
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:296:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:321:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10811 ; free virtual = 18026
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10752 ; free virtual = 17968
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.43 seconds; current allocated memory: 270.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 270.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_2_addr_3', execute.cpp:269) [371]  (0 ns)
	'store' operation ('data_mem_2_addr_3_write_ln269', execute.cpp:269) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_2' [372]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 272.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 275.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 275.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb2070' (rv32i_npp_ip.cpp:93). Please consider relaxing the latency upper bound of 3.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:89) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:89) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:89) to 'running_cond_update') in the first pipeline iteration (II = 5 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:89) to 'running_cond_update') in the first pipeline iteration (II = 6 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:72) to 'fetch' [157]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:73) to 'decode' [158]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:79) to 'execute' [170]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 276.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 278.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 278.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 279.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 288.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 296.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 296.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10924 ; free virtual = 18097
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10924 ; free virtual = 18097
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10907 ; free virtual = 18084
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10888 ; free virtual = 18067
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:296:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:321:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10847 ; free virtual = 18029
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10784 ; free virtual = 17972
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.55 seconds; current allocated memory: 270.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 270.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:265) [365]  (0 ns)
	'store' operation ('data_mem_0_addr_3_write_ln265', execute.cpp:265) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_0' [366]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 272.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 275.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 275.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb2070' (rv32i_npp_ip.cpp:93). Please consider relaxing the latency upper bound of 4.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:89) to 'running_cond_update') in the first pipeline iteration (II = 5 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:89) to 'running_cond_update') in the first pipeline iteration (II = 5 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:89) to 'running_cond_update') in the first pipeline iteration (II = 6 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:72) to 'fetch' [157]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:73) to 'decode' [158]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:79) to 'execute' [170]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 276.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 278.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 278.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 279.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 287.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 296.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 296.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10909 ; free virtual = 18082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10909 ; free virtual = 18082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10891 ; free virtual = 18067
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10872 ; free virtual = 18050
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:296:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:321:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10832 ; free virtual = 18013
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10769 ; free virtual = 17955
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.96 seconds; current allocated memory: 270.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 270.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 270.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 270.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:265) [365]  (0 ns)
	'store' operation ('data_mem_0_addr_3_write_ln265', execute.cpp:265) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_0' [366]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 272.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 275.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 275.584 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:89) to 'running_cond_update') in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:89) to 'running_cond_update') in the first pipeline iteration (II = 6 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:72) to 'fetch' [157]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:73) to 'decode' [158]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:79) to 'execute' [170]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 276.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 278.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 278.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 279.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 287.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 296.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 296.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'code_mem' and 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10900 ; free virtual = 18072
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10900 ; free virtual = 18072
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10882 ; free virtual = 18058
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10862 ; free virtual = 18040
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:296:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:321:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10822 ; free virtual = 18003
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10757 ; free virtual = 17944
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.63 seconds; current allocated memory: 270.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 270.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 270.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 270.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 270.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_2_addr_3', execute.cpp:269) [371]  (0 ns)
	'store' operation ('data_mem_2_addr_3_write_ln269', execute.cpp:269) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_2' [372]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 272.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 275.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 275.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:72) to 'fetch' [157]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:73) to 'decode' [158]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:79) to 'execute' [170]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 276.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 278.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 278.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 279.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 287.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 296.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 296.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'code_mem' and 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 303.254 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10696 ; free virtual = 17899
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10517 ; free virtual = 17750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10517 ; free virtual = 17750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10499 ; free virtual = 17737
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10486 ; free virtual = 17722
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:296:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:321:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10453 ; free virtual = 17692
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10410 ; free virtual = 17647
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.76 seconds; current allocated memory: 270.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 270.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 270.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 270.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 270.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:265) [365]  (0 ns)
	'store' operation ('data_mem_0_addr_3_write_ln265', execute.cpp:265) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_0' [366]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 272.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 275.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 275.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:71) to 'fetch' [156]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:72) to 'decode' [157]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:78) to 'execute' [169]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 276.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 278.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 278.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 279.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 287.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 296.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 296.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'code_mem' and 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 303.212 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10386 ; free virtual = 17614
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10614 ; free virtual = 17810
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10614 ; free virtual = 17810
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10596 ; free virtual = 17796
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10577 ; free virtual = 17778
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:296:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:321:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10537 ; free virtual = 17742
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10473 ; free virtual = 17683
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.24 seconds; current allocated memory: 270.054 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.306 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 270.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:265) [365]  (0 ns)
	'store' operation ('data_mem_0_addr_3_write_ln265', execute.cpp:265) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_0' [366]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 272.252 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 275.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 275.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:89) to 'running_cond_update') in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:89) to 'running_cond_update') in the first pipeline iteration (II = 6 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:72) to 'fetch' [157]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:73) to 'decode' [158]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:79) to 'execute' [170]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 276.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 278.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 278.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 279.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 287.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 296.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 296.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'code_mem' and 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10464 ; free virtual = 17787
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10464 ; free virtual = 17787
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10446 ; free virtual = 17772
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10427 ; free virtual = 17755
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:296:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:321:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10384 ; free virtual = 17718
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10321 ; free virtual = 17659
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.32 seconds; current allocated memory: 270.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 270.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 270.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:265) [365]  (0 ns)
	'store' operation ('data_mem_0_addr_3_write_ln265', execute.cpp:265) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_0' [366]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 272.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 275.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 275.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:72) to 'fetch' [157]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:73) to 'decode' [158]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:79) to 'execute' [170]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 276.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 278.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 278.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 279.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 288.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 296.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 296.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'code_mem' and 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 303.393 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10257 ; free virtual = 17613
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10481 ; free virtual = 17795
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10481 ; free virtual = 17795
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10463 ; free virtual = 17781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10444 ; free virtual = 17764
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:296:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:321:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10405 ; free virtual = 17727
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10340 ; free virtual = 17669
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.65 seconds; current allocated memory: 270.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 270.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:265) [365]  (0 ns)
	'store' operation ('data_mem_0_addr_3_write_ln265', execute.cpp:265) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_0' [366]  (3.25 ns)
	blocking operation 5.28 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10460 ; free virtual = 17784
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10460 ; free virtual = 17784
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10441 ; free virtual = 17769
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10423 ; free virtual = 17752
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:296:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:321:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10381 ; free virtual = 17715
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10317 ; free virtual = 17657
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.18 seconds; current allocated memory: 270.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 270.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 271.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:265) [365]  (0 ns)
	'store' operation ('data_mem_0_addr_3_write_ln265', execute.cpp:265) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_0' [366]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 272.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 275.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 275.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 275.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update') in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update') in the first pipeline iteration (II = 6 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:71) to 'fetch' [156]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:72) to 'decode' [157]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:78) to 'execute' [169]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 276.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 278.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 278.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 279.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 288.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 296.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 296.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'code_mem' and 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10461 ; free virtual = 17777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10461 ; free virtual = 17777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10443 ; free virtual = 17764
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10422 ; free virtual = 17746
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:296:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:321:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10383 ; free virtual = 17709
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10319 ; free virtual = 17652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.57 seconds; current allocated memory: 270.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 270.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 271.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_2_addr_3', execute.cpp:269) [371]  (0 ns)
	'store' operation ('data_mem_2_addr_3_write_ln269', execute.cpp:269) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_2' [372]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 272.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 275.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 275.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:71) to 'fetch' [156]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:72) to 'decode' [157]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:78) to 'execute' [169]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 276.373 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 278.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 278.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 279.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 288.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 296.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 296.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'code_mem' and 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 303.353 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10270 ; free virtual = 17609
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10349 ; free virtual = 17661
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10349 ; free virtual = 17661
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10330 ; free virtual = 17647
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10311 ; free virtual = 17630
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:296:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:321:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10270 ; free virtual = 17593
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10205 ; free virtual = 17534
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.33 seconds; current allocated memory: 270.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 270.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 271.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:265) [365]  (0 ns)
	'store' operation ('data_mem_0_addr_3_write_ln265', execute.cpp:265) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_0' [366]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 272.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 275.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 275.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:72) to 'fetch' [157]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:73) to 'decode' [158]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:79) to 'execute' [170]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 276.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 278.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 278.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 279.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 288.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 296.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 296.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'code_mem' and 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 303.393 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10153 ; free virtual = 17488
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10302 ; free virtual = 17618
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10302 ; free virtual = 17618
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10286 ; free virtual = 17605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10263 ; free virtual = 17588
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:296:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:321:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10223 ; free virtual = 17551
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10159 ; free virtual = 17492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 12, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.14 seconds; current allocated memory: 270.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 12, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.287 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 12, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 270.608 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 271.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 12, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:265) [365]  (0 ns)
	'store' operation ('data_mem_0_addr_3_write_ln265', execute.cpp:265) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_0' [366]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 272.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 275.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 12, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 275.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 12, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 12, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:71) to 'fetch' [156]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:72) to 'decode' [157]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:78) to 'execute' [169]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 276.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 278.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 278.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 279.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 288.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 296.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 296.364 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'code_mem' and 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 303.350 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10106 ; free virtual = 17445
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10282 ; free virtual = 17598
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10282 ; free virtual = 17598
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10264 ; free virtual = 17584
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10243 ; free virtual = 17567
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:296:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:321:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10203 ; free virtual = 17530
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10139 ; free virtual = 17472
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.5 seconds; current allocated memory: 270.127 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 270.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:265) [365]  (0 ns)
	'store' operation ('data_mem_0_addr_3_write_ln265', execute.cpp:265) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_0' [366]  (3.25 ns)
	blocking operation 5.28 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10260 ; free virtual = 17582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10260 ; free virtual = 17582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10243 ; free virtual = 17569
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10222 ; free virtual = 17552
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:296:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:321:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10181 ; free virtual = 17514
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10118 ; free virtual = 17456
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.37 seconds; current allocated memory: 270.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 270.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 270.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 270.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:265) [365]  (0 ns)
	'store' operation ('data_mem_0_addr_3_write_ln265', execute.cpp:265) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_0' [366]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 272.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 275.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 275.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update') in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update') in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update') in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update') in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update') in the first pipeline iteration (II = 5 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (10.4017ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('call_ret', rv32i_npp_ip.cpp:78) to 'execute' [169]  (6.95 ns)
	'call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update' [204]  (3.45 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 276.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 278.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 278.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 278.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 279.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 288.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 296.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 296.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10314 ; free virtual = 17629
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10314 ; free virtual = 17629
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10298 ; free virtual = 17615
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10274 ; free virtual = 17597
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:296:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:321:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10235 ; free virtual = 17561
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10171 ; free virtual = 17502
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.74 seconds; current allocated memory: 270.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 270.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 270.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 271.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:265) [365]  (0 ns)
	'store' operation ('data_mem_0_addr_3_write_ln265', execute.cpp:265) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_0' [366]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 272.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 275.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 275.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 275.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:72) to 'fetch' [157]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:73) to 'decode' [158]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:79) to 'execute' [170]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 276.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 278.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 278.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 279.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 288.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 296.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 296.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'code_mem' and 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 303.411 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10119 ; free virtual = 17456
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10299 ; free virtual = 17612
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10299 ; free virtual = 17612
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10281 ; free virtual = 17599
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10262 ; free virtual = 17582
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:296:7) in function 'execute'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'execute'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:321:1) in function 'execute'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10221 ; free virtual = 17545
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10157 ; free virtual = 17486
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.9 seconds; current allocated memory: 270.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 270.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 270.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 270.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 270.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 271.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (10.9972ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [204]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [294]  (0 ns)
	'getelementptr' operation ('data_mem_2_addr_3', execute.cpp:269) [371]  (0 ns)
	'store' operation ('data_mem_2_addr_3_write_ln269', execute.cpp:269) of variable 'rv2_0', execute.cpp:242 on array 'data_mem_2' [372]  (3.25 ns)
	blocking operation 5.28 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 272.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 275.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 275.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 275.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 275.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:72) to 'fetch' [157]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:73) to 'decode' [158]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:79) to 'execute' [170]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 276.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 278.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 278.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 279.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 288.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 296.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 296.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'code_mem' and 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 303.392 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10095 ; free virtual = 17441
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9981 ; free virtual = 17321
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9981 ; free virtual = 17321
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9957 ; free virtual = 17302
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9929 ; free virtual = 17277
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:227:3) in function 'mem_load'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:82:3) in function 'compute_op_result'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:130:25) to (execute.cpp:164:3) in function 'compute_next_pc'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:47:1) in function 'compute_branch_result'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9877 ; free virtual = 17230
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9751 ; free virtual = 17109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.59 seconds; current allocated memory: 371.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 371.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 371.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 371.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 372.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 372.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 372.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 372.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_branch_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 373.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 373.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_op_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_op_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 373.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 373.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 373.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 374.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 3, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 374.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 374.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 374.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 375.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 375.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 377.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_next_pc'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 377.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 378.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 378.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 379.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 379.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 379.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 379.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 379.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb2070' (rv32i_npp_ip.cpp:93). Please consider relaxing the latency upper bound of 7.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:89) to 'running_cond_update') in the first pipeline iteration (II = 8 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:89) to 'running_cond_update') in the first pipeline iteration (II = 8 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:89) to 'running_cond_update') in the first pipeline iteration (II = 9 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 10, Depth = 10.
WARNING: [HLS 200-871] Estimated clock period (14.4827ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:72) to 'fetch' [157]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:73) to 'decode' [158]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:79) to 'execute' [170]  (7.3 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 380.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 382.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 382.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 382.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 383.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 385.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_branch_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_branch_result'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 386.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_op_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_op_result'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 386.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 388.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_load'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 389.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 390.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_reg'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 395.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_next_pc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_next_pc'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 400.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 406.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9887 ; free virtual = 17224
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9887 ; free virtual = 17224
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9869 ; free virtual = 17210
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9845 ; free virtual = 17191
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9802 ; free virtual = 17150
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9734 ; free virtual = 17083
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.55 seconds; current allocated memory: 287.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 288.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 288.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 288.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 288.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 288.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 289.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 289.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 290.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 290.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 290.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 290.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 290.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 290.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (12.9467ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('b0', execute.cpp:184) on array 'data_mem_0' [281]  (3.25 ns)
	'select' operation ('b', execute.cpp:196) [291]  (0 ns)
	'select' operation ('b', execute.cpp:196) [293]  (1.25 ns)
	'select' operation ('b', execute.cpp:196) [295]  (1.25 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [321]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [321]  (0 ns)
	multiplexor before 'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [423]  (1.77 ns)
	'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [423]  (0 ns)
	'call' operation ('is_running.V', rv32i_npp_ip.cpp:88) to 'running_cond_update' [457]  (3.45 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9837 ; free virtual = 17173
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9837 ; free virtual = 17173
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9818 ; free virtual = 17159
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9797 ; free virtual = 17141
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9752 ; free virtual = 17100
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9694 ; free virtual = 17042
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.46 seconds; current allocated memory: 278.239 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 279.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 280.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 280.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 281.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 286.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 286.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 287.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 289.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 291.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 292.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 292.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:79:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:72:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9947 ; free virtual = 17314
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9947 ; free virtual = 17314
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9927 ; free virtual = 17300
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9907 ; free virtual = 17280
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:93:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9860 ; free virtual = 17240
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9797 ; free virtual = 17181
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.32 seconds; current allocated memory: 278.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 279.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 279.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 280.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 281.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 281.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 281.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6.
WARNING: [HLS 200-871] Estimated clock period (12.9467ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('b0', execute.cpp:184) on array 'data_mem_0' [285]  (3.25 ns)
	'select' operation ('b', execute.cpp:196) [295]  (0 ns)
	'select' operation ('b', execute.cpp:196) [297]  (1.25 ns)
	'select' operation ('b', execute.cpp:196) [299]  (1.25 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [325]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [325]  (0 ns)
	multiplexor before 'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [427]  (1.77 ns)
	'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [427]  (0 ns)
	'call' operation ('is_running.V', rv32i_npp_ip.cpp:89) to 'running_cond_update' [461]  (3.45 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:79:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:72:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9951 ; free virtual = 17309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9951 ; free virtual = 17309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9933 ; free virtual = 17296
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9911 ; free virtual = 17276
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:93:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9866 ; free virtual = 17235
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9807 ; free virtual = 17178
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.69 seconds; current allocated memory: 278.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 278.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 279.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 279.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 280.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 280.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 281.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 281.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 281.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (12.9467ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('b0', execute.cpp:184) on array 'data_mem_0' [285]  (3.25 ns)
	'select' operation ('b', execute.cpp:196) [295]  (0 ns)
	'select' operation ('b', execute.cpp:196) [297]  (1.25 ns)
	'select' operation ('b', execute.cpp:196) [299]  (1.25 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [325]  (1.98 ns)
	'phi' operation ('result') with incoming values : ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [325]  (0 ns)
	multiplexor before 'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [427]  (1.77 ns)
	'phi' operation ('internal_state.reg_file[1]') with incoming values : ('internal_state_reg_file_1_0_load') ('result', execute.cpp:295) ('sext_ln203', execute.cpp:203) ('zext_ln204', execute.cpp:204) ('sext_ln207', execute.cpp:207) ('zext_ln208', execute.cpp:208) ('w', execute.cpp:209) [427]  (0 ns)
	'call' operation ('is_running.V', rv32i_npp_ip.cpp:89) to 'running_cond_update' [461]  (3.45 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:79:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:72:5)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9908 ; free virtual = 17284
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9908 ; free virtual = 17284
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9889 ; free virtual = 17270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9867 ; free virtual = 17250
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:93:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:87:25) to (execute.cpp:125:3) in function 'compute_result'... converting 35 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9818 ; free virtual = 17210
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9759 ; free virtual = 17152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.81 seconds; current allocated memory: 278.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 278.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 278.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 279.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_result'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 279.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 280.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 280.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 280.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 281.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 281.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 281.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (17.2747ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_mem' [258]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:73) to 'decode' [259]  (3.93 ns)
	'mux' operation ('rv1', execute.cpp:17) [271]  (3.21 ns)
	'call' operation ('result', execute.cpp:295) to 'compute_result' [273]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 282.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 286.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 286.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 287.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_result'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 289.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 291.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 292.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 292.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:89:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:88:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:79:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:73:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9316 ; free virtual = 16704
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9316 ; free virtual = 16704
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9299 ; free virtual = 16690
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9282 ; free virtual = 16675
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:93:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:41)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9247 ; free virtual = 16637
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9232 ; free virtual = 16630
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (28.2075ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_mem' [287]  (3.25 ns)
	'mux' operation ('rv1', execute.cpp:17) [574]  (3.21 ns)
	multiplexor before 'phi' operation ('rv1') with incoming values : ('tmp_10', execute.cpp:17) ('rv1', execute.cpp:17) [601]  (2.12 ns)
	'phi' operation ('rv1') with incoming values : ('tmp_10', execute.cpp:17) ('rv1', execute.cpp:17) [601]  (0 ns)
	'icmp' operation ('icmp_ln41', execute.cpp:41) [609]  (2.47 ns)
	'select' operation ('select_ln36_1', execute.cpp:36) [621]  (0.993 ns)
	'select' operation ('select_ln36_3', execute.cpp:36) [624]  (0.993 ns)
	'select' operation ('result', execute.cpp:36) [626]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [734]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [734]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [739]  (1.77 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [739]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:184) [749]  (0 ns)
	'load' operation ('b0', execute.cpp:184) on array 'data_mem_0' [750]  (3.25 ns)
	blocking operation 7.02 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:89:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:88:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:79:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:73:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9190 ; free virtual = 16576
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9190 ; free virtual = 16576
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9173 ; free virtual = 16562
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9155 ; free virtual = 16546
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:93:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:41)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9113 ; free virtual = 16508
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9101 ; free virtual = 16501
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb49810' (rv32i_npp_ip.cpp:93). Please consider relaxing the latency upper bound of 2.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln27', rv32i_npp_ip.cpp:27)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln27', rv32i_npp_ip.cpp:27)) in the first pipeline iteration (II = 3 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (26.2308ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_mem' [287]  (3.25 ns)
	'mux' operation ('rv2', execute.cpp:18) [576]  (3.21 ns)
	multiplexor before 'phi' operation ('rv2') with incoming values : ('tmp_11', execute.cpp:18) ('rv2', execute.cpp:18) [600]  (2.12 ns)
	'phi' operation ('rv2') with incoming values : ('tmp_11', execute.cpp:18) ('rv2', execute.cpp:18) [600]  (0 ns)
	'icmp' operation ('icmp_ln41', execute.cpp:41) [609]  (2.47 ns)
	'select' operation ('select_ln36_1', execute.cpp:36) [621]  (0.993 ns)
	'select' operation ('select_ln36_3', execute.cpp:36) [624]  (0.993 ns)
	'select' operation ('result', execute.cpp:36) [626]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [734]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [734]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [739]  (1.77 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [739]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:184) [749]  (0 ns)
	'load' operation ('b0', execute.cpp:184) on array 'data_mem_0' [750]  (3.25 ns)
	blocking operation 5.05 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:89:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:88:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:79:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:73:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9167 ; free virtual = 16552
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9167 ; free virtual = 16552
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9152 ; free virtual = 16538
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9130 ; free virtual = 16523
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:93:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:41)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9091 ; free virtual = 16487
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9079 ; free virtual = 16479
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (26.2308ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_mem' [287]  (3.25 ns)
	'mux' operation ('rv1', execute.cpp:17) [574]  (3.21 ns)
	multiplexor before 'phi' operation ('rv1') with incoming values : ('tmp_10', execute.cpp:17) ('rv1', execute.cpp:17) [601]  (2.12 ns)
	'phi' operation ('rv1') with incoming values : ('tmp_10', execute.cpp:17) ('rv1', execute.cpp:17) [601]  (0 ns)
	'icmp' operation ('icmp_ln41', execute.cpp:41) [609]  (2.47 ns)
	'select' operation ('select_ln36_1', execute.cpp:36) [621]  (0.993 ns)
	'select' operation ('select_ln36_3', execute.cpp:36) [624]  (0.993 ns)
	'select' operation ('result', execute.cpp:36) [626]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [734]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [734]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [739]  (1.77 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [739]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:184) [749]  (0 ns)
	'load' operation ('b0', execute.cpp:184) on array 'data_mem_0' [750]  (3.25 ns)
	blocking operation 5.05 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:89:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:88:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:79:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:73:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8349 ; free virtual = 15988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8349 ; free virtual = 15988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8332 ; free virtual = 15975
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8313 ; free virtual = 15958
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:93:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:41)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8272 ; free virtual = 15922
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8260 ; free virtual = 15914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (17.4174ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'select' operation ('select_ln74', execute.cpp:74) [705]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [734]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [734]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [739]  (1.77 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [739]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:184) [749]  (0 ns)
	'load' operation ('b0', execute.cpp:184) on array 'data_mem_0' [750]  (3.25 ns)
	blocking operation 5.85 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:89:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:88:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:79:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:73:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7756 ; free virtual = 15578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7756 ; free virtual = 15578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7739 ; free virtual = 15565
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7721 ; free virtual = 15549
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:93:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:41)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7680 ; free virtual = 15512
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7666 ; free virtual = 15505
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (28.2075ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_mem' [287]  (3.25 ns)
	'mux' operation ('rv1', execute.cpp:17) [574]  (3.21 ns)
	multiplexor before 'phi' operation ('rv1') with incoming values : ('tmp_10', execute.cpp:17) ('rv1', execute.cpp:17) [601]  (2.12 ns)
	'phi' operation ('rv1') with incoming values : ('tmp_10', execute.cpp:17) ('rv1', execute.cpp:17) [601]  (0 ns)
	'icmp' operation ('icmp_ln41', execute.cpp:41) [609]  (2.47 ns)
	'select' operation ('select_ln36_1', execute.cpp:36) [621]  (0.993 ns)
	'select' operation ('select_ln36_3', execute.cpp:36) [624]  (0.993 ns)
	'select' operation ('result', execute.cpp:36) [626]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [734]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [734]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [739]  (1.77 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [739]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:184) [749]  (0 ns)
	'load' operation ('b0', execute.cpp:184) on array 'data_mem_0' [750]  (3.25 ns)
	blocking operation 7.02 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:89:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:88:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:79:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:73:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7806 ; free virtual = 15625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7806 ; free virtual = 15625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7791 ; free virtual = 15612
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7771 ; free virtual = 15596
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_63_1' (rv32i_npp_ip.cpp:64) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:93:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:41)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7731 ; free virtual = 15559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7721 ; free virtual = 15551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_63_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (28.2075ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_mem' [287]  (3.25 ns)
	'mux' operation ('rv2', execute.cpp:18) [576]  (3.21 ns)
	multiplexor before 'phi' operation ('rv2') with incoming values : ('tmp_11', execute.cpp:18) ('rv2', execute.cpp:18) [600]  (2.12 ns)
	'phi' operation ('rv2') with incoming values : ('tmp_11', execute.cpp:18) ('rv2', execute.cpp:18) [600]  (0 ns)
	'icmp' operation ('icmp_ln42', execute.cpp:42) [610]  (2.47 ns)
	'xor' operation ('xor_ln42', execute.cpp:42) [611]  (0 ns)
	'select' operation ('select_ln36_1', execute.cpp:36) [621]  (0.993 ns)
	'select' operation ('select_ln36_3', execute.cpp:36) [624]  (0.993 ns)
	'select' operation ('result', execute.cpp:36) [626]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [734]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [734]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [739]  (1.77 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [739]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:184) [749]  (0 ns)
	'load' operation ('b0', execute.cpp:184) on array 'data_mem_0' [750]  (3.25 ns)
	blocking operation 7.02 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:88:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:87:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:70:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3182 ; free virtual = 46194
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3182 ; free virtual = 46194
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3166 ; free virtual = 46180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3167 ; free virtual = 46164
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_1' (rv32i_npp_ip.cpp:63) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:41)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3128 ; free virtual = 46127
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3138 ; free virtual = 46120
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (28.2075ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_mem' [287]  (3.25 ns)
	'mux' operation ('rv1', execute.cpp:17) [574]  (3.21 ns)
	multiplexor before 'phi' operation ('rv1') with incoming values : ('tmp_10', execute.cpp:17) ('rv1', execute.cpp:17) [601]  (2.12 ns)
	'phi' operation ('rv1') with incoming values : ('tmp_10', execute.cpp:17) ('rv1', execute.cpp:17) [601]  (0 ns)
	'icmp' operation ('icmp_ln41', execute.cpp:41) [609]  (2.47 ns)
	'select' operation ('select_ln36_1', execute.cpp:36) [621]  (0.993 ns)
	'select' operation ('select_ln36_3', execute.cpp:36) [624]  (0.993 ns)
	'select' operation ('result', execute.cpp:36) [626]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [734]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [734]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [739]  (1.77 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [739]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:184) [749]  (0 ns)
	'load' operation ('b0', execute.cpp:184) on array 'data_mem_0' [750]  (3.25 ns)
	blocking operation 7.02 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:294:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:312:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:311:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:305:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:297:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:295:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:88:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:87:5)
INFO: [HLS 214-131] Inlining function 'execute(int*, ap_uint<11>, char*, char*, char*, char*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:72:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:71:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<11>, unsigned int*, char*, char*, char*, char*, ap_uint<11>*, unsigned int*)' (rv32i_npp_ip.cpp:70:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 25612 ; free virtual = 60903
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 25612 ; free virtual = 60903
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 25585 ; free virtual = 60891
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 25568 ; free virtual = 60874
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_1' (rv32i_npp_ip.cpp:63) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:210:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:92:3) in function 'rv32i_npp_ip'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:41)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 25529 ; free virtual = 60838
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 25519 ; free virtual = 60830
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (26.2308ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_mem' [287]  (3.25 ns)
	'mux' operation ('rv1', execute.cpp:17) [574]  (3.21 ns)
	multiplexor before 'phi' operation ('rv1') with incoming values : ('tmp_10', execute.cpp:17) ('rv1', execute.cpp:17) [601]  (2.12 ns)
	'phi' operation ('rv1') with incoming values : ('tmp_10', execute.cpp:17) ('rv1', execute.cpp:17) [601]  (0 ns)
	'icmp' operation ('icmp_ln41', execute.cpp:41) [609]  (2.47 ns)
	'select' operation ('select_ln36_1', execute.cpp:36) [621]  (0.993 ns)
	'select' operation ('select_ln36_3', execute.cpp:36) [624]  (0.993 ns)
	'select' operation ('result', execute.cpp:36) [626]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [734]  (2.12 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('select_ln63', execute.cpp:63) [734]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [739]  (1.77 ns)
	'phi' operation ('result') with incoming values : ('zext_ln90', execute.cpp:90) ('zext_ln116', execute.cpp:116) ('zext_ln116_1', execute.cpp:116) ('zext_ln110', execute.cpp:110) ('result', execute.cpp:106) ('result', execute.cpp:77) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:79) ('result', execute.cpp:64) ('result', execute.cpp:99) ('zext_ln90_1', execute.cpp:90) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln63', execute.cpp:63) [739]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_3', execute.cpp:184) [749]  (0 ns)
	'load' operation ('b0', execute.cpp:184) on array 'data_mem_0' [750]  (3.25 ns)
	blocking operation 5.05 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:297:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:315:22)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:314:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:308:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:300:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:298:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(decoded_instruction_s, internal_state_s, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:84:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:83:5)
INFO: [HLS 214-131] Inlining function 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:69:5)
INFO: [HLS 214-131] Inlining function 'fetch(internal_state_s, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:67:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10816 ; free virtual = 53219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10816 ; free virtual = 53219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10798 ; free virtual = 53206
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10781 ; free virtual = 53189
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (rv32i_npp_ip.cpp:59) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:49:7) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:307:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:88:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:104:46) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:41)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10733 ; free virtual = 53152
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10730 ; free virtual = 53145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (30.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_mem' [254]  (3.25 ns)
	multiplexor before 'phi' operation ('d_i.type.V') with incoming values : ('trunc_ln2') [317]  (1.98 ns)
	'phi' operation ('d_i.type.V') with incoming values : ('trunc_ln2') [317]  (0 ns)
	multiplexor before 'phi' operation ('d_i.imm.V') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('or_ln1353_6') ('or_ln1353_2') [342]  (1.95 ns)
	'phi' operation ('d_i.imm.V') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('or_ln1353_6') ('or_ln1353_2') [342]  (0 ns)
	'select' operation ('select_ln874_1') [408]  (1.22 ns)
	'ashr' operation ('result', execute.cpp:76) [415]  (0 ns)
	'select' operation ('select_ln75_1', execute.cpp:75) [417]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [492]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [492]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_2', execute.cpp:269) [519]  (0 ns)
	'store' operation ('data_mem_0_addr_2_write_ln269', execute.cpp:269) of variable 'rv2_0', execute.cpp:246 on array 'data_mem_0' [520]  (3.25 ns)
	blocking operation 11.8 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:297:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:315:22)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:314:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:308:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:300:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:298:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(decoded_instruction_s, internal_state_s, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:84:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:83:5)
INFO: [HLS 214-131] Inlining function 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:69:5)
INFO: [HLS 214-131] Inlining function 'fetch(internal_state_s, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:67:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10798 ; free virtual = 53212
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10798 ; free virtual = 53212
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10783 ; free virtual = 53199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10761 ; free virtual = 53182
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (rv32i_npp_ip.cpp:59) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:49:7) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:307:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:88:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:104:46) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:41)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10722 ; free virtual = 53145
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10711 ; free virtual = 53135
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb59610' (rv32i_npp_ip.cpp:88). Please consider relaxing the latency upper bound of 2.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln27', rv32i_npp_ip.cpp:27)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln27', rv32i_npp_ip.cpp:27)) in the first pipeline iteration (II = 3 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (30.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_mem' [254]  (3.25 ns)
	multiplexor before 'phi' operation ('d_i.type.V') with incoming values : ('trunc_ln2') [317]  (1.98 ns)
	'phi' operation ('d_i.type.V') with incoming values : ('trunc_ln2') [317]  (0 ns)
	multiplexor before 'phi' operation ('d_i.imm.V') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('or_ln1353_6') ('or_ln1353_2') [342]  (1.95 ns)
	'phi' operation ('d_i.imm.V') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('or_ln1353_6') ('or_ln1353_2') [342]  (0 ns)
	'select' operation ('select_ln874_1') [408]  (1.22 ns)
	'ashr' operation ('result', execute.cpp:76) [415]  (0 ns)
	'select' operation ('select_ln75_1', execute.cpp:75) [417]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [492]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [492]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_2', execute.cpp:269) [519]  (0 ns)
	'store' operation ('data_mem_0_addr_2_write_ln269', execute.cpp:269) of variable 'rv2_0', execute.cpp:246 on array 'data_mem_0' [520]  (3.25 ns)
	blocking operation 11.8 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:297:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:315:22)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:314:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:308:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:300:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:298:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(decoded_instruction_s, internal_state_s, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:84:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:83:5)
INFO: [HLS 214-131] Inlining function 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:69:5)
INFO: [HLS 214-131] Inlining function 'fetch(internal_state_s, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:67:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10806 ; free virtual = 53209
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10806 ; free virtual = 53209
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10790 ; free virtual = 53195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10770 ; free virtual = 53179
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (rv32i_npp_ip.cpp:59) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:49:7) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:307:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:88:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:104:46) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:41)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10730 ; free virtual = 53142
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10724 ; free virtual = 53135
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (30.323ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_mem' [254]  (3.25 ns)
	multiplexor before 'phi' operation ('d_i.type.V') with incoming values : ('trunc_ln2') [317]  (1.98 ns)
	'phi' operation ('d_i.type.V') with incoming values : ('trunc_ln2') [317]  (0 ns)
	multiplexor before 'phi' operation ('d_i.imm.V') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('or_ln1353_6') ('or_ln1353_2') [342]  (1.95 ns)
	'phi' operation ('d_i.imm.V') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('or_ln1353_6') ('or_ln1353_2') [342]  (0 ns)
	'select' operation ('select_ln874_1') [408]  (1.22 ns)
	'ashr' operation ('result', execute.cpp:76) [415]  (0 ns)
	'select' operation ('select_ln75_1', execute.cpp:75) [417]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [492]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [492]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_2', execute.cpp:269) [519]  (0 ns)
	'store' operation ('data_mem_0_addr_2_write_ln269', execute.cpp:269) of variable 'rv2_0', execute.cpp:246 on array 'data_mem_0' [520]  (3.25 ns)
	blocking operation 11.8 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:297:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:315:22)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:314:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:308:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:300:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:298:12)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10482 ; free virtual = 52857
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10482 ; free virtual = 52857
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10461 ; free virtual = 52841
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10437 ; free virtual = 52820
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (rv32i_npp_ip.cpp:59) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp6.1' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:299:7) in function 'execute'... converting 43 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:307:7) to (execute.cpp:25:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:324:1) in function 'execute'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10392 ; free virtual = 52778
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10330 ; free virtual = 52720
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'new_cycle'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.46 seconds; current allocated memory: 293.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 293.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 293.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 293.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 293.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 294.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 7.
WARNING: [HLS 200-871] Estimated clock period (9.633ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'phi' operation ('result', execute.cpp:44) with incoming values : ('xor_ln42', execute.cpp:42) ('icmp_ln41', execute.cpp:41) ('icmp_ln43', execute.cpp:43) ('xor_ln44', execute.cpp:44) ('icmp_ln38', execute.cpp:38) ('icmp_ln37', execute.cpp:37) [217]  (0 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [332]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [332]  (0 ns)
	'getelementptr' operation ('data_mem_2_addr_2', execute.cpp:273) [365]  (0 ns)
	'store' operation ('data_mem_2_addr_2_write_ln273', execute.cpp:273) of variable 'rv2_0', execute.cpp:246 on array 'data_mem_2' [366]  (3.25 ns)
	blocking operation 3.91 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 295.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 298.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 298.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 298.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 298.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 298.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'bb6260' (rv32i_npp_ip.cpp:88). Please consider relaxing the latency upper bound of 3.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:84) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:84) to 'running_cond_update') in the first pipeline iteration (II = 8 cycles).
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 4 of 'call' operation ('call_ret', rv32i_npp_ip.cpp:75) to 'execute'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 4 of 'call' operation ('call_ret', rv32i_npp_ip.cpp:75) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:84) to 'running_cond_update') in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:84) to 'running_cond_update') in the first pipeline iteration (II = 7 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 9, Depth = 9.
WARNING: [HLS 200-871] Estimated clock period (14.0697ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:68) to 'fetch' [157]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:69) to 'decode' [158]  (3.93 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:75) to 'execute' [177]  (6.89 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 299.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 301.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'new_cycle' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'new_cycle'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 301.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 301.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 303.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 312.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 320.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 320.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:298:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:316:22)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:315:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:309:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:301:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:299:12)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:67:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10296 ; free virtual = 52695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10296 ; free virtual = 52695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10275 ; free virtual = 52679
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10251 ; free virtual = 52657
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (rv32i_npp_ip.cpp:59) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp6.1' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:300:7) in function 'execute'... converting 43 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:308:7) to (execute.cpp:25:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:325:1) in function 'execute'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10206 ; free virtual = 52615
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10153 ; free virtual = 52566
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.19 seconds; current allocated memory: 284.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 284.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 284.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 284.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3.
WARNING: [HLS 200-871] Estimated clock period (19.027ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	wire read on port 'd_i_13' (execute.cpp:13) [105]  (0 ns)
	'mux' operation ('rv2', execute.cpp:18) [178]  (3.21 ns)
	multiplexor before 'phi' operation ('shift.V') with incoming values : ('ret.V') ('shift.V') [297]  (1.77 ns)
	'phi' operation ('shift.V') with incoming values : ('ret.V') ('shift.V') [297]  (0 ns)
	'shl' operation ('result', execute.cpp:67) [321]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [333]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [333]  (0 ns)
	'getelementptr' operation ('data_mem_2_addr_2', execute.cpp:273) [366]  (0 ns)
	'store' operation ('data_mem_2_addr_2_write_ln273', execute.cpp:273) of variable 'rv2_0', execute.cpp:246 on array 'data_mem_2' [367]  (3.25 ns)
	blocking operation 3.91 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 286.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 289.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 289.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 289.302 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 289.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 289.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:84) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:84) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (19.335ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('call_ret', rv32i_npp_ip.cpp:75) to 'execute' [176]  (15.9 ns)
	'call' operation ('is_running.V', rv32i_npp_ip.cpp:84) to 'running_cond_update' [211]  (3.45 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 289.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 292.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 292.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 293.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 302.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 310.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 310.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'code_mem', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 317.905 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10143 ; free virtual = 52537
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_npp_ip.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:298:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:316:22)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:315:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:309:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:301:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:299:12)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:67:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10270 ; free virtual = 52631
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10270 ; free virtual = 52631
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10250 ; free virtual = 52616
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10226 ; free virtual = 52594
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (rv32i_npp_ip.cpp:59) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'agg.tmp6.1' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:300:7) in function 'execute'... converting 43 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:308:7) to (execute.cpp:25:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:325:1) in function 'execute'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:6:17) to (decode.cpp:25:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:6:43)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10178 ; free virtual = 52552
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10126 ; free virtual = 52504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.5 seconds; current allocated memory: 284.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 284.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 284.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 284.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 4, Depth = 4.
WARNING: [HLS 200-871] Estimated clock period (15.884ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'execute' consists of the following:	'load' operation ('b0', execute.cpp:188) on array 'data_mem_0' [399]  (3.25 ns)
	'select' operation ('b', execute.cpp:200) [409]  (0 ns)
	'select' operation ('b', execute.cpp:200) [411]  (1.25 ns)
	'select' operation ('b', execute.cpp:200) [413]  (1.25 ns)
	'select' operation ('select_ln214', execute.cpp:214) [423]  (1.25 ns)
	'select' operation ('select_ln214_1', execute.cpp:214) [427]  (0.978 ns)
	'select' operation ('select_ln214_2', execute.cpp:214) [430]  (0 ns)
	'select' operation ('select_ln214_3', execute.cpp:214) [433]  (0.978 ns)
	'select' operation ('select_ln214_4', execute.cpp:214) [437]  (0.978 ns)
	'select' operation ('select_ln214_5', execute.cpp:214) [440]  (0 ns)
	'select' operation ('result', execute.cpp:90) [441]  (0.978 ns)
	'select' operation ('select_ln29_11', execute.cpp:29) [490]  (3.21 ns)
	multiplexor before 'phi' operation ('phi_ln325', execute.cpp:325) with incoming values : ('p_read_22', execute.cpp:13) ('select_ln29_11', execute.cpp:29) [513]  (1.77 ns)
	'phi' operation ('phi_ln325', execute.cpp:325) with incoming values : ('p_read_22', execute.cpp:13) ('select_ln29_11', execute.cpp:29) [513]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 286.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 289.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 289.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 289.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 289.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 289.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:84) to 'running_cond_update') in the first pipeline iteration (II = 5 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:84) to 'running_cond_update') in the first pipeline iteration (II = 5 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 6, Depth = 6.
WARNING: [HLS 200-871] Estimated clock period (19.335ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('call_ret', rv32i_npp_ip.cpp:75) to 'execute' [176]  (15.9 ns)
	'call' operation ('is_running.V', rv32i_npp_ip.cpp:84) to 'running_cond_update' [211]  (3.45 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 290.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 292.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 292.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 293.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 302.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 310.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'running_cond_update'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 311.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_mem' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_0' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_1' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_2' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_mem_3' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/stop_pc' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'stop_pc', 'nb_instruction', 'code_mem', 'data_mem_0', 'data_mem_1', 'data_mem_2', 'data_mem_3' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 318.256 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10070 ; free virtual = 52458
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_npp_ip.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:297:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:315:22)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:314:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:308:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:300:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:298:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(decoded_instruction_s, internal_state_s, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:84:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:83:5)
INFO: [HLS 214-131] Inlining function 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:69:5)
INFO: [HLS 214-131] Inlining function 'fetch(internal_state_s, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:67:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9962 ; free virtual = 52346
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9962 ; free virtual = 52346
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9944 ; free virtual = 52333
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9926 ; free virtual = 52316
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (rv32i_npp_ip.cpp:59) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:49:7) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:307:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:88:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:104:46) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:41)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9904 ; free virtual = 52292
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9920 ; free virtual = 52288
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (16.6322ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'phi' operation ('d_i.imm.V') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('or_ln1353_6') ('or_ln1353_2') [342]  (0 ns)
	'select' operation ('select_ln874_1') [408]  (1.22 ns)
	'ashr' operation ('result', execute.cpp:76) [415]  (0 ns)
	'select' operation ('select_ln75_1', execute.cpp:75) [417]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [492]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [492]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_2', execute.cpp:269) [519]  (0 ns)
	'store' operation ('data_mem_0_addr_2_write_ln269', execute.cpp:269) of variable 'rv2_0', execute.cpp:246 on array 'data_mem_0' [520]  (3.25 ns)
	blocking operation 5.28 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:297:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:315:22)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:314:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:308:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:300:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:298:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, internal_state_s, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:84:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:83:5)
INFO: [HLS 214-131] Inlining function 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:69:5)
INFO: [HLS 214-131] Inlining function 'fetch(internal_state_s, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:67:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9806 ; free virtual = 52197
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9822 ; free virtual = 52212
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9815 ; free virtual = 52211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9796 ; free virtual = 52190
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (rv32i_npp_ip.cpp:59) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:49:7) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:307:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:88:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:104:46) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:41)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9713 ; free virtual = 52139
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9706 ; free virtual = 52128
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_59_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (16.6322ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'phi' operation ('d_i.imm.V') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('or_ln1353_6') ('or_ln1353_2') [342]  (0 ns)
	'select' operation ('select_ln874_1') [408]  (1.22 ns)
	'shl' operation ('result', execute.cpp:67) [432]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [492]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [492]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_2', execute.cpp:269) [519]  (0 ns)
	'store' operation ('data_mem_0_addr_2_write_ln269', execute.cpp:269) of variable 'rv2_0', execute.cpp:246 on array 'data_mem_0' [520]  (3.25 ns)
	blocking operation 5.28 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:297:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:315:22)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:314:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:308:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:300:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' (execute.cpp:298:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, internal_state_s, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:84:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:83:5)
INFO: [HLS 214-131] Inlining function 'execute(internal_state_s*, char*, char*, char*, char*, decoded_instruction_s, update_state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:69:5)
INFO: [HLS 214-131] Inlining function 'fetch(internal_state_s, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(update_state_s, internal_state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:67:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9788 ; free virtual = 52142
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9788 ; free virtual = 52142
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9773 ; free virtual = 52129
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9752 ; free virtual = 52111
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_59_1' (rv32i_npp_ip.cpp:59) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'internal_state.reg_file' (rv32i_npp_ip.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:49:7) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:307:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:88:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:104:46) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:41)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9711 ; free virtual = 52074
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9702 ; free virtual = 52067
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:298:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:316:26)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:315:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:309:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:301:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:299:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:86:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-131] Inlining function 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:76:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:70:5)
INFO: [HLS 214-131] Inlining function 'fetch(state_s, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:69:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(state_s, state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:2)
INFO: [HLS 214-178] Inlining function 'state_s::operator=(state_s const&)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:42:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10582 ; free virtual = 53055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10582 ; free virtual = 53055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10567 ; free virtual = 53042
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10547 ; free virtual = 53025
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (rv32i_npp_ip.cpp:60) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:49:7) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:308:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:90:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:104:46) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:41)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10505 ; free virtual = 52988
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 10498 ; free virtual = 52981
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:298:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:316:26)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:315:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:309:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:301:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:299:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:86:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-131] Inlining function 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:76:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:70:5)
INFO: [HLS 214-131] Inlining function 'fetch(state_s, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:69:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(state_s, state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:2)
INFO: [HLS 214-178] Inlining function 'state_s::operator=(state_s const&)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:42:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9411 ; free virtual = 51876
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9410 ; free virtual = 51875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9396 ; free virtual = 51863
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9376 ; free virtual = 51851
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (rv32i_npp_ip.cpp:60) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:49:7) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:308:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:90:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:104:46) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:41)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9339 ; free virtual = 51814
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 9326 ; free virtual = 51807
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (16.6322ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'phi' operation ('d_i.imm.V') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('or_ln1353_6') ('or_ln1353_2') [342]  (0 ns)
	'select' operation ('select_ln874_1') [408]  (1.22 ns)
	'shl' operation ('result', execute.cpp:67) [432]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [492]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [492]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_2', execute.cpp:269) [519]  (0 ns)
	'store' operation ('data_mem_0_addr_2_write_ln269', execute.cpp:269) of variable 'rv2_0', execute.cpp:246 on array 'data_mem_0' [520]  (3.25 ns)
	blocking operation 5.28 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:298:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:316:26)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:315:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:309:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:301:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' (execute.cpp:299:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:86:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:85:5)
INFO: [HLS 214-131] Inlining function 'execute(state_s, int*, char*, char*, char*, char*, decoded_instruction_s, state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:76:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:70:5)
INFO: [HLS 214-131] Inlining function 'fetch(state_s, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:69:5)
INFO: [HLS 214-131] Inlining function 'new_cycle(state_s, state_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:2)
INFO: [HLS 214-178] Inlining function 'state_s::operator=(state_s const&)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:42:0)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8918 ; free virtual = 51379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8918 ; free virtual = 51379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8898 ; free virtual = 51365
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8877 ; free virtual = 51348
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:41) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:42) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_1' (rv32i_npp_ip.cpp:60) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:54) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:49:7) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:308:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:90:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:104:46) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:41)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8905 ; free virtual = 51379
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 8897 ; free virtual = 51373
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:298:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:316:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:315:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:309:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:301:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:299:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:77:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:62:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:61:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16428 ; free virtual = 53639
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16428 ; free virtual = 53639
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16402 ; free virtual = 53624
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16384 ; free virtual = 53608
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:35) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (rv32i_npp_ip.cpp:53) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:49:7) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:308:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:82:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:104:46) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:35)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16344 ; free virtual = 53571
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16336 ; free virtual = 53564
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (16.6322ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'phi' operation ('d_i.imm.V') with incoming values : ('sext_ln69_2') ('sext_ln69_1') ('sext_ln69') ('or_ln1353_6') ('or_ln1353_2') [342]  (0 ns)
	'select' operation ('select_ln874_1') [408]  (1.22 ns)
	'ashr' operation ('result', execute.cpp:76) [415]  (0 ns)
	'select' operation ('select_ln75_1', execute.cpp:75) [417]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [492]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln93', execute.cpp:93) ('sext_ln120', execute.cpp:120) ('sext_ln93', execute.cpp:93) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:80) ('select_ln75_1', execute.cpp:75) ('result', execute.cpp:73) ('zext_ln71_1', execute.cpp:71) ('zext_ln69_1', execute.cpp:69) ('result', execute.cpp:67) ('result', execute.cpp:82) ('select_ln62_1', execute.cpp:62) ('result', execute.cpp:102) ('zext_ln93_1', execute.cpp:93) ('select_ln75', execute.cpp:75) ('zext_ln71', execute.cpp:71) ('zext_ln69', execute.cpp:69) ('select_ln62', execute.cpp:62) [492]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_2', execute.cpp:269) [519]  (0 ns)
	'store' operation ('data_mem_0_addr_2_write_ln269', execute.cpp:269) of variable 'rv2_0', execute.cpp:246 on array 'data_mem_0' [520]  (3.25 ns)
	blocking operation 5.28 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:298:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:316:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:315:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:309:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:301:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:299:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:77:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:62:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:61:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16389 ; free virtual = 53594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16389 ; free virtual = 53594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16374 ; free virtual = 53581
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16355 ; free virtual = 53564
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:35) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (rv32i_npp_ip.cpp:53) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:49:7) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:308:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:82:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:104:46) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:35)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16303 ; free virtual = 53527
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16290 ; free virtual = 53520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:298:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:316:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:315:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:309:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:301:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:299:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:77:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:62:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:61:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16334 ; free virtual = 53555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16334 ; free virtual = 53555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16308 ; free virtual = 53542
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16290 ; free virtual = 53525
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:35) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (rv32i_npp_ip.cpp:53) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:49:7) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:308:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:82:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:104:46) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:35)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16250 ; free virtual = 53488
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 16240 ; free virtual = 53481
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:298:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:316:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:315:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:309:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:301:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:299:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:77:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:62:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:61:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13333 ; free virtual = 52533
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13333 ; free virtual = 52533
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13324 ; free virtual = 52520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13304 ; free virtual = 52504
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:35) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (rv32i_npp_ip.cpp:53) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:49:7) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:308:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:82:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:104:46) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:35)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13259 ; free virtual = 52466
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13248 ; free virtual = 52460
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:32:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:31:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:30:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:29:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_instruction_s)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:28:24)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:24:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:298:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:316:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:315:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:309:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:301:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:299:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:77:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:62:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:61:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3080 ; free virtual = 56850
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3080 ; free virtual = 56850
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3062 ; free virtual = 56837
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3044 ; free virtual = 56820
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:35) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (rv32i_npp_ip.cpp:53) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:49:7) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:308:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:82:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:104:46) to (execute.cpp:61:3) in function 'rv32i_npp_ip'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:35)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 3003 ; free virtual = 56782
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 2994 ; free virtual = 56776
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:70:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:69:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:297:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:315:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:314:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:308:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:300:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:298:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:77:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:62:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:61:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13951 ; free virtual = 52638
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13951 ; free virtual = 52638
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13936 ; free virtual = 52625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13918 ; free virtual = 52608
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:35) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (rv32i_npp_ip.cpp:53) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:307:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:82:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:35)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13880 ; free virtual = 52573
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 13872 ; free virtual = 52565
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6.
WARNING: [HLS 200-871] Estimated clock period (14.29ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'select' operation ('select_ln56_1', execute.cpp:56) [434]  (1.22 ns)
	'ashr' operation ('result', execute.cpp:75) [441]  (0 ns)
	'select' operation ('select_ln74_1', execute.cpp:74) [443]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln92', execute.cpp:92) ('sext_ln119', execute.cpp:119) ('sext_ln92', execute.cpp:92) ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:81) ('select_ln61_1', execute.cpp:61) ('result', execute.cpp:101) ('zext_ln92_1', execute.cpp:92) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln61', execute.cpp:61) [521]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln92', execute.cpp:92) ('sext_ln119', execute.cpp:119) ('sext_ln92', execute.cpp:92) ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:81) ('select_ln61_1', execute.cpp:61) ('result', execute.cpp:101) ('zext_ln92_1', execute.cpp:92) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln61', execute.cpp:61) [521]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_2', execute.cpp:268) [548]  (0 ns)
	'store' operation ('data_mem_0_addr_2_write_ln268', execute.cpp:268) of variable 'rv2_0', execute.cpp:245 on array 'data_mem_0' [549]  (3.25 ns)
	blocking operation 2.93 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:297:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:315:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:314:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:308:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:300:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:298:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:77:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:62:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:61:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7910 ; free virtual = 50602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7910 ; free virtual = 50602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7894 ; free virtual = 50589
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7871 ; free virtual = 50567
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:35) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (rv32i_npp_ip.cpp:53) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:307:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:82:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:35)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7812 ; free virtual = 50515
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 7772 ; free virtual = 50474
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
WARNING: [HLS 200-871] Estimated clock period (16.757ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	multiplexor before 'phi' operation ('rv2') with incoming values : ('or_ln1353_9') [422]  (2.47 ns)
	'phi' operation ('rv2') with incoming values : ('or_ln1353_9') [422]  (0 ns)
	'select' operation ('select_ln56_1', execute.cpp:56) [434]  (1.22 ns)
	'ashr' operation ('result', execute.cpp:75) [441]  (0 ns)
	'select' operation ('select_ln74_1', execute.cpp:74) [443]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln92', execute.cpp:92) ('sext_ln119', execute.cpp:119) ('sext_ln92', execute.cpp:92) ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:81) ('select_ln61_1', execute.cpp:61) ('result', execute.cpp:101) ('zext_ln92_1', execute.cpp:92) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln61', execute.cpp:61) [521]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln92', execute.cpp:92) ('sext_ln119', execute.cpp:119) ('sext_ln92', execute.cpp:92) ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:81) ('select_ln61_1', execute.cpp:61) ('result', execute.cpp:101) ('zext_ln92_1', execute.cpp:92) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln61', execute.cpp:61) [521]  (0 ns)
	'getelementptr' operation ('data_mem_0_addr_2', execute.cpp:268) [548]  (0 ns)
	'store' operation ('data_mem_0_addr_2_write_ln268', execute.cpp:268) of variable 'rv2_0', execute.cpp:245 on array 'data_mem_0' [549]  (3.25 ns)
	blocking operation 2.93 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:297:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:315:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:314:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:308:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:300:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:298:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:78:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:77:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:68:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:62:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, ap_uint<9>*, unsigned int*)' (rv32i_npp_ip.cpp:61:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6803 ; free virtual = 49470
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6803 ; free virtual = 49470
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6785 ; free virtual = 49457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6767 ; free virtual = 49441
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'stop_pc' (rv32i_npp_ip.cpp:35) as it is incompatible with its interface mode 's_axilite'.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:36) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_53_1' (rv32i_npp_ip.cpp:53) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:307:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:82:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:35)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6727 ; free virtual = 49402
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 6716 ; free virtual = 49395
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6.
WARNING: [HLS 200-871] Estimated clock period (14.29ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'select' operation ('select_ln56_1', execute.cpp:56) [434]  (1.22 ns)
	'shl' operation ('result', execute.cpp:66) [458]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln92', execute.cpp:92) ('sext_ln119', execute.cpp:119) ('sext_ln92', execute.cpp:92) ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:81) ('select_ln61_1', execute.cpp:61) ('result', execute.cpp:101) ('zext_ln92_1', execute.cpp:92) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln61', execute.cpp:61) [521]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln92', execute.cpp:92) ('sext_ln119', execute.cpp:119) ('sext_ln92', execute.cpp:92) ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:81) ('select_ln61_1', execute.cpp:61) ('result', execute.cpp:101) ('zext_ln92_1', execute.cpp:92) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln61', execute.cpp:61) [521]  (0 ns)
	'getelementptr' operation ('data_mem_2_addr_2', execute.cpp:272) [554]  (0 ns)
	'store' operation ('data_mem_2_addr_2_write_ln272', execute.cpp:272) of variable 'rv2_0', execute.cpp:245 on array 'data_mem_2' [555]  (3.25 ns)
	blocking operation 2.93 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:297:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:315:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:314:3)
INFO: [HLS 214-131] Inlining function 'mem_load(char*, char*, char*, char*, ap_uint<11>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:308:14)
INFO: [HLS 214-131] Inlining function 'mem_store(char*, char*, char*, char*, ap_uint<11>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:300:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:298:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*)' (rv32i_npp_ip.cpp:76:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*)' (rv32i_npp_ip.cpp:75:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, char*, char*, char*, char*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*)' (rv32i_npp_ip.cpp:60:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(ap_uint<9>, unsigned int*, char*, char*, char*, char*, unsigned int*)' (rv32i_npp_ip.cpp:59:2)
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1051 ; free virtual = 48916
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1051 ; free virtual = 48916
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1034 ; free virtual = 48902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 1017 ; free virtual = 48886
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'nb_instruction' (rv32i_npp_ip.cpp:35) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_1' (rv32i_npp_ip.cpp:51) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-101] Partitioning array 'reg_file' (rv32i_npp_ip.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:307:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (rv32i_npp_ip.cpp:80:3) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:7) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:35)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 978 ; free virtual = 48849
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1662.188 ; gain = 1231.809 ; free physical = 970 ; free virtual = 48845
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_51_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6.
WARNING: [HLS 200-871] Estimated clock period (14.29ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'select' operation ('select_ln56_1', execute.cpp:56) [431]  (1.22 ns)
	'shl' operation ('result', execute.cpp:66) [455]  (4.42 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln92', execute.cpp:92) ('sext_ln119', execute.cpp:119) ('sext_ln92', execute.cpp:92) ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:81) ('select_ln61_1', execute.cpp:61) ('result', execute.cpp:101) ('zext_ln92_1', execute.cpp:92) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln61', execute.cpp:61) [518]  (2.47 ns)
	'phi' operation ('result') with incoming values : ('zext_ln92', execute.cpp:92) ('sext_ln119', execute.cpp:119) ('sext_ln92', execute.cpp:92) ('zext_ln112', execute.cpp:112) ('result', execute.cpp:108) ('result', execute.cpp:79) ('select_ln74_1', execute.cpp:74) ('result', execute.cpp:72) ('zext_ln70_1', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('result', execute.cpp:66) ('result', execute.cpp:81) ('select_ln61_1', execute.cpp:61) ('result', execute.cpp:101) ('zext_ln92_1', execute.cpp:92) ('select_ln74', execute.cpp:74) ('zext_ln70', execute.cpp:70) ('zext_ln68', execute.cpp:68) ('select_ln61', execute.cpp:61) [518]  (0 ns)
	'getelementptr' operation ('data_ram_0_addr_2', execute.cpp:268) [545]  (0 ns)
	'store' operation ('data_ram_0_addr_2_write_ln268', execute.cpp:268) of variable 'rv2_0', execute.cpp:245 on array 'data_ram_0' [546]  (3.25 ns)
	blocking operation 2.93 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.78 seconds. CPU system time: 1.63 seconds. Elapsed time: 18.12 seconds; current allocated memory: 286.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, int, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, int, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:60:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:53:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:39:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.44 seconds; current allocated memory: 287.680 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.680 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 318.668 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (rv32i_npp_ip.cpp:45) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 359.219 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 380.953 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 383.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 383.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_50_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 7, loop 'VITIS_LOOP_50_2'
WARNING: [HLS 200-871] Estimated clock period (14.701ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_50_2' consists of the following:	'load' operation ('w', execute.cpp:184) on array 'data_ram' [377]  (3.25 ns)
	'select' operation ('b', execute.cpp:197) [387]  (1.25 ns)
	'select' operation ('b', execute.cpp:197) [389]  (1.25 ns)
	'select' operation ('select_ln210_1', execute.cpp:210) [399]  (0.978 ns)
	'select' operation ('select_ln210_2', execute.cpp:210) [402]  (0 ns)
	'select' operation ('select_ln210_3', execute.cpp:210) [406]  (0.978 ns)
	'select' operation ('select_ln210_4', execute.cpp:210) [409]  (0 ns)
	'select' operation ('select_ln1064') [410]  (0.978 ns)
	'select' operation ('result', execute.cpp:210) [413]  (0.978 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('p_reload67_read') ('result', execute.cpp:210) [514]  (1.59 ns)
	'phi' operation ('result') with incoming values : ('p_reload67_read') ('result', execute.cpp:210) [514]  (0 ns)
	'icmp' operation ('icmp_ln21_1', rv32i_npp_ip.cpp:21) [554]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:21) [555]  (0.978 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.02 seconds. CPU system time: 1.61 seconds. Elapsed time: 18.18 seconds; current allocated memory: 286.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, int, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, int, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:60:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:53:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:39:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.43 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.090 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.156 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (rv32i_npp_ip.cpp:45) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 359.461 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 380.945 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 383.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_50_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 7, loop 'VITIS_LOOP_50_2'
WARNING: [HLS 200-871] Estimated clock period (14.701ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_50_2' consists of the following:	'load' operation ('w', execute.cpp:184) on array 'data_ram' [377]  (3.25 ns)
	'select' operation ('b', execute.cpp:197) [387]  (1.25 ns)
	'select' operation ('b', execute.cpp:197) [389]  (1.25 ns)
	'select' operation ('select_ln210_1', execute.cpp:210) [399]  (0.978 ns)
	'select' operation ('select_ln210_2', execute.cpp:210) [402]  (0 ns)
	'select' operation ('select_ln210_3', execute.cpp:210) [406]  (0.978 ns)
	'select' operation ('select_ln210_4', execute.cpp:210) [409]  (0 ns)
	'select' operation ('select_ln1064') [410]  (0.978 ns)
	'select' operation ('result', execute.cpp:210) [413]  (0.978 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('p_reload67_read') ('result', execute.cpp:210) [514]  (1.59 ns)
	'phi' operation ('result') with incoming values : ('p_reload67_read') ('result', execute.cpp:210) [514]  (0 ns)
	'icmp' operation ('icmp_ln21_1', rv32i_npp_ip.cpp:21) [554]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:21) [555]  (0.978 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.84 seconds. CPU system time: 2.01 seconds. Elapsed time: 18.39 seconds; current allocated memory: 286.137 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, int, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, int, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:60:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:53:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:39:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.27 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.49 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.086 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 318.746 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (rv32i_npp_ip.cpp:45) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 360.043 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 381.027 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 383.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 383.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_50_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 7, loop 'VITIS_LOOP_50_2'
WARNING: [HLS 200-871] Estimated clock period (14.701ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_50_2' consists of the following:	'load' operation ('w', execute.cpp:184) on array 'data_ram' [377]  (3.25 ns)
	'select' operation ('b', execute.cpp:197) [387]  (1.25 ns)
	'select' operation ('b', execute.cpp:197) [389]  (1.25 ns)
	'select' operation ('select_ln210_1', execute.cpp:210) [399]  (0.978 ns)
	'select' operation ('select_ln210_2', execute.cpp:210) [402]  (0 ns)
	'select' operation ('select_ln210_3', execute.cpp:210) [406]  (0.978 ns)
	'select' operation ('select_ln210_4', execute.cpp:210) [409]  (0 ns)
	'select' operation ('select_ln1064') [410]  (0.978 ns)
	'select' operation ('result', execute.cpp:210) [413]  (0.978 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('p_reload67_read') ('result', execute.cpp:210) [514]  (1.59 ns)
	'phi' operation ('result') with incoming values : ('p_reload67_read') ('result', execute.cpp:210) [514]  (0 ns)
	'icmp' operation ('icmp_ln21_1', rv32i_npp_ip.cpp:21) [554]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:21) [555]  (0.978 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.98 seconds. CPU system time: 1.87 seconds. Elapsed time: 18.41 seconds; current allocated memory: 286.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, int, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, int, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:53:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:54:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:39:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.54 seconds; current allocated memory: 288.371 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.371 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 320.258 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (rv32i_npp_ip.cpp:45) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:43:16) to (decode.cpp:37:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 38 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:25:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 360.973 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 391.594 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 394.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 394.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 404.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 404.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_50_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'xcl_latency..0' (rv32i_npp_ip.cpp:71). Please consider relaxing the latency upper bound of 5.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:21)) in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:21)) in the first pipeline iteration (II = 7 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 8, Depth = 8, loop 'VITIS_LOOP_50_2'
WARNING: [HLS 200-871] Estimated clock period (14.2367ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_50_2' consists of the following:	'load' operation ('instruction', fetch.cpp:14) on array 'code_ram' [152]  (3.25 ns)
	multiplexor before 'phi' operation ('d_i.type.V') [202]  (2.18 ns)
	'phi' operation ('d_i.type.V') [202]  (0 ns)
	multiplexor before 'phi' operation ('ret') with incoming values : ('sext_ln70_2') ('sext_ln70_1') ('sext_ln70') ('ret') [231]  (2.07 ns)
	'phi' operation ('ret') with incoming values : ('sext_ln70_2') ('sext_ln70_1') ('sext_ln70') ('ret') [231]  (0 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:60) to 'execute' [264]  (6.73 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 404.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 404.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 404.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 404.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 404.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute' pipeline 'execute' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 413.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_50_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_50_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 425.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.01 seconds. CPU system time: 1.78 seconds. Elapsed time: 18.35 seconds; current allocated memory: 286.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:270:5)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, int, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:269:16)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, int, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:60:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:53:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:39:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.26 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.44 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.902 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 318.750 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (rv32i_npp_ip.cpp:45) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:9) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 360.023 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 381.023 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.94 seconds. CPU system time: 1.85 seconds. Elapsed time: 18.35 seconds; current allocated memory: 286.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:270:5)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, int, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:269:16)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, int, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:60:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:53:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:39:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.18 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.38 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 318.750 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (rv32i_npp_ip.cpp:45) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:9) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 359.273 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 381.031 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.02 seconds. CPU system time: 1.76 seconds. Elapsed time: 18.33 seconds; current allocated memory: 286.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, int, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, int, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:60:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:53:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:39:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.15 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.41 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.090 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 318.758 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (rv32i_npp_ip.cpp:45) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 360.039 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 381.027 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.34 seconds. CPU system time: 1.73 seconds. Elapsed time: 18.61 seconds; current allocated memory: 286.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<11>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<11>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:60:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:53:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:39:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.25 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.48 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 319.004 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (rv32i_npp_ip.cpp:45) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 360.332 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 380.828 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.68 seconds. CPU system time: 1.76 seconds. Elapsed time: 20.1 seconds; current allocated memory: 286.121 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:68:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:22:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:44:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:53:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:112:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:103:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:95:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:67:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:66:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:60:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:53:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:39:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.84 seconds; current allocated memory: 287.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.742 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 319.906 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (rv32i_npp_ip.cpp:45) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:25:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:34:25) to (execute.cpp:113:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:29)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 361.051 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 382.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.98 seconds. CPU system time: 2.07 seconds. Elapsed time: 19.61 seconds; current allocated memory: 286.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:111:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:102:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:94:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:261:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:267:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:262:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.08 seconds; current allocated memory: 287.738 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.738 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 302.383 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 319.613 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:266:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:149:17) to (execute.cpp:153:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:33:25) to (execute.cpp:112:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 361.504 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 382.230 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.59 seconds. CPU system time: 1.77 seconds. Elapsed time: 19.02 seconds; current allocated memory: 286.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:261:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, decoded_instruction_s, ap_uint<1>, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:274:14)
INFO: [HLS 214-131] Inlining function 'write_reg(decoded_instruction_s, int*, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:273:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:271:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:268:5)
INFO: [HLS 214-131] Inlining function 'compute_result(ap_uint<9>, decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:12)
INFO: [HLS 214-131] Inlining function 'compute_op_result(decoded_instruction_s, int, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:265:15)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:262:11)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.23 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.44 seconds; current allocated memory: 287.730 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.730 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.270 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 319.816 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:54:7) to (execute.cpp:267:7) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:207:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 360.559 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 382.199 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.17 seconds. CPU system time: 1.74 seconds. Elapsed time: 19.44 seconds; current allocated memory: 286.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:110:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:101:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:93:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:260:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:268:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:261:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.8 seconds; current allocated memory: 287.746 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.746 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 319.941 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:265:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:148:17) to (execute.cpp:152:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:111:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 360.754 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 382.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.37 seconds. CPU system time: 2.04 seconds. Elapsed time: 18.97 seconds; current allocated memory: 286.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.66 seconds; current allocated memory: 287.738 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.738 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.258 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 319.895 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 360.574 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 381.816 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.67 seconds. CPU system time: 1.97 seconds. Elapsed time: 20.41 seconds; current allocated memory: 286.145 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.43 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.78 seconds; current allocated memory: 287.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 301.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 318.566 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 359.262 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 379.738 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.57 seconds. CPU system time: 2.11 seconds. Elapsed time: 19.22 seconds; current allocated memory: 286.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<15>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<16>, ap_uint<3>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<16>, int, ap_uint<2>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<15>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i15.s_struct.ap_uint<15>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.35 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.57 seconds; current allocated memory: 287.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 302.160 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 318.961 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 359.461 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 380.824 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.05 seconds. CPU system time: 2.08 seconds. Elapsed time: 18.67 seconds; current allocated memory: 286.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<15>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<17>, ap_uint<3>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<17>, int, ap_uint<2>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<15>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i15.s_struct.ap_uint<15>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.19 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.45 seconds; current allocated memory: 287.797 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.797 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.242 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 319.184 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 360.613 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 381.316 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.22 seconds. CPU system time: 2.07 seconds. Elapsed time: 18.82 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<15>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<17>, ap_uint<3>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<17>, int, ap_uint<2>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<15>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i15.s_struct.ap_uint<15>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.27 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.51 seconds; current allocated memory: 287.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.211 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 359.910 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 381.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.4 seconds. CPU system time: 2.03 seconds. Elapsed time: 19 seconds; current allocated memory: 286.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.53 seconds; current allocated memory: 287.844 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.844 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 301.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 318.789 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 359.117 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 379.836 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.13 seconds. CPU system time: 2.09 seconds. Elapsed time: 18.76 seconds; current allocated memory: 286.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<17>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<17>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.26 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.52 seconds; current allocated memory: 287.844 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.844 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 302.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 319.098 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 360.773 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 381.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.47 seconds. CPU system time: 2.04 seconds. Elapsed time: 19.05 seconds; current allocated memory: 286.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<14>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<16>, ap_uint<3>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<16>, int, ap_uint<2>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<14>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i14.s_struct.ap_uint<14>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.23 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.51 seconds; current allocated memory: 287.844 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.844 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.117 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 318.926 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 360.195 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 380.789 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.3 seconds. CPU system time: 2.03 seconds. Elapsed time: 18.93 seconds; current allocated memory: 286.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<14>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<17>, ap_uint<3>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<17>, int, ap_uint<2>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<14>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i14.s_struct.ap_uint<14>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.26 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.49 seconds; current allocated memory: 287.844 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.844 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.398 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 320.199 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 361.270 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 382.320 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.36 seconds. CPU system time: 2.4 seconds. Elapsed time: 21.31 seconds; current allocated memory: 286.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<15>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<15>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.77 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.05 seconds; current allocated memory: 287.844 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.844 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 302.711 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 320.559 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 362.121 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 383.938 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.96 seconds. CPU system time: 2.22 seconds. Elapsed time: 20.82 seconds; current allocated memory: 286.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<14>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<14>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.78 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.08 seconds; current allocated memory: 287.844 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.844 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 302.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 319.215 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 360.465 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 381.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.14 seconds. CPU system time: 2.14 seconds. Elapsed time: 20.84 seconds; current allocated memory: 286.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<14>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<14>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.75 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.03 seconds; current allocated memory: 287.844 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.844 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 302.273 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 319.438 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 360.145 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 381.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.02 seconds. CPU system time: 1.97 seconds. Elapsed time: 19.52 seconds; current allocated memory: 286.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<14>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<15>, ap_uint<3>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<15>, int, ap_uint<2>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<14>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i14.s_struct.ap_uint<14>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.63 seconds; current allocated memory: 287.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.773 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 361.516 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 382.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.28 seconds. CPU system time: 2 seconds. Elapsed time: 18.82 seconds; current allocated memory: 286.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<14>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<14>, ap_uint<3>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<14>, int, ap_uint<2>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<14>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i14.s_struct.ap_uint<14>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.55 seconds; current allocated memory: 287.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.703 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 361.434 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 382.285 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.45 seconds. CPU system time: 2.05 seconds. Elapsed time: 19.03 seconds; current allocated memory: 286.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<15>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<14>, ap_uint<3>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<14>, int, ap_uint<2>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<15>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i15.s_struct.ap_uint<15>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.35 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.6 seconds; current allocated memory: 287.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 302.383 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 319.734 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 360.797 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 382.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.77 seconds. CPU system time: 1.87 seconds. Elapsed time: 19.21 seconds; current allocated memory: 286.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<15>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<15>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.5 seconds; current allocated memory: 287.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 320.855 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 362.535 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 384.094 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.34 seconds. CPU system time: 2.03 seconds. Elapsed time: 19.92 seconds; current allocated memory: 286.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<14>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<14>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.86 seconds; current allocated memory: 287.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 302.309 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 319.223 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 359.977 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 381.371 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.41 seconds. CPU system time: 1.98 seconds. Elapsed time: 19.91 seconds; current allocated memory: 286.051 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<14>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<12>, ap_uint<3>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<12>, int, ap_uint<2>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<14>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i14.s_struct.ap_uint<14>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.86 seconds; current allocated memory: 287.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 320.910 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 362.219 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 383.781 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.21 seconds. CPU system time: 1.97 seconds. Elapsed time: 19.72 seconds; current allocated memory: 286.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<14>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<14>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i14.s_struct.ap_uint<14>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.91 seconds. CPU system time: 0.32 seconds. Elapsed time: 4.24 seconds; current allocated memory: 287.805 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.805 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 320.438 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 362.492 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 384.047 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.28 seconds. CPU system time: 2.01 seconds. Elapsed time: 18.85 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<14>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<14>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i14.s_struct.ap_uint<14>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.77 seconds; current allocated memory: 287.789 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.789 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 302.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 320.219 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 361.594 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 383.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.38 seconds. CPU system time: 1.97 seconds. Elapsed time: 18.82 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<14>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<17>, ap_uint<3>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<17>, int, ap_uint<2>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<14>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i14.s_struct.ap_uint<14>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.38 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.62 seconds; current allocated memory: 287.789 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.789 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 302.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 319.867 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 360.840 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 382.203 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.29 seconds. CPU system time: 2.04 seconds. Elapsed time: 18.82 seconds; current allocated memory: 286.051 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<14>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<14>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.68 seconds; current allocated memory: 287.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 319.090 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 360.832 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 381.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.57 seconds. CPU system time: 1.98 seconds. Elapsed time: 19.09 seconds; current allocated memory: 286.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<14>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<13>, ap_uint<3>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<13>, int, ap_uint<2>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<14>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i14.s_struct.ap_uint<14>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.76 seconds; current allocated memory: 287.805 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.805 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 302.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 320.934 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 362.238 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 383.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.73 seconds. CPU system time: 1.96 seconds. Elapsed time: 19.2 seconds; current allocated memory: 286.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<14>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<17>, ap_uint<3>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<17>, int, ap_uint<2>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<14>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i14.s_struct.ap_uint<14>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.69 seconds; current allocated memory: 287.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 319.855 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 360.828 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 382.184 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.85 seconds. CPU system time: 1.88 seconds. Elapsed time: 18.46 seconds; current allocated memory: 286.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<15>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<17>, ap_uint<3>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<17>, int, ap_uint<2>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<15>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i15.s_struct.ap_uint<15>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.49 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.9 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 301.965 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 319.188 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 360.379 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 381.332 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.54 seconds. CPU system time: 2.08 seconds. Elapsed time: 18.14 seconds; current allocated memory: 286.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<16>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<16>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.19 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.44 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.410 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.574 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 360.809 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 382.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.68 seconds. CPU system time: 1.96 seconds. Elapsed time: 18.19 seconds; current allocated memory: 286.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<15>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<15>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.77 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.09 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.551 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 320.461 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 362.020 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 383.828 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.79 seconds. CPU system time: 1.91 seconds. Elapsed time: 18.22 seconds; current allocated memory: 286.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<14>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<14>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.39 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.121 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.129 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 359.875 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 381.266 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.67 seconds. CPU system time: 1.88 seconds. Elapsed time: 18.08 seconds; current allocated memory: 286.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<14>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<14>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.7 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.121 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 319.598 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 360.348 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 381.242 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.49 seconds. CPU system time: 1.94 seconds. Elapsed time: 17.97 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<13>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<13>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<13>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<13>, int*, int*, decoded_instruction_s, ap_uint<13>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<13>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<13>, int*, int*, decoded_instruction_s, ap_uint<13>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<13>, int*, int*, decoded_instruction_s, ap_uint<13>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<13>, int*, int*, decoded_instruction_s, ap_uint<13>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<13>, int*, int*, decoded_instruction_s, ap_uint<13>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<13>)' into 'execute(ap_uint<13>, int*, int*, decoded_instruction_s, ap_uint<13>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<13>, int*, int*, decoded_instruction_s, ap_uint<13>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<13>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint<13>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.15 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.39 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.336 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 320.125 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 361.438 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 382.234 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.64 seconds. CPU system time: 1.95 seconds. Elapsed time: 18.11 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<13>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<13>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<13>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<13>, int*, int*, decoded_instruction_s, ap_uint<13>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<13>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<13>, int*, int*, decoded_instruction_s, ap_uint<13>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<13>, int*, int*, decoded_instruction_s, ap_uint<13>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<17>, ap_uint<3>)' into 'execute(ap_uint<13>, int*, int*, decoded_instruction_s, ap_uint<13>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<17>, int, ap_uint<2>)' into 'execute(ap_uint<13>, int*, int*, decoded_instruction_s, ap_uint<13>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<13>)' into 'execute(ap_uint<13>, int*, int*, decoded_instruction_s, ap_uint<13>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<13>, int*, int*, decoded_instruction_s, ap_uint<13>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<13>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13.s_struct.ap_uint<13>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.39 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 320.527 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 362.098 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 383.906 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.86 seconds. CPU system time: 1.86 seconds. Elapsed time: 18.22 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<16>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<16>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.44 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.598 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 361.332 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 382.160 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.79 seconds. CPU system time: 1.87 seconds. Elapsed time: 18.18 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<15>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<15>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.38 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 320.500 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 362.055 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 383.859 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.55 seconds. CPU system time: 2.01 seconds. Elapsed time: 18.13 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<15>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<15>, ap_uint<3>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<15>, int, ap_uint<2>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<15>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i15.s_struct.ap_uint<15>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.2 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.42 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.320 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 320.031 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 361.148 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 382.512 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.15 seconds. CPU system time: 2.01 seconds. Elapsed time: 18.66 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<6>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<6>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<6>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<6>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<19>, ap_uint<3>)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<19>, int, ap_uint<2>)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<6>)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<6>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.11 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.34 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 318.867 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 359.375 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 380.746 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.01 seconds. CPU system time: 1.96 seconds. Elapsed time: 18.47 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<6>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<6>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<6>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<6>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<17>, ap_uint<3>)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<17>, int, ap_uint<2>)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<6>)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<6>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.4 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.137 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.020 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 359.961 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 381.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.86 seconds. CPU system time: 1.96 seconds. Elapsed time: 18.35 seconds; current allocated memory: 286.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.16 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.39 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.133 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.125 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 359.883 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 381.277 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.51 seconds. CPU system time: 1.9 seconds. Elapsed time: 17.97 seconds; current allocated memory: 286.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.19 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.38 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.137 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 319.133 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 359.875 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 381.273 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.47 seconds. CPU system time: 2.04 seconds. Elapsed time: 19.08 seconds; current allocated memory: 286.148 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<15>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<15>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.36 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.54 seconds; current allocated memory: 287.754 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.754 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 302.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 320.793 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 362.469 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 384.039 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.56 seconds. CPU system time: 2.1 seconds. Elapsed time: 18.18 seconds; current allocated memory: 286.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<14>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<14>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.38 seconds; current allocated memory: 287.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.426 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.152 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 359.910 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 381.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.42 seconds. CPU system time: 1.85 seconds. Elapsed time: 19.03 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<6>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<6>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<6>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<6>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<6>)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<6>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.64 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 301.871 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 318.391 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 358.578 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 379.793 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.52 seconds. CPU system time: 1.8 seconds. Elapsed time: 18.86 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<11>, int*, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<11>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<11>, int*, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<11>, int*, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<11>, int*, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<11>, int*, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<11>)' into 'execute(ap_uint<11>, int*, int*, decoded_instruction_s, ap_uint<11>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<11>, int*, int*, decoded_instruction_s, ap_uint<11>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<11>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i11.s_struct.ap_uint<11>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.31 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.53 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.570 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 360.441 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 381.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.66 seconds. CPU system time: 1.78 seconds. Elapsed time: 17.97 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<15>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<14>, ap_uint<3>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<14>, int, ap_uint<2>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<15>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i15.s_struct.ap_uint<15>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.34 seconds; current allocated memory: 287.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.336 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 319.684 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 360.750 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 382.312 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.29 seconds. CPU system time: 1.93 seconds. Elapsed time: 18.76 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<7>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<7>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<7>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<7>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<7>)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<7>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i7.s_struct.ap_uint<7>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.32 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.56 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.871 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 318.727 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 359.055 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 379.816 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.54 seconds. CPU system time: 1.99 seconds. Elapsed time: 19.08 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<7>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<7>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<7>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<7>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<7>)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<7>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i7.s_struct.ap_uint<7>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.55 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.871 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 318.430 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 358.633 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 379.848 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.92 seconds. CPU system time: 1.85 seconds. Elapsed time: 18.29 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<12>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i12.s_struct.ap_uint<12>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.26 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.45 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.973 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 319.164 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 360.641 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 381.297 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.08 seconds. CPU system time: 1.88 seconds. Elapsed time: 18.53 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<5>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<5>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<5>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<5>, int*, int*, decoded_instruction_s, ap_uint<5>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<5>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<5>, int*, int*, decoded_instruction_s, ap_uint<5>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<5>, int*, int*, decoded_instruction_s, ap_uint<5>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<5>, int*, int*, decoded_instruction_s, ap_uint<5>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<5>, int*, int*, decoded_instruction_s, ap_uint<5>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<5>)' into 'execute(ap_uint<5>, int*, int*, decoded_instruction_s, ap_uint<5>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<5>, int*, int*, decoded_instruction_s, ap_uint<5>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<5>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.13 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.36 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.867 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 318.352 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 358.531 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 380.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.29 seconds. CPU system time: 1.97 seconds. Elapsed time: 18.77 seconds; current allocated memory: 286.566 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<14>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<14>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.64 seconds; current allocated memory: 287.754 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.754 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.129 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.168 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 359.926 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 381.312 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.24 seconds. CPU system time: 1.87 seconds. Elapsed time: 18.65 seconds; current allocated memory: 286.090 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<14>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<17>, ap_uint<3>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<17>, int, ap_uint<2>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<14>)' into 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<14>, int*, int*, decoded_instruction_s, ap_uint<14>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<14>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i14.s_struct.ap_uint<14>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.23 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.49 seconds; current allocated memory: 287.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.715 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 320.199 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 361.020 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 382.324 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.95 seconds. CPU system time: 1.9 seconds. Elapsed time: 19.39 seconds; current allocated memory: 286.121 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<14>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<14>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.63 seconds; current allocated memory: 287.809 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.809 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.219 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.227 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 360.465 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 381.363 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.53 seconds. CPU system time: 1.82 seconds. Elapsed time: 18.87 seconds; current allocated memory: 286.125 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<14>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<14>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.26 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.48 seconds; current allocated memory: 287.809 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 287.809 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.219 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 319.438 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 360.152 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 381.598 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.34 seconds. CPU system time: 1.87 seconds. Elapsed time: 18.73 seconds; current allocated memory: 286.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<9>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<9>)' into 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<9>, int*, int*, decoded_instruction_s, ap_uint<9>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<9>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i9.s_struct.ap_uint<9>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.54 seconds; current allocated memory: 287.895 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 287.895 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.246 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 319.133 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 360.137 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 381.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.51 seconds. CPU system time: 2.02 seconds. Elapsed time: 19.06 seconds; current allocated memory: 286.090 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<15>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<15>, ap_uint<3>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<15>, int, ap_uint<2>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<15>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i15.s_struct.ap_uint<15>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.48 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.71 seconds; current allocated memory: 287.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 320.090 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 361.211 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 382.578 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 16.74 seconds. CPU system time: 2.01 seconds. Elapsed time: 18.28 seconds; current allocated memory: 286.672 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<6>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<6>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<6>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<6>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<6>)' into 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<6>, int*, int*, decoded_instruction_s, ap_uint<6>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<6>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.21 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.48 seconds; current allocated memory: 287.812 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.875 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 318.762 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 359.086 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 379.836 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.12 seconds. CPU system time: 2.07 seconds. Elapsed time: 19.74 seconds; current allocated memory: 286.094 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<15>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<14>, ap_uint<3>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<14>, int, ap_uint<2>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<15>)' into 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<15>, int*, int*, decoded_instruction_s, ap_uint<15>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<15>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i15.s_struct.ap_uint<15>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.4 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.6 seconds; current allocated memory: 287.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.398 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 320.098 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 361.285 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 382.598 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.56 seconds. CPU system time: 1.93 seconds. Elapsed time: 19.06 seconds; current allocated memory: 286.098 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<7>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<7>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<7>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<7>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<7>)' into 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<7>, int*, int*, decoded_instruction_s, ap_uint<7>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<7>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i7.s_struct.ap_uint<7>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.71 seconds; current allocated memory: 287.879 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.879 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.969 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 318.680 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 359.387 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 379.871 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.53 seconds. CPU system time: 1.91 seconds. Elapsed time: 18.99 seconds; current allocated memory: 286.094 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<12>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i12.s_struct.ap_uint<12>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.43 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.66 seconds; current allocated memory: 287.859 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.859 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 302.227 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 319.602 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 360.465 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 381.609 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.1 seconds. CPU system time: 1.55 seconds. Elapsed time: 18.24 seconds; current allocated memory: 286.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.28 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.44 seconds; current allocated memory: 287.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 302.008 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 318.406 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 358.605 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 379.805 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.54 seconds. CPU system time: 1.82 seconds. Elapsed time: 18.94 seconds; current allocated memory: 286.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.64 seconds; current allocated memory: 287.773 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 318.375 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 358.570 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 380.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.49 seconds. CPU system time: 1.77 seconds. Elapsed time: 18.84 seconds; current allocated memory: 286.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.22 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.42 seconds; current allocated memory: 287.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 318.727 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 359.055 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 379.781 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.01 seconds. CPU system time: 1.98 seconds. Elapsed time: 19.55 seconds; current allocated memory: 286.574 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.29 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.52 seconds; current allocated memory: 287.754 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.754 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 318.602 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 359.305 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 379.766 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.84 seconds. CPU system time: 1.82 seconds. Elapsed time: 19.21 seconds; current allocated memory: 286.059 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.37 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.55 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 287.777 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 301.883 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 318.371 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 359.316 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 380.426 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.02 seconds. CPU system time: 1.76 seconds. Elapsed time: 18.78 seconds; current allocated memory: 138.320 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.32 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.55 seconds; current allocated memory: 139.719 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 139.719 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 153.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 169.523 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 207.836 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 228.770 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 229.305 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.7 seconds. CPU system time: 1.58 seconds. Elapsed time: 18.26 seconds; current allocated memory: 144.285 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.43 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.61 seconds; current allocated memory: 145.680 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 145.680 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 159.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 175.578 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 214.379 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 234.656 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 235.281 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.66 seconds. CPU system time: 1.8 seconds. Elapsed time: 18.46 seconds; current allocated memory: 144.270 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.26 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.54 seconds; current allocated memory: 145.656 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 145.656 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 159.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 175.395 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 213.551 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 234.730 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 235.266 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.29 seconds. CPU system time: 1.65 seconds. Elapsed time: 18.77 seconds; current allocated memory: 144.270 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.69 seconds; current allocated memory: 145.656 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 145.656 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 159.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 175.605 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 214.371 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 234.668 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 235.293 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.93 seconds. CPU system time: 1.63 seconds. Elapsed time: 18.5 seconds; current allocated memory: 138.336 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.86 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.13 seconds; current allocated memory: 140.918 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.918 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.805 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 172.254 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:50:9) to (decode.cpp:36:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 211.035 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 280.645 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 283.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 283.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 283.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 283.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 283.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 283.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
WARNING: [HLS 200-880] The II Violation in module 'execute' (function 'execute'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('w', execute.cpp:184) on array 'data_ram' and 'store' operation ('data_ram_addr_2_write_ln249', execute.cpp:249) of constant <constant:_ssdm_op_Write.bram.i32> on array 'data_ram'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 294.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 294.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'statistic_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 294.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'running_cond_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 294.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 294.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:58) to 'running_cond_update') in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret', rv32i_npp_ip.cpp:56) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:58) to 'running_cond_update') in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret', rv32i_npp_ip.cpp:56) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:58) to 'running_cond_update') in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:58) to 'running_cond_update') in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('call' operation ('is_running.V', rv32i_npp_ip.cpp:58) to 'running_cond_update') in the first pipeline iteration (II = 8 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 9, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (14.2347ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:49) to 'fetch' [181]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:50) to 'decode' [182]  (4.25 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:56) to 'execute' [198]  (6.73 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.25 seconds. CPU system time: 1.8 seconds. Elapsed time: 19 seconds; current allocated memory: 138.336 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.8 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.07 seconds; current allocated memory: 140.902 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.902 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 171.941 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:50:9) to (decode.cpp:36:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 210.555 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 261.598 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 264.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 264.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 264.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 264.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 264.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 264.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
WARNING: [HLS 200-880] The II Violation in module 'execute' (function 'execute'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('w', execute.cpp:184) on array 'data_ram' and 'store' operation ('data_ram_addr_2_write_ln249', execute.cpp:249) of constant <constant:_ssdm_op_Write.bram.i32> on array 'data_ram'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 275.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 275.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 8 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 9, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (14.2347ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:49) to 'fetch' [181]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:50) to 'decode' [182]  (4.25 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [198]  (6.73 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 275.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 275.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 275.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 275.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.63 seconds. CPU system time: 1.67 seconds. Elapsed time: 18.27 seconds; current allocated memory: 144.270 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.84 seconds; current allocated memory: 146.309 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 146.309 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 159.805 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 177.508 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:50:9) to (decode.cpp:36:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 216.227 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 256.863 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 260.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 260.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 260.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 260.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 260.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 260.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 4 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 5, Depth = 5, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (27.5967ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:49) to 'fetch' [117]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:50) to 'decode' [118]  (4.25 ns)
	'mux' operation ('rv1', execute.cpp:16) [133]  (3.21 ns)
	'icmp' operation ('icmp_ln42', execute.cpp:42) [152]  (2.47 ns)
	'xor' operation ('xor_ln42', execute.cpp:42) [153]  (0 ns)
	'select' operation ('select_ln34_1', execute.cpp:34) [165]  (0.993 ns)
	'select' operation ('select_ln34_2', execute.cpp:34) [166]  (0.993 ns)
	'and' operation ('and_ln34_1', execute.cpp:34) [170]  (0 ns)
	'select' operation ('select_ln34_3', execute.cpp:34) [172]  (0.993 ns)
	'select' operation ('result', execute.cpp:34) [174]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln122', execute.cpp:122) ('select_ln116', execute.cpp:116) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:77) ('result', execute.cpp:72) ('result', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('zext_ln66_1', execute.cpp:66) ('result', execute.cpp:64) ('result', execute.cpp:59) ('result', execute.cpp:79) ('result', execute.cpp:102) ('zext_ln100', execute.cpp:100) ('zext_ln68', execute.cpp:68) ('zext_ln66', execute.cpp:66) [270]  (3.2 ns)
	'phi' operation ('result') with incoming values : ('zext_ln122', execute.cpp:122) ('select_ln116', execute.cpp:116) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:77) ('result', execute.cpp:72) ('result', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('zext_ln66_1', execute.cpp:66) ('result', execute.cpp:64) ('result', execute.cpp:59) ('result', execute.cpp:79) ('result', execute.cpp:102) ('zext_ln100', execute.cpp:100) ('zext_ln68', execute.cpp:68) ('zext_ln66', execute.cpp:66) [270]  (0 ns)
	'shl' operation ('shl_ln246_2', execute.cpp:246) [292]  (3.99 ns)
	'store' operation ('data_ram_addr_1_write_ln246', execute.cpp:246) of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'data_ram' [295]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.17 seconds. CPU system time: 1.7 seconds. Elapsed time: 18.8 seconds; current allocated memory: 144.285 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.88 seconds; current allocated memory: 146.340 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 146.340 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 159.711 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 177.312 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'rv32i_npp_ip'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:50:9) to (decode.cpp:36:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 215.918 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 256.953 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 260.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 260.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 260.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 260.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 260.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 260.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 5, Depth = 5, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (27.5967ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:49) to 'fetch' [118]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:50) to 'decode' [119]  (4.25 ns)
	'mux' operation ('rv1', execute.cpp:16) [134]  (3.21 ns)
	'icmp' operation ('icmp_ln41', execute.cpp:41) [160]  (2.47 ns)
	'select' operation ('select_ln34_1', execute.cpp:34) [166]  (0.993 ns)
	'select' operation ('select_ln34_2', execute.cpp:34) [167]  (0.993 ns)
	'and' operation ('and_ln34_1', execute.cpp:34) [171]  (0 ns)
	'select' operation ('select_ln34_3', execute.cpp:34) [173]  (0.993 ns)
	'select' operation ('result', execute.cpp:34) [175]  (0.993 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln122', execute.cpp:122) ('select_ln116', execute.cpp:116) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:77) ('result', execute.cpp:72) ('result', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('zext_ln66_1', execute.cpp:66) ('result', execute.cpp:64) ('result', execute.cpp:59) ('result', execute.cpp:79) ('result', execute.cpp:102) ('zext_ln100', execute.cpp:100) ('zext_ln68', execute.cpp:68) ('zext_ln66', execute.cpp:66) [271]  (3.2 ns)
	'phi' operation ('result') with incoming values : ('zext_ln122', execute.cpp:122) ('select_ln116', execute.cpp:116) ('zext_ln113', execute.cpp:113) ('result', execute.cpp:109) ('result', execute.cpp:77) ('result', execute.cpp:72) ('result', execute.cpp:70) ('zext_ln68_1', execute.cpp:68) ('zext_ln66_1', execute.cpp:66) ('result', execute.cpp:64) ('result', execute.cpp:59) ('result', execute.cpp:79) ('result', execute.cpp:102) ('zext_ln100', execute.cpp:100) ('zext_ln68', execute.cpp:68) ('zext_ln66', execute.cpp:66) [271]  (0 ns)
	'shl' operation ('shl_ln246_2', execute.cpp:246) [293]  (3.99 ns)
	'store' operation ('data_ram_addr_1_write_ln246', execute.cpp:246) of constant <constant:_ssdm_op_Write.bram.p0i32> on array 'data_ram' [296]  (3.25 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.36 seconds. CPU system time: 1.79 seconds. Elapsed time: 19.09 seconds; current allocated memory: 138.352 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.5 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.69 seconds; current allocated memory: 139.746 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 139.746 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 153.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 170.059 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 208.363 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 229.035 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 229.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.72 seconds. CPU system time: 1.72 seconds. Elapsed time: 19.35 seconds; current allocated memory: 138.320 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.87 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.15 seconds; current allocated memory: 140.902 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.902 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.605 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 171.930 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_2' (rv32i_npp_ip.cpp:41) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:50:9) to (decode.cpp:36:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 210.566 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 261.574 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 264.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 264.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 264.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 264.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 264.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 264.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
WARNING: [HLS 200-880] The II Violation in module 'execute' (function 'execute'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('w', execute.cpp:184) on array 'data_ram' and 'store' operation ('data_ram_addr_2_write_ln249', execute.cpp:249) of constant <constant:_ssdm_op_Write.bram.i32> on array 'data_ram'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 275.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 275.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 8 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 9 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 10, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (12.2345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [198]  (7.2 ns)
	'icmp' operation ('icmp_ln19_1', rv32i_npp_ip.cpp:19) [234]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:19) [235]  (0.978 ns)
	blocking operation 1.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 275.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 275.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 275.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 275.770 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.17 seconds. CPU system time: 1.77 seconds. Elapsed time: 18.87 seconds; current allocated memory: 138.336 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.46 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.66 seconds; current allocated memory: 139.723 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 139.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 153.137 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 169.594 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 207.871 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 220.719 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 220.719 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.87 seconds. CPU system time: 1.69 seconds. Elapsed time: 18.52 seconds; current allocated memory: 144.285 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.41 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.62 seconds; current allocated memory: 145.680 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 145.680 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 159.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 175.535 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 213.848 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 234.754 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 235.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'msize' (execute.cpp:233:14)
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.21 seconds. CPU system time: 1.69 seconds. Elapsed time: 18.88 seconds; current allocated memory: 144.301 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.36 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.61 seconds; current allocated memory: 145.680 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 145.680 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 159.055 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 175.953 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 213.891 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 234.855 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.02 seconds. CPU system time: 1.72 seconds. Elapsed time: 18.67 seconds; current allocated memory: 138.352 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<12>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<14>, ap_uint<3>)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<14>, int, ap_uint<2>)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<12>)' into 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<12>, int*, int*, decoded_instruction_s, ap_uint<12>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<12>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i12.s_struct.ap_int<12>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.8 seconds. CPU system time: 0.2 seconds. Elapsed time: 4 seconds; current allocated memory: 139.746 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 139.746 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 153.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 169.672 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 208.227 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 228.738 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 229.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.1 seconds. CPU system time: 1.74 seconds. Elapsed time: 18.77 seconds; current allocated memory: 144.270 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.87 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.16 seconds; current allocated memory: 146.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 146.852 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 160.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 177.906 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:50:9) to (decode.cpp:36:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 216.531 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 276.414 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 279.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 279.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 279.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 279.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 279.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 279.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 288.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 288.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 288.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 288.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 288.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 288.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 288.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 288.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 288.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 288.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 289.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 299.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'statistic_update'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 307.965 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.43 seconds. CPU system time: 1.75 seconds. Elapsed time: 19.09 seconds; current allocated memory: 144.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:3)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:267:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:12)
INFO: [HLS 214-178] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.14 seconds. CPU system time: 0.23 seconds. Elapsed time: 4.37 seconds; current allocated memory: 146.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 146.820 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 160.719 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 178.188 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_2' (rv32i_npp_ip.cpp:41) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:266:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:269:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:48:17) to (decode.cpp:36:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 217.133 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 258.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 261.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 261.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 261.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 261.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
WARNING: [HLS 200-880] The II Violation in module 'execute' (function 'execute'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('w', execute.cpp:184) on array 'data_ram' and 'store' operation ('data_ram_addr_2_write_ln249', execute.cpp:249) of constant <constant:_ssdm_op_Write.bram.i32> on array 'data_ram'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 271.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 271.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln19', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret1', rv32i_npp_ip.cpp:55) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln19', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret1', rv32i_npp_ip.cpp:55) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln19', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln19', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln19', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 8 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 9, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (12.2345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('call_ret1', rv32i_npp_ip.cpp:55) to 'execute' [198]  (7.2 ns)
	'icmp' operation ('icmp_ln19_1', rv32i_npp_ip.cpp:19) [201]  (2.47 ns)
	'or' operation ('or_ln19', rv32i_npp_ip.cpp:19) [202]  (0.978 ns)
	blocking operation 1.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 271.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 271.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 271.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 271.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 271.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 272.621 MB.
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.37 seconds. CPU system time: 1.8 seconds. Elapsed time: 21.05 seconds; current allocated memory: 138.320 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:267:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:55:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:48:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.96 seconds. CPU system time: 0.24 seconds. Elapsed time: 4.19 seconds; current allocated memory: 139.691 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 139.691 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 153.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 169.551 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_2' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 207.840 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 228.762 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.5 seconds. CPU system time: 1.65 seconds. Elapsed time: 19.1 seconds; current allocated memory: 144.254 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:267:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.16 seconds. CPU system time: 0.24 seconds. Elapsed time: 4.4 seconds; current allocated memory: 146.836 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 146.836 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 160.727 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 178.266 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_2' (rv32i_npp_ip.cpp:41) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:266:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:269:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:50:9) to (decode.cpp:36:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 217.039 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 267.520 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 270.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 270.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 270.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 270.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 270.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
WARNING: [HLS 200-880] The II Violation in module 'execute' (function 'execute'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('w', execute.cpp:184) on array 'data_ram' and 'store' operation ('data_ram_addr_2_write_ln249', execute.cpp:249) of constant <constant:_ssdm_op_Write.bram.i32> on array 'data_ram'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 281.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 281.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret1', rv32i_npp_ip.cpp:55) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret1', rv32i_npp_ip.cpp:55) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 8 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 9 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 10, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (12.2345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('call_ret1', rv32i_npp_ip.cpp:55) to 'execute' [198]  (7.2 ns)
	'icmp' operation ('icmp_ln19_1', rv32i_npp_ip.cpp:19) [234]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:19) [235]  (0.978 ns)
	blocking operation 1.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 281.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 281.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 281.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 281.684 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.72 seconds. CPU system time: 1.75 seconds. Elapsed time: 19.39 seconds; current allocated memory: 138.332 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:55:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:48:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.53 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.79 seconds; current allocated memory: 140.051 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.051 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 152.750 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 169.715 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:227:3) in function 'mem_load'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 207.230 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 245.707 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 248.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 248.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2, function 'mem_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 248.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 248.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2, function 'mem_store'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 248.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 248.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 6, Depth = 6, loop 'VITIS_LOOP_46_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 251.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 251.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 251.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 251.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 251.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_load'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 255.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 255.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 257.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 261.945 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 267.297 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 274.352 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_npp_ip.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.08 seconds. CPU system time: 1.64 seconds. Elapsed time: 18.66 seconds; current allocated memory: 144.270 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:274:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:55:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:48:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.81 seconds; current allocated memory: 145.984 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 145.984 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 158.684 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 175.613 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:227:3) in function 'mem_load'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 213.359 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 251.656 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 254.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 254.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2, function 'mem_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 254.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 254.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 2, Depth = 2, function 'mem_store'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 254.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 254.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 6, Depth = 6, loop 'VITIS_LOOP_46_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 257.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 257.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 257.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 257.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 257.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_load'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 260.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 261.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 263.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 267.859 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 273.219 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 280.281 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_npp_ip.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.8 seconds. CPU system time: 1.67 seconds. Elapsed time: 19.31 seconds; current allocated memory: 138.332 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:274:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:48:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.94 seconds; current allocated memory: 140.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.387 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 153.598 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 171.582 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:47:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:227:3) in function 'mem_load'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:269:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 210.332 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 261.086 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 264.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 264.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_store'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 3, Depth = 3, function 'mem_store'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 264.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 264.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem_load'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 3, Depth = 3, function 'mem_load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 264.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 264.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 8, Depth = 8, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 273.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 273.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 10, Depth = 10, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (10.1649ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('call_ret1', rv32i_npp_ip.cpp:55) to 'execute' [263]  (5.13 ns)
	'icmp' operation ('icmp_ln19_1', rv32i_npp_ip.cpp:19) [298]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:19) [299]  (0.978 ns)
	blocking operation 1.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 273.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 273.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 273.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 273.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 273.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_store'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 275.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_load'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 276.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.21 seconds. CPU system time: 1.63 seconds. Elapsed time: 18.76 seconds; current allocated memory: 144.270 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:274:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.82 seconds. CPU system time: 0.24 seconds. Elapsed time: 4.06 seconds; current allocated memory: 146.836 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 146.836 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 160.734 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 177.887 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:269:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:271:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:50:9) to (decode.cpp:36:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 216.488 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 267.496 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 270.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 270.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 270.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 270.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 270.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 270.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 7, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 280.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 280.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 10, Depth = 10, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (10.9807ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('decode_ret', rv32i_npp_ip.cpp:49) to 'decode' [182]  (4.25 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:55) to 'execute' [198]  (6.73 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 280.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 280.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 280.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 280.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 280.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 281.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 282.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 292.316 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.92 seconds. CPU system time: 1.7 seconds. Elapsed time: 19.5 seconds; current allocated memory: 138.363 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:275:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:274:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:267:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.98 seconds. CPU system time: 0.24 seconds. Elapsed time: 4.23 seconds; current allocated memory: 140.941 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.941 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 172.344 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:270:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:272:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:50:9) to (decode.cpp:36:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 211.098 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 261.578 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 264.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 264.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 264.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 264.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 264.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 264.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 7, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 275.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 275.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 100, Final II = 10, Depth = 10, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (10.9807ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('decode_ret', rv32i_npp_ip.cpp:49) to 'decode' [182]  (4.25 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:55) to 'execute' [198]  (6.73 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 275.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 275.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 275.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 275.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 275.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 275.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 276.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 286.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.45 seconds. CPU system time: 1.67 seconds. Elapsed time: 19.04 seconds; current allocated memory: 138.320 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:274:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:55:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:48:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:47:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.44 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.66 seconds; current allocated memory: 139.691 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 139.691 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 153.105 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 169.578 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_2' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 208.367 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 229.047 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'data_ram' (execute.cpp:258:8)
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.18 seconds. CPU system time: 1.68 seconds. Elapsed time: 18.83 seconds; current allocated memory: 144.285 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:274:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:55:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:48:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:47:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.46 seconds; current allocated memory: 145.648 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 145.648 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 157.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 173.875 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_2' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 209.965 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 213.570 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_46_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.82 seconds. CPU system time: 1.65 seconds. Elapsed time: 18.4 seconds; current allocated memory: 144.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:274:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:55:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:54:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:48:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:47:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.92 seconds; current allocated memory: 145.551 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 145.551 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 157.617 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 174.074 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_2' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 209.516 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 213.188 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_46_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 213.188 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.8 seconds. CPU system time: 1.57 seconds. Elapsed time: 18.34 seconds; current allocated memory: 138.270 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:274:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:55:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:49:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:48:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.89 seconds; current allocated memory: 139.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 139.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 151.559 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 168.137 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 203.578 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 207.250 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_46_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 207.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 207.250 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.84 seconds. CPU system time: 1.63 seconds. Elapsed time: 18.44 seconds; current allocated memory: 138.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:274:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:55:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:49:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:48:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.8 seconds. CPU system time: 0.25 seconds. Elapsed time: 4.05 seconds; current allocated memory: 139.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 139.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 151.676 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 168.133 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 203.059 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 207.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 3, Depth = 3, loop 'VITIS_LOOP_46_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 207.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 207.215 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.77 seconds. CPU system time: 1.61 seconds. Elapsed time: 18.33 seconds; current allocated memory: 138.266 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:274:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.2 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.41 seconds; current allocated memory: 139.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 139.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 151.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 167.770 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 203.605 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 207.500 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 3, loop 'VITIS_LOOP_46_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 207.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 207.500 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.71 seconds. CPU system time: 1.71 seconds. Elapsed time: 18.43 seconds; current allocated memory: 138.242 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:274:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.29 seconds. Elapsed time: 3.94 seconds; current allocated memory: 140.824 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.824 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 153.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 170.895 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:259:25) to (execute.cpp:24:18) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:50:9) to (decode.cpp:36:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 208.746 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 278.434 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 281.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 281.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 281.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 4, Depth = 4, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 290.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 290.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'statistic_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 290.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 290.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'running_cond_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 290.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 290.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (13.9547ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:49) to 'fetch' [178]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:50) to 'decode' [179]  (4.25 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:56) to 'execute' [195]  (6.45 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 290.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 290.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.57688ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('_ln261') to 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' [84]  (8.58 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 290.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 290.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.43 seconds. CPU system time: 1.51 seconds. Elapsed time: 17.92 seconds; current allocated memory: 138.242 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:274:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.62 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.88 seconds; current allocated memory: 140.824 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 140.824 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 153.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 171.234 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:259:25) to (execute.cpp:24:18) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:155:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:50:9) to (decode.cpp:36:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 209.227 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 278.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 281.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 281.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 281.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 4, Depth = 4, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 290.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 290.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1, function 'statistic_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 290.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 290.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1, function 'running_cond_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 290.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 290.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 8, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (8.57688ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('call_ret', rv32i_npp_ip.cpp:56) to 'execute' [195]  (5.13 ns)
	'call' operation ('is_running.V', rv32i_npp_ip.cpp:58) to 'running_cond_update' [230]  (3.45 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 290.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 290.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.57688ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('_ln261') to 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' [84]  (8.58 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 290.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 290.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.49 seconds. CPU system time: 1.93 seconds. Elapsed time: 20.06 seconds; current allocated memory: 138.242 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:115:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:105:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.26 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.53 seconds; current allocated memory: 140.824 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.824 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 153.891 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 170.609 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:259:25) to (execute.cpp:24:18) in function 'execute'... converting 34 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:153:17) to (execute.cpp:156:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:50:9) to (decode.cpp:36:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 208.266 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 278.094 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 281.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 281.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 4, Depth = 4, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 289.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 289.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'statistic_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 289.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 289.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'running_cond_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 289.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 289.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (13.8633ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:49) to 'fetch' [178]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:50) to 'decode' [179]  (4.25 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:56) to 'execute' [195]  (6.36 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 289.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 289.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.57688ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('_ln261') to 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' [84]  (8.58 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 289.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 289.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.3 seconds. CPU system time: 1.97 seconds. Elapsed time: 20.34 seconds; current allocated memory: 138.301 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.86 seconds. CPU system time: 0.22 seconds. Elapsed time: 4.09 seconds; current allocated memory: 140.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 153.738 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 171.148 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:257:25) to (execute.cpp:24:18) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:50:9) to (decode.cpp:36:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 208.699 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 278.062 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 281.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 281.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 281.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 281.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 281.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 281.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 4, Depth = 4, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 289.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 289.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'statistic_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'statistic_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'statistic_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 289.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 289.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'running_cond_update' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'running_cond_update'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'running_cond_update'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 289.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 289.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (13.9547ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:49) to 'fetch' [178]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:50) to 'decode' [179]  (4.25 ns)
	'call' operation ('call_ret', rv32i_npp_ip.cpp:56) to 'execute' [195]  (6.45 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 289.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 289.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.57688ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('_ln261') to 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' [84]  (8.58 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 289.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 289.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.02 seconds. CPU system time: 1.99 seconds. Elapsed time: 19.95 seconds; current allocated memory: 138.277 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.86 seconds; current allocated memory: 139.660 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 139.660 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 151.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 167.926 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 203.512 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 207.004 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 3, Depth = 3, loop 'VITIS_LOOP_46_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 207.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 207.004 MB.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.41 seconds. CPU system time: 1.88 seconds. Elapsed time: 19.23 seconds; current allocated memory: 138.281 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.08 seconds; current allocated memory: 140.648 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.648 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 153.434 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 170.641 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:257:25) to (execute.cpp:24:18) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:50:9) to (decode.cpp:36:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 208.781 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 258.871 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 261.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 261.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fetch'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 2, Depth = 2, function 'fetch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 261.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 261.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 261.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 4, Depth = 4, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 270.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 270.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 6, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (13.9547ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('instruction', rv32i_npp_ip.cpp:49) to 'fetch' [178]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:50) to 'decode' [179]  (4.25 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [195]  (6.45 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 270.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 270.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.57688ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('_ln261') to 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' [84]  (8.58 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 270.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 270.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 270.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fetch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fetch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 272.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 272.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 281.410 MB.
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.45 seconds. CPU system time: 1.84 seconds. Elapsed time: 19.21 seconds; current allocated memory: 138.281 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.8 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.07 seconds; current allocated memory: 140.664 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.664 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 153.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 170.375 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:257:25) to (execute.cpp:24:18) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:50:9) to (decode.cpp:36:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 208.879 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 249.434 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 252.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 252.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 252.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 252.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 4, Depth = 4, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 260.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 260.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 6, Final II = 6, Depth = 7, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (10.1649ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [197]  (5.13 ns)
	'icmp' operation ('icmp_ln19_1', rv32i_npp_ip.cpp:19) [233]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:19) [234]  (0.978 ns)
	blocking operation 1.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 260.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 260.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (8.57688ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip' consists of the following:	'call' operation ('_ln261') to 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' [84]  (8.58 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 260.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 260.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 260.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 262.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 271.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' pipeline 'VITIS_LOOP_46_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 282.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.99 seconds. CPU system time: 1.79 seconds. Elapsed time: 18.75 seconds; current allocated memory: 138.281 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.26 seconds. Elapsed time: 4.07 seconds; current allocated memory: 140.664 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.664 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 153.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 170.375 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:257:25) to (execute.cpp:24:18) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (decode.cpp:50:9) to (decode.cpp:36:3) in function 'decode'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'decode' (decode.cpp:5:44)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 208.879 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 249.438 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 252.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 252.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'decode'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 1, Depth = 1, function 'decode'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 252.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 252.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 4, Depth = 4, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 260.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 260.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (7.5037ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'load' operation ('instruction', fetch.cpp:13) on array 'code_ram' [180]  (3.25 ns)
	'call' operation ('decode_ret', rv32i_npp_ip.cpp:50) to 'decode' [181]  (4.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 260.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 260.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 260.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 260.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 260.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 262.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 271.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 282.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 286.328 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 291.660 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.42 seconds. CPU system time: 2.05 seconds. Elapsed time: 19.39 seconds; current allocated memory: 138.281 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, decoded_instruction_s, ap_uint<16>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.89 seconds; current allocated memory: 139.973 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 139.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 153.031 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 169.578 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:257:25) to (execute.cpp:24:18) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 208.293 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 239.121 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 242.184 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'data_ram' (execute.cpp:256:8)
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.63 seconds. CPU system time: 2.09 seconds. Elapsed time: 20.59 seconds; current allocated memory: 138.297 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.01 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.31 seconds; current allocated memory: 140.012 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.012 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 153.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 169.621 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:256:8) to (execute.cpp:24:18) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 207.844 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 239.418 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'msize' (execute.cpp:170:11)
WARNING: [HLS 207-5292] unused parameter 'msize' (execute.cpp:231:14)
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.24 seconds. CPU system time: 1.91 seconds. Elapsed time: 19.07 seconds; current allocated memory: 138.352 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.81 seconds; current allocated memory: 140.293 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.293 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 153.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 170.625 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 209.238 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 240.887 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 243.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 243.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 6, Depth = 6, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 251.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 251.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (14.2347ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'load' operation ('instruction', fetch.cpp:13) on array 'code_ram' [151]  (3.25 ns)
	multiplexor before 'phi' operation ('d_i.type.V') [201]  (2.18 ns)
	'phi' operation ('d_i.type.V') [201]  (0 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [230]  (2.07 ns)
	'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [230]  (0 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [263]  (6.73 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 251.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 251.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 251.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 251.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 251.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 260.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 271.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 276.039 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 281.379 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 288.727 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.58 seconds. CPU system time: 1.79 seconds. Elapsed time: 19.29 seconds; current allocated memory: 138.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.69 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.89 seconds; current allocated memory: 140.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.301 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 154.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 172.000 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 212.141 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 243.203 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 246.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 246.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 255.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 255.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'xcl_latency.do.body.0' (rv32i_npp_ip.cpp:47). Please consider relaxing the latency upper bound of 6.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 7 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 8, Depth = 8, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (14.2347ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'load' operation ('instruction', fetch.cpp:13) on array 'code_ram' [152]  (3.25 ns)
	multiplexor before 'phi' operation ('d_i.type.V') [202]  (2.18 ns)
	'phi' operation ('d_i.type.V') [202]  (0 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [231]  (2.07 ns)
	'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [231]  (0 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [264]  (6.73 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 255.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 255.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 255.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 255.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 255.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 264.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 276.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 280.828 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 286.188 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.29 seconds. CPU system time: 1.75 seconds. Elapsed time: 18.99 seconds; current allocated memory: 138.328 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.91 seconds; current allocated memory: 140.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 154.488 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 172.285 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 212.551 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 243.328 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 246.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 246.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 255.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 255.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (14.2347ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'load' operation ('instruction', fetch.cpp:13) on array 'code_ram' [152]  (3.25 ns)
	multiplexor before 'phi' operation ('d_i.type.V') [202]  (2.18 ns)
	'phi' operation ('d_i.type.V') [202]  (0 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [231]  (2.07 ns)
	'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [231]  (0 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [264]  (6.73 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 255.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 255.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 255.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 255.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 255.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 264.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 276.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 280.836 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 286.172 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 293.746 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.27 seconds. CPU system time: 1.84 seconds. Elapsed time: 19.07 seconds; current allocated memory: 138.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.88 seconds; current allocated memory: 140.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 140.301 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 154.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 171.996 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 212.137 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 243.203 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 246.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 246.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 7, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 255.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 255.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 9, Depth = 9, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (12.2345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [264]  (7.2 ns)
	'icmp' operation ('icmp_ln19_1', rv32i_npp_ip.cpp:19) [299]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:19) [300]  (0.978 ns)
	blocking operation 1.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 255.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 255.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 255.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 255.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 255.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 264.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 276.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 280.914 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 286.250 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 293.887 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_npp_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 81.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27.68 seconds. CPU system time: 2.18 seconds. Elapsed time: 28.81 seconds; current allocated memory: -877.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.01 seconds. CPU system time: 1.66 seconds. Elapsed time: 18.6 seconds; current allocated memory: 138.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.86 seconds; current allocated memory: 140.289 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.289 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 154.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 171.844 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 212.508 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 243.277 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 246.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 246.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 7, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 255.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 255.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 10, Final II = 9, Depth = 9, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (12.2345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [263]  (7.2 ns)
	'icmp' operation ('icmp_ln19_1', rv32i_npp_ip.cpp:19) [298]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:19) [299]  (0.978 ns)
	blocking operation 1.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 255.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 255.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 255.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 255.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 255.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 264.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 276.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 280.832 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 286.195 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 293.758 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_npp_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 81.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27.48 seconds. CPU system time: 2.01 seconds. Elapsed time: 28.41 seconds; current allocated memory: -877.594 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.07 seconds. CPU system time: 1.75 seconds. Elapsed time: 18.77 seconds; current allocated memory: 138.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.61 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.87 seconds; current allocated memory: 140.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 140.285 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.457 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 172.246 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 211.781 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 243.312 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 246.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 246.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
WARNING: [HLS 200-880] The II Violation in module 'execute' (function 'execute'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('w', execute.cpp:182) on array 'data_ram' and 'store' operation ('data_ram_addr_2_write_ln247', execute.cpp:247) of constant <constant:_ssdm_op_Write.bram.i32> on array 'data_ram'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 255.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 255.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 7 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 8, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (14.2347ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'load' operation ('instruction', fetch.cpp:13) on array 'code_ram' [151]  (3.25 ns)
	multiplexor before 'phi' operation ('d_i.type.V') [201]  (2.18 ns)
	'phi' operation ('d_i.type.V') [201]  (0 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [230]  (2.07 ns)
	'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [230]  (0 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [263]  (6.73 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 255.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 255.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 255.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 255.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 255.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute' pipeline 'execute' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 265.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 277.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.05 seconds. CPU system time: 1.78 seconds. Elapsed time: 18.74 seconds; current allocated memory: 138.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.57 seconds. CPU system time: 0.31 seconds. Elapsed time: 3.88 seconds; current allocated memory: 140.289 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.289 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 154.332 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 171.914 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:41:16) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 212.059 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 233.578 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.05 seconds. CPU system time: 1.92 seconds. Elapsed time: 18.91 seconds; current allocated memory: 138.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.69 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.89 seconds; current allocated memory: 140.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.285 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 172.238 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 212.523 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 243.309 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 246.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 246.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 255.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 255.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (14.2347ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'load' operation ('instruction', fetch.cpp:13) on array 'code_ram' [151]  (3.25 ns)
	multiplexor before 'phi' operation ('d_i.type.V') [201]  (2.18 ns)
	'phi' operation ('d_i.type.V') [201]  (0 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [230]  (2.07 ns)
	'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [230]  (0 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [263]  (6.73 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 255.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 255.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 255.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 255.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 255.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 264.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 276.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 280.762 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 286.066 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 293.625 MB.
INFO: [VHDL 208-304]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.03 seconds. CPU system time: 1.95 seconds. Elapsed time: 18.91 seconds; current allocated memory: 138.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.68 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.94 seconds; current allocated memory: 140.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.285 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 154.332 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 171.910 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 212.309 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 243.148 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 246.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 246.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 7, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 255.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 255.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 9, Depth = 9, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (12.2345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [263]  (7.2 ns)
	'icmp' operation ('icmp_ln19_1', rv32i_npp_ip.cpp:19) [298]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:19) [299]  (0.978 ns)
	blocking operation 1.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 255.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 255.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 255.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 255.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 255.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 264.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 276.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 280.824 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 286.188 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 293.750 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_npp_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 81.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27.41 seconds. CPU system time: 2.35 seconds. Elapsed time: 28.69 seconds; current allocated memory: -877.582 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.17 seconds. CPU system time: 1.83 seconds. Elapsed time: 18.92 seconds; current allocated memory: 138.328 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.55 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.83 seconds; current allocated memory: 140.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 154.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 172.383 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 212.145 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 243.430 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 246.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 246.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 255.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 255.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'xcl_latency.do.body.0' (rv32i_npp_ip.cpp:47). Please consider relaxing the latency upper bound of 6.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 7 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 8, Depth = 8, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (14.2347ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'load' operation ('instruction', fetch.cpp:13) on array 'code_ram' [152]  (3.25 ns)
	multiplexor before 'phi' operation ('d_i.type.V') [202]  (2.18 ns)
	'phi' operation ('d_i.type.V') [202]  (0 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [231]  (2.07 ns)
	'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [231]  (0 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [264]  (6.73 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 255.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 255.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 255.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 255.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 255.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 264.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 276.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 280.832 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 286.191 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.38 seconds. CPU system time: 1.85 seconds. Elapsed time: 19.14 seconds; current allocated memory: 138.328 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.89 seconds; current allocated memory: 140.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 171.957 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 212.098 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 243.199 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 246.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 246.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 255.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 255.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (14.2347ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'load' operation ('instruction', fetch.cpp:13) on array 'code_ram' [152]  (3.25 ns)
	multiplexor before 'phi' operation ('d_i.type.V') [202]  (2.18 ns)
	'phi' operation ('d_i.type.V') [202]  (0 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [231]  (2.07 ns)
	'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [231]  (0 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [264]  (6.73 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 255.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 255.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 255.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 255.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 255.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 264.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.85 seconds; current allocated memory: 276.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 280.828 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 286.164 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 293.734 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18 seconds. CPU system time: 1.88 seconds. Elapsed time: 18.82 seconds; current allocated memory: 138.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.6 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.84 seconds; current allocated memory: 140.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.301 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 154.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 172.262 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 212.539 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 243.312 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 246.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 246.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 7, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 255.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 255.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 9, Depth = 9, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (12.2345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [264]  (7.2 ns)
	'icmp' operation ('icmp_ln19_1', rv32i_npp_ip.cpp:19) [299]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:19) [300]  (0.978 ns)
	blocking operation 1.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 255.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 255.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 255.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 255.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 255.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 264.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 276.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 280.926 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 286.262 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 293.863 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_npp_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 81.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27.22 seconds. CPU system time: 2.25 seconds. Elapsed time: 28.4 seconds; current allocated memory: -877.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.2 seconds. CPU system time: 1.91 seconds. Elapsed time: 20.07 seconds; current allocated memory: 138.328 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.68 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.96 seconds; current allocated memory: 139.746 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 139.746 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 153.023 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 169.770 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 207.672 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 229.070 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 229.070 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.38 seconds. CPU system time: 2 seconds. Elapsed time: 20.27 seconds; current allocated memory: 138.328 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.16 seconds; current allocated memory: 140.289 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.289 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.348 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 171.895 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 212.281 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 243.570 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 246.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 246.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 7, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 255.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 255.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 9, Depth = 9, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (12.2345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [264]  (7.2 ns)
	'icmp' operation ('icmp_ln19_1', rv32i_npp_ip.cpp:19) [299]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:19) [300]  (0.978 ns)
	blocking operation 1.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 255.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 255.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 255.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 255.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 255.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 264.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 276.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 280.922 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 286.254 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 293.844 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_npp_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 81.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29.45 seconds. CPU system time: 2.43 seconds. Elapsed time: 30.76 seconds; current allocated memory: -877.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.38 seconds. CPU system time: 1.94 seconds. Elapsed time: 20.26 seconds; current allocated memory: 138.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-178] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.89 seconds; current allocated memory: 139.723 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 139.723 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 153.148 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 169.340 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 207.734 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 228.812 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 228.898 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.37 seconds. CPU system time: 1.92 seconds. Elapsed time: 20.18 seconds; current allocated memory: 138.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-178] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.65 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.93 seconds; current allocated memory: 139.719 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 139.719 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 153.359 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 169.652 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 207.543 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 229.547 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 229.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.46 seconds. CPU system time: 1.91 seconds. Elapsed time: 20.32 seconds; current allocated memory: 138.406 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:60:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:59:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:52:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:51:2)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'instruction'. (rv32i_npp_ip.cpp:40:9)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.93 seconds; current allocated memory: 139.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 139.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 153.039 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 169.328 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 207.711 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 228.895 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_45_1'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.32 seconds. CPU system time: 1.85 seconds. Elapsed time: 20.08 seconds; current allocated memory: 138.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.69 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.92 seconds; current allocated memory: 139.742 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 139.742 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 153.023 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 169.359 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 208.004 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 229.070 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 229.070 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.05 seconds. CPU system time: 1.8 seconds. Elapsed time: 19.79 seconds; current allocated memory: 138.379 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:2)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'result'. (execute.cpp:264:9)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'rv2'. (execute.cpp:263:9)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'rv1'. (execute.cpp:262:9)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.67 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.89 seconds; current allocated memory: 139.816 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 139.816 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 153.066 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 169.457 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 207.852 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 229.398 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.41 seconds. CPU system time: 1.83 seconds. Elapsed time: 19.15 seconds; current allocated memory: 138.379 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:265:2)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:273:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:272:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:17)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:15)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.43 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.69 seconds; current allocated memory: 139.758 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 139.758 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 153.074 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 169.742 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:37) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-102] Partitioning array 'result' (execute.cpp:260) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:170:11) to (execute.cpp:271:5) in function 'rv32i_npp_ip'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 207.898 MB.
INFO: [ANALYSIS 214-51] Found 'RAW' intra dependency for variable 'result[0]' (execute.cpp:260).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 228.980 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.44 seconds. CPU system time: 1.95 seconds. Elapsed time: 20.38 seconds; current allocated memory: 138.328 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.18 seconds. CPU system time: 0.25 seconds. Elapsed time: 4.44 seconds; current allocated memory: 140.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 171.906 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 212.043 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 243.574 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 246.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 246.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 7, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 255.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 255.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 9, Depth = 9, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (12.2345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [264]  (7.2 ns)
	'icmp' operation ('icmp_ln19_1', rv32i_npp_ip.cpp:19) [299]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:19) [300]  (0.978 ns)
	blocking operation 1.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 255.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 255.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 255.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 255.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 255.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 264.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 276.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 280.918 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 286.254 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 293.887 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_npp_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 81.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29.8 seconds. CPU system time: 2.35 seconds. Elapsed time: 31.15 seconds; current allocated memory: -877.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.04 seconds. CPU system time: 1.8 seconds. Elapsed time: 19.77 seconds; current allocated memory: 138.324 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.64 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.91 seconds; current allocated memory: 140.301 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.301 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 154.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 172.383 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 212.402 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 243.422 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 246.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 246.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 7, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 255.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 255.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (14.2347ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'load' operation ('instruction', fetch.cpp:13) on array 'code_ram' [152]  (3.25 ns)
	multiplexor before 'phi' operation ('d_i.type.V') [202]  (2.18 ns)
	'phi' operation ('d_i.type.V') [202]  (0 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [231]  (2.07 ns)
	'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [231]  (0 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [264]  (6.73 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 255.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 255.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 255.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 255.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 255.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 264.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 276.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 280.828 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 286.164 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 293.754 MB.
INFO: [VHDL 208-304]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.77 seconds. CPU system time: 1.8 seconds. Elapsed time: 19.52 seconds; current allocated memory: 138.328 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.64 seconds. CPU system time: 0.3 seconds. Elapsed time: 3.94 seconds; current allocated memory: 140.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.305 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 154.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 171.910 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 212.047 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 243.590 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 246.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 246.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 255.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 255.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-892] User specified latency constraint cannot be honored in region 'xcl_latency.do.body.0' (rv32i_npp_ip.cpp:47). Please consider relaxing the latency upper bound of 6.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 7 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 8, Depth = 8, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (14.2347ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'load' operation ('instruction', fetch.cpp:13) on array 'code_ram' [152]  (3.25 ns)
	multiplexor before 'phi' operation ('d_i.type.V') [202]  (2.18 ns)
	'phi' operation ('d_i.type.V') [202]  (0 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [231]  (2.07 ns)
	'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [231]  (0 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [264]  (6.73 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 255.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 255.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 255.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 255.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 255.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 264.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 276.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 280.840 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 286.195 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.52 seconds. CPU system time: 1.94 seconds. Elapsed time: 19.4 seconds; current allocated memory: 138.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.01 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.27 seconds; current allocated memory: 140.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.285 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 171.906 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_2' (rv32i_npp_ip.cpp:41) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 212.086 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 243.164 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 246.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 246.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
WARNING: [HLS 200-880] The II Violation in module 'execute' (function 'execute'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('w', execute.cpp:182) on array 'data_ram' and 'store' operation ('data_ram_addr_2_write_ln247', execute.cpp:247) of constant <constant:_ssdm_op_Write.bram.i32> on array 'data_ram'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 256.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 256.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 8 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 9, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (12.2345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [263]  (7.2 ns)
	'icmp' operation ('icmp_ln19_1', rv32i_npp_ip.cpp:19) [298]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:19) [299]  (0.978 ns)
	blocking operation 1.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 256.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 256.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 256.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 256.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 256.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute' pipeline 'execute' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 265.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 277.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.35 seconds. CPU system time: 1.85 seconds. Elapsed time: 19.14 seconds; current allocated memory: 138.297 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:5)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.63 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.88 seconds; current allocated memory: 140.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.273 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 154.309 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 172.188 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_46_2' (rv32i_npp_ip.cpp:41) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 212.492 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 243.277 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 246.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 246.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
WARNING: [HLS 200-880] The II Violation in module 'execute' (function 'execute'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('w', execute.cpp:182) on array 'data_ram' and 'store' operation ('data_ram_addr_2_write_ln247', execute.cpp:247) of constant <constant:_ssdm_op_Write.bram.i32> on array 'data_ram'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 256.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 256.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 8 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 9, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (12.2345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [263]  (7.2 ns)
	'icmp' operation ('icmp_ln19_1', rv32i_npp_ip.cpp:19) [298]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:19) [299]  (0.978 ns)
	blocking operation 1.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 256.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 256.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 256.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 256.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 256.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute' pipeline 'execute' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 265.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 277.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.09 seconds. CPU system time: 1.83 seconds. Elapsed time: 18.87 seconds; current allocated memory: 138.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:262:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:268:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:266:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.76 seconds. CPU system time: 0.23 seconds. Elapsed time: 4 seconds; current allocated memory: 140.273 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 140.273 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.312 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 172.219 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 212.500 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 243.281 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 246.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 246.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
WARNING: [HLS 200-880] The II Violation in module 'execute' (function 'execute'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('w', execute.cpp:182) on array 'data_ram' and 'store' operation ('data_ram_addr_2_write_ln247', execute.cpp:247) of constant <constant:_ssdm_op_Write.bram.i32> on array 'data_ram'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 256.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 256.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 7 and incompatible II = 2 of 'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 6 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 7 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 8 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 9, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (12.2345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [263]  (7.2 ns)
	'icmp' operation ('icmp_ln19_1', rv32i_npp_ip.cpp:19) [298]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:19) [299]  (0.978 ns)
	blocking operation 1.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 256.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 256.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 256.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 256.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 256.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute' pipeline 'execute' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 265.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 277.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.93 seconds. CPU system time: 2.03 seconds. Elapsed time: 20.88 seconds; current allocated memory: 138.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:267:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.4 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.68 seconds; current allocated memory: 140.285 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.285 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.336 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 172.309 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:266:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 212.207 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 243.496 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 246.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 246.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 6, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 255.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 255.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 9, Final II = 9, Depth = 9, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (12.2345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [263]  (7.2 ns)
	'icmp' operation ('icmp_ln19_1', rv32i_npp_ip.cpp:19) [298]  (2.47 ns)
	'or' operation ('is_running.V', rv32i_npp_ip.cpp:19) [299]  (0.978 ns)
	blocking operation 1.59 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 255.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 255.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 255.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 255.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 255.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute' pipeline 'execute' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 265.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 276.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 281.422 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 286.754 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 294.328 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_npp_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.62 seconds. CPU system time: 1.72 seconds. Elapsed time: 19.28 seconds; current allocated memory: 138.312 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:267:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.66 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.91 seconds; current allocated memory: 140.289 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 140.289 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 172.234 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:266:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 212.520 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 243.293 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 246.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 246.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 5, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 255.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 255.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 7 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 8, Depth = 8, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (14.2347ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'load' operation ('instruction', fetch.cpp:13) on array 'code_ram' [151]  (3.25 ns)
	multiplexor before 'phi' operation ('d_i.type.V') [201]  (2.18 ns)
	'phi' operation ('d_i.type.V') [201]  (0 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [230]  (2.07 ns)
	'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [230]  (0 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [263]  (6.73 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 255.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 255.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 255.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 255.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 255.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'execute' pipeline 'execute' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 265.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 276.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 281.469 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 286.801 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.39 seconds. CPU system time: 1.9 seconds. Elapsed time: 21.2 seconds; current allocated memory: 138.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:113:16)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:104:18)
INFO: [HLS 214-131] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:96:16)
INFO: [HLS 214-131] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:263:3)
INFO: [HLS 214-131] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:271:14)
INFO: [HLS 214-131] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:270:3)
INFO: [HLS 214-131] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:269:14)
INFO: [HLS 214-131] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:267:5)
INFO: [HLS 214-131] Inlining function 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:264:12)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:50:5)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.22 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.52 seconds; current allocated memory: 140.270 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.270 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.312 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 171.824 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:48:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:266:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:268:7) to (execute.cpp:24:18) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:151:17) to (execute.cpp:154:7) in function 'execute'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 211.730 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 243.262 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 246.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 246.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 255.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 255.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 7 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 8, Depth = 8, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (14.2347ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'load' operation ('instruction', fetch.cpp:13) on array 'code_ram' [151]  (3.25 ns)
	multiplexor before 'phi' operation ('d_i.type.V') [201]  (2.18 ns)
	'phi' operation ('d_i.type.V') [201]  (0 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [230]  (2.07 ns)
	'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [230]  (0 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:56) to 'execute' [263]  (6.73 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 255.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 255.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 255.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 255.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 255.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 264.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 276.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 280.754 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 286.039 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 293.629 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.49 seconds. CPU system time: 1.65 seconds. Elapsed time: 19.09 seconds; current allocated memory: 138.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:67:23)
INFO: [HLS 214-131] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:66:23)
INFO: [HLS 214-131] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:65:23)
INFO: [HLS 214-131] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:64:23)
INFO: [HLS 214-131] Inlining function 'type(ap_uint<5>)' into 'decode_instruction(unsigned int, decoded_instruction_s*)' (decode.cpp:21:15)
INFO: [HLS 214-131] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:43:24)
INFO: [HLS 214-131] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:42:24)
INFO: [HLS 214-131] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:41:24)
INFO: [HLS 214-131] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:51:2)
INFO: [HLS 214-131] Inlining function 'decode_immediate(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:52:3)
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:56:5)
INFO: [HLS 214-131] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:48:2)
INFO: [HLS 214-131] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:49:5)
INFO: [HLS 214-178] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:88:0)
INFO: [HLS 214-178] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:88:0)
INFO: [HLS 214-178] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:258:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.29 seconds. Elapsed time: 4.13 seconds; current allocated memory: 140.449 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.449 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 154.223 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 172.059 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (rv32i_npp_ip.cpp:47:9) to (decode.cpp:36:3) in function 'rv32i_npp_ip'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (execute.cpp:265:7) in function 'execute'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:19) in function 'execute'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 212.488 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 243.832 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 246.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 246.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'execute'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, function 'execute'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 255.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 255.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_46_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('is_running.V', rv32i_npp_ip.cpp:19)) in the first pipeline iteration (II = 7 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 8, Depth = 8, loop 'VITIS_LOOP_46_2'
WARNING: [HLS 200-871] Estimated clock period (14.2347ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' consists of the following:	'load' operation ('instruction', fetch.cpp:13) on array 'code_ram' [151]  (3.25 ns)
	multiplexor before 'phi' operation ('d_i.type.V') [201]  (2.18 ns)
	'phi' operation ('d_i.type.V') [201]  (0 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [230]  (2.07 ns)
	'phi' operation ('ret.V') with incoming values : ('sext_ln75_2') ('sext_ln75_1') ('sext_ln75') ('ret.V') [230]  (0 ns)
	'call' operation ('call_ret1', rv32i_npp_ip.cpp:55) to 'execute' [263]  (6.73 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 255.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 255.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 255.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 255.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 255.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'execute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'execute'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 264.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip_Pipeline_VITIS_LOOP_46_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 276.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rv32i_npp_ip' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/start_pc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/code_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/data_ram' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'rv32i_npp_ip/nb_instruction' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'rv32i_npp_ip' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'start_pc', 'nb_instruction', 'code_ram', 'data_ram' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'rv32i_npp_ip'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 280.902 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 286.234 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 293.777 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for rv32i_npp_ip.
INFO: [VLOG 209-307] Generating Verilog RTL for rv32i_npp_ip.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 70.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28.44 seconds. CPU system time: 2.09 seconds. Elapsed time: 29.48 seconds; current allocated memory: -877.570 MB.
INFO: [HLS 200-112] Total CPU user time: 30.35 seconds. Total CPU system time: 2.44 seconds. Total elapsed time: 30.87 seconds; peak allocated memory: 1.144 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.94 seconds. CPU system time: 1.61 seconds. Elapsed time: 19.48 seconds; current allocated memory: 138.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:58:5)
INFO: [HLS 214-131] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:57:5)
INFO: [HLS 214-178] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:59:0)
INFO: [HLS 214-178] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:26:0)
INFO: [HLS 214-178] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:26:0)
INFO: [HLS 214-178] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:49:0)
INFO: [HLS 214-178] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:88:0)
INFO: [HLS 214-178] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:88:0)
INFO: [HLS 214-178] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:258:0)
INFO: [HLS 214-178] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:38:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.05 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.39 seconds; current allocated memory: 140.898 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.898 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'type' into 'rv32i_npp_ip' (decode.cpp:21).
INFO: [XFORM 203-603] Inlining function 'decode_immediate' into 'rv32i_npp_ip' (decode.cpp:52).
INFO: [XFORM 203-603] Inlining function 'execute' into 'rv32i_npp_ip' (rv32i_npp_ip.cpp:56).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.898 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 172.840 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_44_1' (rv32i_npp_ip.cpp:44) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:267:7) to (execute.cpp:24:19) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:32:11) to (execute.cpp:114:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:27)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 213.418 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 234.805 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_44_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_44_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_44_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 237.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.86 seconds. CPU system time: 1.76 seconds. Elapsed time: 19.52 seconds; current allocated memory: 138.008 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'running_cond_update(unsigned int, int*, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:36:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.1 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.42 seconds; current allocated memory: 140.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.848 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'type' into 'rv32i_npp_ip' (decode.cpp:20).
INFO: [XFORM 203-603] Inlining function 'decode_immediate' into 'rv32i_npp_ip' (decode.cpp:49).
INFO: [XFORM 203-603] Inlining function 'execute' into 'rv32i_npp_ip' (rv32i_npp_ip.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.812 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 172.766 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_1' (rv32i_npp_ip.cpp:42) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:163:20) to (execute.cpp:201:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:30:11) to (execute.cpp:109:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:25)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 213.344 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 234.254 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 235.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'VITIS_LOOP_45_2'
WARNING: [HLS 200-871] Estimated clock period (9.5225ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' consists of the following:	'load' operation ('w', execute.cpp:175) on array 'data_ram' [438]  (3.25 ns)
	'select' operation ('b', execute.cpp:188) [446]  (0 ns)
	'select' operation ('b', execute.cpp:188) [448]  (1.25 ns)
	'select' operation ('b', execute.cpp:188) [450]  (1.25 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln117', execute.cpp:117->execute.cpp:254->rv32i_npp_ip.cpp:54) ('select_ln111', execute.cpp:111->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln108', execute.cpp:108->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:104->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:73) ('result', execute.cpp:68) ('result', execute.cpp:66) ('zext_ln64_1', execute.cpp:64) ('zext_ln62_1', execute.cpp:62) ('result', execute.cpp:60) ('result', execute.cpp:55) ('result', execute.cpp:75) ('result', execute.cpp:97->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln95', execute.cpp:95->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln64', execute.cpp:64) ('zext_ln62', execute.cpp:62) ('w', execute.cpp:175) ('sext_ln195', execute.cpp:195) ('zext_ln196', execute.cpp:196) ('sext_ln199', execute.cpp:199) ('zext_ln200', execute.cpp:200) [470]  (2.18 ns)
	'phi' operation ('result') with incoming values : ('zext_ln117', execute.cpp:117->execute.cpp:254->rv32i_npp_ip.cpp:54) ('select_ln111', execute.cpp:111->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln108', execute.cpp:108->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:104->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:73) ('result', execute.cpp:68) ('result', execute.cpp:66) ('zext_ln64_1', execute.cpp:64) ('zext_ln62_1', execute.cpp:62) ('result', execute.cpp:60) ('result', execute.cpp:55) ('result', execute.cpp:75) ('result', execute.cpp:97->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln95', execute.cpp:95->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln64', execute.cpp:64) ('zext_ln62', execute.cpp:62) ('w', execute.cpp:175) ('sext_ln195', execute.cpp:195) ('zext_ln196', execute.cpp:196) ('sext_ln199', execute.cpp:199) ('zext_ln200', execute.cpp:200) [470]  (0 ns)
	'store' operation ('reg_file_28_write_ln25', execute.cpp:25) of variable 'result' on local variable 'reg_file' [568]  (1.59 ns)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.46 seconds. CPU system time: 1.85 seconds. Elapsed time: 20.24 seconds; current allocated memory: 137.957 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:37:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.65 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.04 seconds; current allocated memory: 140.828 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.828 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'type' into 'rv32i_npp_ip' (decode.cpp:20).
INFO: [XFORM 203-603] Inlining function 'decode_immediate' into 'rv32i_npp_ip' (decode.cpp:49).
INFO: [XFORM 203-603] Inlining function 'execute' into 'rv32i_npp_ip' (rv32i_npp_ip.cpp:55).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.301 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 172.000 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (rv32i_npp_ip.cpp:43) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:258:7) to (execute.cpp:22:19) in function 'rv32i_npp_ip'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:30:11) to (execute.cpp:109:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:26)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 210.297 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 242.191 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_43_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 245.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 245.227 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.32 seconds. CPU system time: 1.67 seconds. Elapsed time: 18.02 seconds; current allocated memory: 137.973 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:57:0)
INFO: [HLS 214-178] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'running_cond_update(unsigned int, ap_uint<16>, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:36:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.95 seconds. CPU system time: 0.35 seconds. Elapsed time: 4.32 seconds; current allocated memory: 140.812 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.812 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'type' into 'rv32i_npp_ip' (decode.cpp:20).
INFO: [XFORM 203-603] Inlining function 'decode_immediate' into 'rv32i_npp_ip' (decode.cpp:49).
INFO: [XFORM 203-603] Inlining function 'execute' into 'rv32i_npp_ip' (rv32i_npp_ip.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.750 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 172.715 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_1' (rv32i_npp_ip.cpp:42) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:163:20) to (execute.cpp:201:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:30:11) to (execute.cpp:109:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:25)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 213.297 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 234.203 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 235.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 235.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'VITIS_LOOP_45_2'
WARNING: [HLS 200-871] Estimated clock period (10.3576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' consists of the following:	'load' operation ('w', execute.cpp:175) on array 'data_ram' [440]  (3.25 ns)
	'select' operation ('b', execute.cpp:188) [450]  (1.25 ns)
	'select' operation ('b', execute.cpp:188) [452]  (1.25 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln117', execute.cpp:117->execute.cpp:254->rv32i_npp_ip.cpp:54) ('select_ln111', execute.cpp:111->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln108', execute.cpp:108->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:104->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:73) ('result', execute.cpp:68) ('result', execute.cpp:66) ('zext_ln64_1', execute.cpp:64) ('zext_ln62_1', execute.cpp:62) ('result', execute.cpp:60) ('result', execute.cpp:55) ('result', execute.cpp:75) ('result', execute.cpp:97->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln95', execute.cpp:95->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln64', execute.cpp:64) ('zext_ln62', execute.cpp:62) ('w', execute.cpp:175) ('sext_ln195', execute.cpp:195) ('zext_ln196', execute.cpp:196) ('sext_ln199', execute.cpp:199) ('zext_ln200', execute.cpp:200) [472]  (2.18 ns)
	'phi' operation ('result') with incoming values : ('zext_ln117', execute.cpp:117->execute.cpp:254->rv32i_npp_ip.cpp:54) ('select_ln111', execute.cpp:111->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln108', execute.cpp:108->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:104->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:73) ('result', execute.cpp:68) ('result', execute.cpp:66) ('zext_ln64_1', execute.cpp:64) ('zext_ln62_1', execute.cpp:62) ('result', execute.cpp:60) ('result', execute.cpp:55) ('result', execute.cpp:75) ('result', execute.cpp:97->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln95', execute.cpp:95->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln64', execute.cpp:64) ('zext_ln62', execute.cpp:62) ('w', execute.cpp:175) ('sext_ln195', execute.cpp:195) ('zext_ln196', execute.cpp:196) ('sext_ln199', execute.cpp:199) ('zext_ln200', execute.cpp:200) [472]  (0 ns)
	'store' operation ('reg_file_1_write_ln25', execute.cpp:25) of variable 'result' on local variable 'reg_file' [483]  (1.59 ns)
	blocking operation 0.835 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.44 seconds. CPU system time: 1.92 seconds. Elapsed time: 19.35 seconds; current allocated memory: 137.984 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'running_cond_update(unsigned int, ap_uint<16>, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:36:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.03 seconds. CPU system time: 0.4 seconds. Elapsed time: 4.41 seconds; current allocated memory: 140.727 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 140.727 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'type' into 'rv32i_npp_ip' (decode.cpp:20).
INFO: [XFORM 203-603] Inlining function 'decode_immediate' into 'rv32i_npp_ip' (decode.cpp:49).
INFO: [XFORM 203-603] Inlining function 'execute' into 'rv32i_npp_ip' (rv32i_npp_ip.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 154.754 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 172.672 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_1' (rv32i_npp_ip.cpp:42) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:163:20) to (execute.cpp:201:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:30:11) to (execute.cpp:109:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:25)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 213.258 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 234.188 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 235.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'VITIS_LOOP_45_2'
WARNING: [HLS 200-871] Estimated clock period (10.3576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' consists of the following:	'load' operation ('w', execute.cpp:175) on array 'data_ram' [440]  (3.25 ns)
	'select' operation ('b', execute.cpp:188) [450]  (1.25 ns)
	'select' operation ('b', execute.cpp:188) [452]  (1.25 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln117', execute.cpp:117->execute.cpp:254->rv32i_npp_ip.cpp:54) ('select_ln111', execute.cpp:111->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln108', execute.cpp:108->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:104->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:73) ('result', execute.cpp:68) ('result', execute.cpp:66) ('zext_ln64_1', execute.cpp:64) ('zext_ln62_1', execute.cpp:62) ('result', execute.cpp:60) ('result', execute.cpp:55) ('result', execute.cpp:75) ('result', execute.cpp:97->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln95', execute.cpp:95->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln64', execute.cpp:64) ('zext_ln62', execute.cpp:62) ('w', execute.cpp:175) ('sext_ln195', execute.cpp:195) ('zext_ln196', execute.cpp:196) ('sext_ln199', execute.cpp:199) ('zext_ln200', execute.cpp:200) [472]  (2.18 ns)
	'phi' operation ('result') with incoming values : ('zext_ln117', execute.cpp:117->execute.cpp:254->rv32i_npp_ip.cpp:54) ('select_ln111', execute.cpp:111->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln108', execute.cpp:108->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:104->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:73) ('result', execute.cpp:68) ('result', execute.cpp:66) ('zext_ln64_1', execute.cpp:64) ('zext_ln62_1', execute.cpp:62) ('result', execute.cpp:60) ('result', execute.cpp:55) ('result', execute.cpp:75) ('result', execute.cpp:97->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln95', execute.cpp:95->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln64', execute.cpp:64) ('zext_ln62', execute.cpp:62) ('w', execute.cpp:175) ('sext_ln195', execute.cpp:195) ('zext_ln196', execute.cpp:196) ('sext_ln199', execute.cpp:199) ('zext_ln200', execute.cpp:200) [472]  (0 ns)
	'store' operation ('reg_file_8_write_ln25', execute.cpp:25) of variable 'result' on local variable 'reg_file' [504]  (1.59 ns)
	blocking operation 0.835 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./rv32i_npp_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name rv32i_npp_ip rv32i_npp_ip 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'type.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'rv32i_npp_ip.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'print.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'immediate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'fetch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'execute.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'emulate.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'disassemble.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'decode.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.03 seconds. CPU system time: 1.99 seconds. Elapsed time: 18.56 seconds; current allocated memory: 462.832 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'type_00(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_01(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_10(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'type_11(ap_uint<3>)' into 'type(ap_uint<5>)' (type.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'i_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 's_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'b_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'u_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'j_immediate(decoded_immediate_s)' into 'decode_immediate(unsigned int, decoded_instruction_s*)' (decode.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'decode_instruction(unsigned int, decoded_instruction_s*)' into 'decode(unsigned int, decoded_instruction_s*)' (decode.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'compute_op_result(int, int, decoded_instruction_s)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'compute_branch_result(int, int, ap_uint<3>)' into 'compute_result(int, int, decoded_instruction_s, ap_uint<16>)' (execute.cpp:84:0)
INFO: [HLS 214-178] Inlining function 'read_reg(int*, ap_uint<5>, ap_uint<5>, int*, int*)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'mem_store(int*, ap_uint<18>, int, ap_uint<2>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'mem_load(int*, ap_uint<18>, ap_uint<3>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'write_reg(int*, decoded_instruction_s, int)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'compute_next_pc(ap_uint<16>, int, decoded_instruction_s, ap_uint<1>)' into 'execute(ap_uint<16>, int*, int*, decoded_instruction_s, ap_uint<16>*)' (execute.cpp:250:0)
INFO: [HLS 214-178] Inlining function 'fetch(ap_uint<16>, unsigned int*, unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'decode(unsigned int, decoded_instruction_s*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'statistic_update(unsigned int*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-178] Inlining function 'running_cond_update(unsigned int, ap_uint<16>, ap_uint<1>*)' into 'rv32i_npp_ip(unsigned int, unsigned int*, int*, unsigned int*)' (rv32i_npp_ip.cpp:28:0)
INFO: [HLS 214-248] Applying array_partition to 'reg_file': Complete partitioning on dimension 1. (rv32i_npp_ip.cpp:36:7)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.75 seconds. CPU system time: 0.41 seconds. Elapsed time: 4.16 seconds; current allocated memory: 465.633 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 465.633 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'type' into 'rv32i_npp_ip' (decode.cpp:20).
INFO: [XFORM 203-603] Inlining function 'decode_immediate' into 'rv32i_npp_ip' (decode.cpp:49).
INFO: [XFORM 203-603] Inlining function 'execute' into 'rv32i_npp_ip' (rv32i_npp_ip.cpp:54).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 479.637 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 496.254 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_1' (rv32i_npp_ip.cpp:42) in function 'rv32i_npp_ip' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:163:20) to (execute.cpp:201:3) in function 'rv32i_npp_ip'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (execute.cpp:30:11) to (execute.cpp:109:7) in function 'rv32i_npp_ip'... converting 9 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'rv32i_npp_ip' (rv32i_npp_ip.cpp:25)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 537.906 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 558.496 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'rv32i_npp_ip' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_42_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_42_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 560.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 560.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 7, Final II = 7, Depth = 7, loop 'VITIS_LOOP_45_2'
WARNING: [HLS 200-871] Estimated clock period (10.3576ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'rv32i_npp_ip_Pipeline_VITIS_LOOP_45_2' consists of the following:	'load' operation ('w', execute.cpp:175) on array 'data_ram' [440]  (3.25 ns)
	'select' operation ('b', execute.cpp:188) [450]  (1.25 ns)
	'select' operation ('b', execute.cpp:188) [452]  (1.25 ns)
	multiplexor before 'phi' operation ('result') with incoming values : ('zext_ln117', execute.cpp:117->execute.cpp:254->rv32i_npp_ip.cpp:54) ('select_ln111', execute.cpp:111->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln108', execute.cpp:108->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:104->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:73) ('result', execute.cpp:68) ('result', execute.cpp:66) ('zext_ln64_1', execute.cpp:64) ('zext_ln62_1', execute.cpp:62) ('result', execute.cpp:60) ('result', execute.cpp:55) ('result', execute.cpp:75) ('result', execute.cpp:97->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln95', execute.cpp:95->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln64', execute.cpp:64) ('zext_ln62', execute.cpp:62) ('w', execute.cpp:175) ('sext_ln195', execute.cpp:195) ('zext_ln196', execute.cpp:196) ('sext_ln199', execute.cpp:199) ('zext_ln200', execute.cpp:200) [472]  (2.18 ns)
	'phi' operation ('result') with incoming values : ('zext_ln117', execute.cpp:117->execute.cpp:254->rv32i_npp_ip.cpp:54) ('select_ln111', execute.cpp:111->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln108', execute.cpp:108->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:104->execute.cpp:254->rv32i_npp_ip.cpp:54) ('result', execute.cpp:73) ('result', execute.cpp:68) ('result', execute.cpp:66) ('zext_ln64_1', execute.cpp:64) ('zext_ln62_1', execute.cpp:62) ('result', execute.cpp:60) ('result', execute.cpp:55) ('result', execute.cpp:75) ('result', execute.cpp:97->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln95', execute.cpp:95->execute.cpp:254->rv32i_npp_ip.cpp:54) ('zext_ln64', execute.cpp:64) ('zext_ln62', execute.cpp:62) ('w', execute.cpp:175) ('sext_ln195', execute.cpp:195) ('zext_ln196', execute.cpp:196) ('sext_ln199', execute.cpp:199) ('zext_ln200', execute.cpp:200) [472]  (0 ns)
	'store' operation ('reg_file_31_write_ln25', execute.cpp:25) of variable 'result' on local variable 'reg_file' [561]  (1.59 ns)
	blocking operation 0.835 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
