$comment
	File created using the following command:
		vcd file adder_4B.msim.vcd -direction
$end
$date
	Wed May 01 17:32:13 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module adder_4B_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % B0 $end
$var reg 1 & B1 $end
$var reg 1 ' B2 $end
$var reg 1 ( B3 $end
$var reg 1 ) CI $end
$var wire 1 * CO $end
$var wire 1 + S0 $end
$var wire 1 , S1 $end
$var wire 1 - S2 $end
$var wire 1 . S3 $end
$var wire 1 / sampler $end
$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 S0~output_o $end
$var wire 1 7 S1~output_o $end
$var wire 1 8 S2~output_o $end
$var wire 1 9 S3~output_o $end
$var wire 1 : CO~output_o $end
$var wire 1 ; B0~input_o $end
$var wire 1 < CI~input_o $end
$var wire 1 = A0~input_o $end
$var wire 1 > inst3|inst3~0_combout $end
$var wire 1 ? B1~input_o $end
$var wire 1 @ inst3|inst7~0_combout $end
$var wire 1 A A1~input_o $end
$var wire 1 B inst2|inst3~combout $end
$var wire 1 C B2~input_o $end
$var wire 1 D A2~input_o $end
$var wire 1 E inst2|inst7~0_combout $end
$var wire 1 F inst4|inst3~combout $end
$var wire 1 G B3~input_o $end
$var wire 1 H A3~input_o $end
$var wire 1 I inst4|inst7~0_combout $end
$var wire 1 J inst5|inst3~combout $end
$var wire 1 K inst5|inst7~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
1$
0%
1&
1'
0(
1)
1*
1+
0,
0-
0.
x/
00
11
x2
13
14
15
16
07
08
09
1:
0;
1<
0=
1>
1?
0@
1A
0B
1C
0D
1E
0F
0G
1H
1I
0J
1K
$end
#1000000
