m255
K4
z2
!s99 nomlopt
!s11f vlog 2021.3 2021.07, Jul 13 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/homes/varungohil/Dagger/hw/b/work
T_opt
!s110 1652829526
VMJ48obm6aJbR^WS`F8JGE2
04 7 4 work ase_top fast 0
=1-0050568489cf-62842d54-c42ba-10ab2
!s124 OEM25U899 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L twentynm_ver -L twentynm_hssi_ver -L twentynm_hip_ver -error 3839 +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2021.3;73
R0
va10_ram_sdp_wysiwyg
Z2 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z3 !s110 1652829387
!i10b 1
!s100 95lLzf8mDCdIahbcU0O9Q3
IoBkFWX9]l54C:N^e?MQmn3
S1
R0
Z4 w1637335925
8/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/a10_ram_sdp_wysiwyg.v
F/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/a10_ram_sdp_wysiwyg.v
!i122 1
L0 20 85
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2021.3;73
r1
!s85 0
31
Z7 !s108 1652829387.000000
Z8 !s107 /homes/varungohil/Dagger/hw/rtl/rpc_defs.vh|/homes/varungohil/Dagger/hw/rtl/ccip_dma.sv|/homes/varungohil/Dagger/hw/rtl/ccip_queue_polling.sv|/homes/varungohil/Dagger/hw/rtl/request_queue.sv|/homes/varungohil/Dagger/hw/rtl/ccip_transmitter.sv|/homes/varungohil/Dagger/hw/rtl/general_defs.vh|/homes/varungohil/Dagger/hw/rtl/nic_defs.vh|/homes/varungohil/Dagger/hw/rtl/cpu_if_defs.vh|/homes/varungohil/Dagger/hw/rtl/config_defs.vh|/homes/varungohil/Dagger/hw/b/rtl/./afu_json_info.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/compat/platform_shim_ccip_std_afu.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/hssi/pr_hssi_if.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh|/homes/varungohil/Dagger/hw/b/rtl/./platform_afu_top_config.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ofs_plat_if_top_config.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ofs_plat_if.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/platform_if.vh|/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/vendor_defines.vh|/homes/varungohil/Dagger/hw/rtl/udp_ip.sv|/homes/varungohil/Dagger/hw/rtl/rpc.sv|/homes/varungohil/Dagger/hw/rtl/nic.sv|/homes/varungohil/Dagger/hw/rtl/connection_manager.sv|/homes/varungohil/Dagger/hw/rtl/ccip_polling.sv|/homes/varungohil/Dagger/hw/rtl/ccip_mmio.sv|/homes/varungohil/Dagger/hw/rtl/ccip_std_afu.sv|/homes/varungohil/Dagger/hw/rtl/ccip_async_activity_cnt.sv|/homes/varungohil/Dagger/hw/rtl/ccip_afifo_channel.sv|/homes/varungohil/Dagger/hw/rtl/ccip_async_shim.sv|/homes/varungohil/Dagger/hw/rtl/ethernet_mac.sv|/homes/varungohil/Dagger/hw/rtl/top_level_network.sv|/homes/varungohil/Dagger/hw/rtl/top_level_loopback.sv|/homes/varungohil/Dagger/hw/rtl/single_clock_wr_ram.sv|/homes/varungohil/Dagger/hw/rtl/pulse_gen.sv|/homes/varungohil/Dagger/hw/rtl/nic_counters.sv|/homes/varungohil/Dagger/hw/rtl/async_fifo_channel.sv|/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/a10_ram_sdp_wysiwyg.v|/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/gram_sdp.v|/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/sync_C1Tx_fifo.v|/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/ccip_intf_regs.sv|/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/ccip_front_end.sv|/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/fair_arbiter.sv|/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/ccip_mux.sv|
Z9 !s90 -nologo|+librescan|-work|work|+define+QUESTA|-dpiheader|work/dpiheader.h|+incdir++work|-sv|-timescale|1ps/1ps|-l|vlog.log|+define+FPGA_PLATFORM_DISCRETE|-F|/homes/varungohil/Dagger/hw/b/rtl/includes.txt|-F|/homes/varungohil/Dagger/hw/b/vlog_files.list|-l|vlog-afu.log|
!i113 0
Z10 o-nologo +librescan -work work -sv -timescale 1ps/1ps -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 !s92 -nologo +librescan -work work +define+QUESTA +incdir++work -sv -timescale 1ps/1ps +define+FPGA_PLATFORM_DISCRETE +incdir+. +define+RTL_SIMULATION +define+PLATFORM_IF_AVAIL +incdir+../rtl/ifc_classes/host_chan/afu_ifcs/avalon +incdir+../rtl/ifc_classes/host_chan/afu_ifcs/axi +incdir+../rtl/ifc_classes/host_chan/afu_ifcs/ccip +incdir+../rtl/ifc_classes/local_mem/afu_ifcs +incdir+../rtl/base_ifcs/avalon +incdir+../rtl/base_ifcs/axi +incdir+../rtl/base_ifcs/clocks +incdir+../rtl/ifc_classes/host_chan +incdir+../rtl/ifc_classes/hssi +incdir+../rtl/ifc_classes/local_mem +incdir+../rtl/compat +incdir+../rtl +define+SYS_CLOCK_200 +define+PLATFORM_PAC_A10 +define+CCIP_QUEUE_POLLING +incdir+/homes/varungohil/Dagger/hw/rtl/build_configs -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
valtera_avalon_mm_slave_bfm
R2
Z12 DXx4 work 13 verbosity_pkg 0 22 FlUa@hP_>LJ1;khFnFU`21
Z13 DXx4 work 13 avalon_mm_pkg 0 22 7;M1NKXDZRmn<`FQlZYA73
DXx4 work 20 avalon_utilities_pkg 0 22 eZTOz7ePT;lDWB]M7MG2=1
!s110 1652830136
!i10b 1
!s100 BA=lNPO^ZH=c0[IWD@HQQ2
IW<h0CJgFdU4dBFX<B>Y6N1
S1
R0
w1508988765
8/export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv
F/export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv
!i122 3
L0 36 1585
R5
R6
r1
!s85 0
31
!s108 1652830136.000000
!s107 /export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv|
!s90 -nologo|+librescan|-work|work|+define+QUESTA|-dpiheader|work/dpiheader.h|+incdir++work|-sv|-timescale|1ps/1ps|-l|vlog.log|+define+FPGA_PLATFORM_DISCRETE|/export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv|-l|vlog-ase.log|
!i113 0
R10
!s92 -nologo +librescan -work work +define+QUESTA +incdir++work -sv -timescale 1ps/1ps +define+FPGA_PLATFORM_DISCRETE -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vase_emul_host_chan_avalon_on_ccip
Z14 DXx4 work 11 ccip_if_pkg 0 22 k7n>_51cI:4d9gI?i@kjn1
DXx4 work 41 ase_emul_host_chan_avalon_on_ccip_sv_unit 0 22 IT6eHe;nM0^]<j2b@4hI32
R2
Z15 DXx4 work 33 ofs_plat_host_chan_avalon_mem_pkg 0 22 ??Zo6^NaEJO1DQE[ChH[B2
R3
R5
r1
!s85 0
!i10b 1
!s100 LIeo5mjHz4=J>;MIZDG1G0
INV5^OJ4l_Wn_Efb[l2>Z]3
!s105 ase_emul_host_chan_avalon_on_ccip_sv_unit
S1
R0
Z16 w1607368688
Z17 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_emul_host_chan_avalon_on_ccip.sv
Z18 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_emul_host_chan_avalon_on_ccip.sv
!i122 0
L0 37 97
R6
31
Z19 !s108 1652829385.000000
Z20 !s107 /homes/varungohil/Dagger/hw/b/rtl/./platform.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_mem_checker.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/compat/platform_shim_ccip_std_afu.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/hssi/pr_hssi_if.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ofs_plat_if.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/platform_if.vh|/homes/varungohil/Dagger/hw/b/rtl/./platform_afu_top_config.vh|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ofs_plat_if_top_config.vh|/homes/varungohil/Dagger/hw/b/rtl/device_models/dcp_emif_model_basic/emif_ddr4.v|/homes/varungohil/Dagger/hw/b/rtl/ase_top.sv|/homes/varungohil/Dagger/hw/b/rtl/ase_sim_local_mem_avmm_bridge.v|/homes/varungohil/Dagger/hw/b/rtl/ase_sim_local_mem.sv|/homes/varungohil/Dagger/hw/b/rtl/ccip_checker.sv|/homes/varungohil/Dagger/hw/b/rtl/ccip_logger.sv|/homes/varungohil/Dagger/hw/b/rtl/ase_svfifo.sv|/homes/varungohil/Dagger/hw/b/rtl/ccip_emulator.sv|/homes/varungohil/Dagger/hw/b/rtl/latency_pipe.sv|/homes/varungohil/Dagger/hw/b/rtl/inorder_wrf_channel.sv|/homes/varungohil/Dagger/hw/b/rtl/outoforder_wrf_channel.sv|/homes/varungohil/Dagger/hw/b/rtl/ase_pkg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_top_ofs_plat.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_sim_local_mem_ofs_axi.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_sim_local_mem_ofs_avmm.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_emul_ooo_avalon_mem_rdwr_if.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_emul_host_chan_native_ccip.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_emul_host_chan_native_axis_pcie_tlp.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_emul_host_chan_avalon_on_ccip.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ofs_plat_if_tie_off_unused.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ofs_plat_if.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/compat/platform_shim_ccip_std_afu.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/compat/platform_compat_avalon_mem_if.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_std_synchronizer_nocut.v|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_mf_dcfifo.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_dcfifo_synchronizer_bundle.v|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_avalon_mm_clock_crossing_bridge.v|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_avalon_mm_bridge.v|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_avalon_dc_fifo.v|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_uid.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_rshift_words_comb.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_rob_dc.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_rob.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_ready_enable_skid.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_ready_enable_reg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_ram_simple_dc.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_ram_simple.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_lutram.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_fifo_lutram.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_fifo_dc.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_fifo_bram.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_fifo2.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_clock_crossing_reg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_burstcount1_sop_tracker.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_burstcount1_mapping_gearbox.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_burstcount0_sop_tracker.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_burstcount0_mapping_gearbox.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_arb_rr.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_fiu_if_tie_off.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_fiu_if.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_as_axi_mem.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_as_avalon_mem.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/hssi/pr_hssi_if.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/hssi/ofs_plat_hssi_fiu_if_tie_off.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/hssi/ofs_plat_hssi_fiu_if.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_fiu_if_tie_off.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_fiu_if.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_ccip.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_axi_mem.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_avalon_mem_rdwr.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/clocks/ofs_plat_std_clocks.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/clocks/ofs_plat_merge_resets.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_stream_opaque_if.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_mem_lite_if.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/prims/ofs_plat_avalon_mem_if_user_ext.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_stream_if_skid.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_stream_if_connect.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_sync.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_skid.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_reg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_connect.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_async_shim.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_to_avalon_rdwr_if.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_sync.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_skid.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_rsp_credits.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_reg_simple.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_reg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_map_bursts.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_fixup_wlast.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_connect.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_shim_channel.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_shim.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_rob.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_to_mem_if.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_skid.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_reg_simple.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_reg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_mux.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_map_bursts.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_connect.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_async_shim.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_async_rob.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_to_rdwr_if.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_skid.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_reg_simple.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_reg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_map_bursts.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_connect.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_async_shim.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_async_rob.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_track_multi_write.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_gen_bmask.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_decode_bmask.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_activity_cnt.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_split_mmio.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_rob_wr.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_rob_rd.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_reg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_mux.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_detect_eop.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_dbg_history.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_async.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_axi_mmio.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_axi_host_mem.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_avalon_mmio.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_avalon_host_mem.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_ccip_if_connect.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_map_axi_mem_if_to_host_mem.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_map_avalon_mem_rdwr_if_to_host_mem.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/ofs_plat_log_pkg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_mem_pkg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/afu_ifcs/axi/ofs_plat_local_mem_axi_mem_pkg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/afu_ifcs/avalon/ofs_plat_local_mem_avalon_mem_pkg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/include/ofs_plat_host_chan_pkg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_ccip_if_funcs_pkg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ccip_if_pkg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_axi_mem_pkg.sv|/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_avalon_mem_pkg.sv|/export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv|/export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/lib/mentor/avalon_utilities_pkg.sv|/export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/lib/mentor/avalon_mm_pkg.sv|/export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/lib/mentor/verbosity_pkg.sv|
Z21 !s90 -nologo|+librescan|-work|work|+define+QUESTA|-dpiheader|work/dpiheader.h|+incdir++work|-sv|-timescale|1ps/1ps|-l|vlog.log|+define+FPGA_PLATFORM_DISCRETE|/export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/lib/mentor/verbosity_pkg.sv|/export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/lib/mentor/avalon_mm_pkg.sv|/export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/lib/mentor/avalon_utilities_pkg.sv|/export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv|-F|/homes/varungohil/Dagger/hw/b/rtl/sources.txt|-F|/homes/varungohil/Dagger/hw/b/rtl/device_models/dcp_emif_model_basic/sources.txt|-l|vlog-ase.log|
!i113 0
R10
Z22 !s92 -nologo +librescan -work work +define+QUESTA +incdir++work -sv -timescale 1ps/1ps +define+FPGA_PLATFORM_DISCRETE +define+RTL_SIMULATION +define+PLATFORM_IF_AVAIL +incdir+../rtl/ifc_classes/host_chan/afu_ifcs/avalon +incdir+../rtl/ifc_classes/host_chan/afu_ifcs/axi +incdir+../rtl/ifc_classes/host_chan/afu_ifcs/ccip +incdir+../rtl/ifc_classes/local_mem/afu_ifcs +incdir+../rtl/base_ifcs/avalon +incdir+../rtl/base_ifcs/axi +incdir+../rtl/base_ifcs/clocks +incdir+../rtl/ifc_classes/host_chan +incdir+../rtl/ifc_classes/hssi +incdir+../rtl/ifc_classes/local_mem +incdir+../rtl/compat +incdir+../rtl +incdir+. -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
Xase_emul_host_chan_avalon_on_ccip_sv_unit
R2
R14
R3
VIT6eHe;nM0^]<j2b@4hI32
r1
!s85 0
!i10b 1
!s100 6g5BUjB_]KIo>GzYM4N?_2
IIT6eHe;nM0^]<j2b@4hI32
!i103 1
S1
R0
Z23 w1652829328
R17
R18
Z24 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ofs_plat_if.vh
Z25 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ofs_plat_if_top_config.vh
Z26 F/homes/varungohil/Dagger/hw/b/rtl/./platform_afu_top_config.vh
Z27 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/clocks/ofs_plat_clocks.vh
Z28 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.vh
Z29 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.vh
Z30 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.vh
Z31 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.vh
Z32 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.vh
Z33 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_wrapper.vh
Z34 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_as_avalon_mem_rdwr.vh
Z35 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_as_axi_mem.vh
Z36 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_wrapper.vh
Z37 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_avalon_mem.vh
Z38 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/afu_ifcs/ofs_plat_local_mem_axi_mem.vh
Z39 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/hssi/ofs_plat_hssi_wrapper.vh
Z40 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/hssi/pr_hssi_if.vh
Z41 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/compat/platform_shim_ccip_std_afu.vh
Z42 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/platform_if.vh
!i122 0
Z43 L0 38 0
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xase_emul_host_chan_native_axis_pcie_tlp_sv_unit
R2
R14
R3
VFm0io@_cCJ=f^;IeDl>g80
r1
!s85 0
!i10b 1
!s100 0McOeQ`kBmJWG>jZBOU303
IFm0io@_cCJ=f^;IeDl>g80
!i103 1
S1
R0
R23
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_emul_host_chan_native_axis_pcie_tlp.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_emul_host_chan_native_axis_pcie_tlp.sv
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vase_emul_host_chan_native_ccip
R2
R14
DXx4 work 38 ase_emul_host_chan_native_ccip_sv_unit 0 22 0g05TH8b3Z3W<:N[IV3Wk1
R3
R5
r1
!s85 0
!i10b 1
!s100 l<7^C^7S5>MMn@id=beK43
I5];5_6;^;]MIfoo:6TI`>0
!s105 ase_emul_host_chan_native_ccip_sv_unit
S1
R0
R16
Z44 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_emul_host_chan_native_ccip.sv
Z45 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_emul_host_chan_native_ccip.sv
!i122 0
L0 37 250
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xase_emul_host_chan_native_ccip_sv_unit
R2
R14
R3
V0g05TH8b3Z3W<:N[IV3Wk1
r1
!s85 0
!i10b 1
!s100 Zo[BDHU?IW4C5QFBimH9H1
I0g05TH8b3Z3W<:N[IV3Wk1
!i103 1
S1
R0
R23
R44
R45
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vase_emul_ooo_avalon_mem_rdwr_if
R2
R14
Z46 DXx4 work 39 ase_emul_ooo_avalon_mem_rdwr_if_sv_unit 0 22 1=nIT2<27::>PL`5N778d2
R3
R5
r1
!s85 0
!i10b 1
!s100 7CAXLYRKDC:5a`9AQF;Xa3
I5H6oFDJhZ?^@ZnldABckF2
Z47 !s105 ase_emul_ooo_avalon_mem_rdwr_if_sv_unit
S1
R0
R16
Z48 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_emul_ooo_avalon_mem_rdwr_if.sv
Z49 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_emul_ooo_avalon_mem_rdwr_if.sv
!i122 0
L0 37 75
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xase_emul_ooo_avalon_mem_rdwr_if_sv_unit
R2
R14
R3
V1=nIT2<27::>PL`5N778d2
r1
!s85 0
!i10b 1
!s100 WDQYn94iV`Vg7Tja8NQ6<2
I1=nIT2<27::>PL`5N778d2
!i103 1
S1
R0
R23
R48
R49
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vase_emul_ooo_pipe
R2
R14
R46
R3
R5
r1
!s85 0
!i10b 1
!s100 WiTjOMl@N9dKGeW]GRA_e1
IJEGbZSIO?XJVFe8dOoL>_2
R47
S1
R0
R16
R48
R49
!i122 0
L0 114 51
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xase_pkg
R2
R14
R3
!i10b 1
!s100 _:[f^;257B@9l^n_A5`Dc0
IS6JD]0X0`1lg<eTX;1OYn3
S1
R0
Z50 w1577909893
8/homes/varungohil/Dagger/hw/b/rtl/ase_pkg.sv
F/homes/varungohil/Dagger/hw/b/rtl/ase_pkg.sv
Z51 F/homes/varungohil/Dagger/hw/b/rtl/./platform.vh
!i122 0
Z52 L0 46 0
VS6JD]0X0`1lg<eTX;1OYn3
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vase_sim_local_mem_avmm
R2
R14
DXx4 work 25 ase_sim_local_mem_sv_unit 0 22 [bPde_6E[4W^=n?gX5PPU1
R3
R5
r1
!s85 0
!i10b 1
!s100 Q79^@mY:3SPe2hPc>@M;30
IDPD;TP@4Jo2;z<UBNC>MN1
!s105 ase_sim_local_mem_sv_unit
S1
R0
R50
Z53 8/homes/varungohil/Dagger/hw/b/rtl/ase_sim_local_mem.sv
Z54 F/homes/varungohil/Dagger/hw/b/rtl/ase_sim_local_mem.sv
!i122 0
L0 37 128
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vase_sim_local_mem_avmm_bridge
R2
R3
!i10b 1
!s100 JMj2LRHbl3Ue5J2gJ<B;F3
I8NC>m2O]Xg@kUFbA^dPFK2
S1
R0
R50
8/homes/varungohil/Dagger/hw/b/rtl/ase_sim_local_mem_avmm_bridge.v
F/homes/varungohil/Dagger/hw/b/rtl/ase_sim_local_mem_avmm_bridge.v
!i122 0
Z55 L0 38 375
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vase_sim_local_mem_ofs_avmm
R2
R14
DXx4 work 34 ase_sim_local_mem_ofs_avmm_sv_unit 0 22 ^geYd]8BR0R32A_Wm;SEJ1
R3
R5
r1
!s85 0
!i10b 1
!s100 oiN8DX>gOSI:[>MUf]J2@1
IfOl7YbGO@TH50k1S=gl^G2
!s105 ase_sim_local_mem_ofs_avmm_sv_unit
S1
R0
R16
Z56 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_sim_local_mem_ofs_avmm.sv
Z57 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_sim_local_mem_ofs_avmm.sv
!i122 0
L0 37 157
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xase_sim_local_mem_ofs_avmm_sv_unit
R2
R14
R3
V^geYd]8BR0R32A_Wm;SEJ1
r1
!s85 0
!i10b 1
!s100 >PTQ8Qof2nkfZ5=BQCIRI1
I^geYd]8BR0R32A_Wm;SEJ1
!i103 1
S1
R0
R23
R56
R57
R42
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vase_sim_local_mem_ofs_axi
R2
R14
DXx4 work 33 ase_sim_local_mem_ofs_axi_sv_unit 0 22 QU]mZSa]z>@<WXJ<1^OaB2
R3
R5
r1
!s85 0
!i10b 1
!s100 XEo^`@k?1TQ[[8l>Y3^k>2
IAIAe^B=mN9kMocXl]7PVz3
!s105 ase_sim_local_mem_ofs_axi_sv_unit
S1
R0
R16
Z58 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_sim_local_mem_ofs_axi.sv
Z59 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_sim_local_mem_ofs_axi.sv
!i122 0
L0 45 170
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xase_sim_local_mem_ofs_axi_sv_unit
R2
R14
R3
VQU]mZSa]z>@<WXJ<1^OaB2
r1
!s85 0
!i10b 1
!s100 DWfeGRZf5j0T2[[AT0e1i0
IQU]mZSa]z>@<WXJ<1^OaB2
!i103 1
S1
R0
R23
R58
R59
R42
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xase_sim_local_mem_sv_unit
R2
R14
R3
V[bPde_6E[4W^=n?gX5PPU1
r1
!s85 0
!i10b 1
!s100 mmC9]zzjP4MIocSfoP>gE0
I[bPde_6E[4W^=n?gX5PPU1
!i103 1
S1
R0
R23
R53
R54
R42
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vase_svfifo
R2
R3
!i10b 1
!s100 684zGEg:58@Cd=cnUD;Ri1
IBi0LK_5?aB2OlHT]^iX2I3
S1
R0
R50
8/homes/varungohil/Dagger/hw/b/rtl/ase_svfifo.sv
F/homes/varungohil/Dagger/hw/b/rtl/ase_svfifo.sv
!i122 0
L0 52 90
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vase_top
R14
R2
Z60 DXx4 work 7 ase_pkg 0 22 S6JD]0X0`1lg<eTX;1OYn3
DXx4 work 15 ase_top_sv_unit 0 22 ;Dc7RM5Ygl:^Z^2]V^DNj1
R3
R5
r1
!s85 0
!i10b 1
!s100 1g7EZTO<Xk9=Pkk56_B7]3
II=h34?m:]jUzgNZG05ioT1
!s105 ase_top_sv_unit
S1
R0
R50
Z61 8/homes/varungohil/Dagger/hw/b/rtl/ase_top.sv
Z62 F/homes/varungohil/Dagger/hw/b/rtl/ase_top.sv
!i122 0
L0 57 83
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vase_top_ofs_plat
R14
DXx4 work 24 ase_top_ofs_plat_sv_unit 0 22 8SAO<GHQMhNi>3H@k=JBa3
R2
Z63 DXx4 work 33 ofs_plat_local_mem_avalon_mem_pkg 0 22 B93RkDnn9cG<0UoBN@Z9g2
Z64 DXx4 work 17 local_mem_cfg_pkg 0 22 jl[SXg4_z]X]M0]4^dYaU0
R3
R5
r1
!s85 0
!i10b 1
!s100 nc=?hXCFJ:0WN@8;4k9MC1
I70H27JcO:R9IbJYVef3h<3
!s105 ase_top_ofs_plat_sv_unit
S1
R0
R16
Z65 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_top_ofs_plat.sv
Z66 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/ase_top_ofs_plat.sv
!i122 0
L0 39 265
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xase_top_ofs_plat_sv_unit
R2
R14
R3
V8SAO<GHQMhNi>3H@k=JBa3
r1
!s85 0
!i10b 1
!s100 ]C<2kShVJY?e4mW2;VRlY1
I8SAO<GHQMhNi>3H@k=JBa3
!i103 1
S1
R0
R23
R65
R66
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xase_top_sv_unit
R14
R2
R60
R3
V;Dc7RM5Ygl:^Z^2]V^DNj1
r1
!s85 0
!i10b 1
!s100 DWKZ_h?^5>z[l^?KjJQJ40
I;Dc7RM5Ygl:^Z^2]V^DNj1
!i103 1
S1
R0
R23
R61
R62
R42
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R51
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vasync_fifo_channel
R2
R14
Z67 DXx4 work 11 nic_sv_unit 0 22 I?dgE];=5dzAhTQ^kgizm0
Z68 !s110 1652829388
R5
r1
!s85 0
!i10b 1
!s100 nBDEe?^1C4^[OB6<03bE32
IRXiP9OX^JT?WVULY7N:i12
Z69 !s105 nic_sv_unit
S1
R0
Z70 w1650824895
8/homes/varungohil/Dagger/hw/rtl/async_fifo_channel.sv
Z71 F/homes/varungohil/Dagger/hw/rtl/async_fifo_channel.sv
!i122 1
L0 8 98
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
X8VKue7shVRywveer7SUZWQ==
R2
R12
Z72 !s110 1652829385
!i10b 0
!s100 R][^Qa<V1Z`U1CDWK13:[3
I7;M1NKXDZRmn<`FQlZYA73
!i119 1
!i8a 603381568
S1
R0
Z73 w1652829385
8/export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/lib/mentor/avalon_mm_pkg.sv
F/export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/lib/mentor/avalon_mm_pkg.sv
!i122 0
Z74 L0 12 0
V7;M1NKXDZRmn<`FQlZYA73
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
nf0b5177
XrbHtVfUkkyNUoiuBBxdXCWCSrO6HvbRVLPhqBZgQchw=
R2
R72
!i10b 0
!s100 ]D@f;PAO@FaOoPP`<J5oM3
IeZTOz7ePT;lDWB]M7MG2=1
!i119 1
!i8a 1362408944
S1
R0
R73
8/export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/lib/mentor/avalon_utilities_pkg.sv
F/export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/lib/mentor/avalon_utilities_pkg.sv
!i122 0
R74
VeZTOz7ePT;lDWB]M7MG2=1
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
nfe63157
vccip_afifo_channel
R2
R68
!i10b 1
!s100 EC_>VG<V@kH00ZZ^@zUmm3
I66N6>7L2_FT@IZh[5bGTe3
S1
R0
R70
8/homes/varungohil/Dagger/hw/rtl/ccip_afifo_channel.sv
F/homes/varungohil/Dagger/hw/rtl/ccip_afifo_channel.sv
!i122 1
L0 23 90
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R1
Xccip_async_activity_cnt_sv_unit
R2
R14
R68
VV;Y2Zz8Mh=Y^SdT2VoAz31
r1
!s85 0
!i10b 1
!s100 XlcgiR3nWN4Q9m9J;EPm51
IV;Y2Zz8Mh=Y^SdT2VoAz31
!i103 1
S1
R0
R70
Z75 8/homes/varungohil/Dagger/hw/rtl/ccip_async_activity_cnt.sv
Z76 F/homes/varungohil/Dagger/hw/rtl/ccip_async_activity_cnt.sv
!i122 1
Z77 L0 36 0
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vccip_async_c0_active_cnt
R2
R14
Z78 DXx4 work 31 ccip_async_activity_cnt_sv_unit 0 22 V;Y2Zz8Mh=Y^SdT2VoAz31
R68
R5
r1
!s85 0
!i10b 1
!s100 l21dYfgH^ildn]4[kBZiK1
IWUg@dg5i>Z3C90SUl5_U>1
Z79 !s105 ccip_async_activity_cnt_sv_unit
S1
R0
R70
R75
R76
!i122 1
L0 38 49
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vccip_async_c1_active_cnt
R2
R14
R78
R68
R5
r1
!s85 0
!i10b 1
!s100 Emb4Wz_]V9k5e?IgHXAUh1
IzbS`zPNHR9D]DMfn^Ukfi0
R79
S1
R0
R70
R75
R76
!i122 1
L0 89 56
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vccip_async_shim
R2
R14
Z80 DXx4 work 20 ccip_std_afu_sv_unit 0 22 ;OYMU_^5k]>`JR7:0Z97A3
R68
R5
r1
!s85 0
!i10b 1
!s100 SbVA?HmRARz<FPWoQHJ6X3
I]>kd36kWD`8bgRbdgFkQY2
Z81 !s105 ccip_std_afu_sv_unit
S1
R0
R70
Z82 8/homes/varungohil/Dagger/hw/rtl/ccip_async_shim.sv
Z83 F/homes/varungohil/Dagger/hw/rtl/ccip_async_shim.sv
!i122 1
L0 43 536
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
Xccip_async_shim_sv_unit
R2
R14
R68
VchJ<aPhZiR<QacMW66K^m3
r1
!s85 0
!i10b 1
!s100 BA8L5cZ68O1<z;XkeF^cV3
IchJ<aPhZiR<QacMW66K^m3
!i103 1
S1
R0
R70
R82
R83
!i122 1
Z84 L0 41 0
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
Xccip_cfg_pkg
R2
R14
R72
!i10b 1
!s100 UIa:09Y<?QigUFCHBdW0=3
I6MA4HKWd9HW5DEoWZN5VN0
S1
R0
Z85 w1607368717
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ccip_cfg_pkg.sv
!i122 0
L0 43 0
V6MA4HKWd9HW5DEoWZN5VN0
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vccip_checker
R14
R60
DXx4 work 20 ccip_checker_sv_unit 0 22 6Od?V=49QbJ6X=7em35fc2
R2
Z86 DXx4 work 12 ccip_cfg_pkg 0 22 6MA4HKWd9HW5DEoWZN5VN0
R3
R5
r1
!s85 0
!i10b 1
!s100 MbWeKaNPma1a0Y3RLnbVc0
I1YYGgmPJWXb;Nci4j9U_G0
!s105 ccip_checker_sv_unit
S1
R0
R50
Z87 8/homes/varungohil/Dagger/hw/b/rtl/ccip_checker.sv
Z88 F/homes/varungohil/Dagger/hw/b/rtl/ccip_checker.sv
!i122 0
L0 57 1318
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xccip_checker_sv_unit
R2
R14
R60
R3
V6Od?V=49QbJ6X=7em35fc2
r1
!s85 0
!i10b 1
!s100 UO]F0z3]KjaU6gSn5N?Tm2
I6Od?V=49QbJ6X=7em35fc2
!i103 1
S1
R0
R50
R87
R88
R51
!i122 0
L0 51 0
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vccip_dma
R2
R14
R67
R68
R5
r1
!s85 0
!i10b 1
!s100 :_:lMoZH?D9SWg^@_DZ<I0
I^zzmb:z_Z=225ENInU2?o3
R69
S1
R0
R70
8/homes/varungohil/Dagger/hw/rtl/ccip_dma.sv
Z89 F/homes/varungohil/Dagger/hw/rtl/ccip_dma.sv
!i122 1
L0 17 311
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vccip_emulator
R2
R14
R60
DXx4 work 21 ccip_emulator_sv_unit 0 22 hz2_Sh7TL^nJJ6Y0=dmQk2
R3
R5
r1
!s85 0
!i10b 1
!s100 oz:f4BUcIJ4U0SkB]0lB?3
IR[UaDBWJoI[`=9TEz0e=M3
!s105 ccip_emulator_sv_unit
S1
R0
R50
Z90 8/homes/varungohil/Dagger/hw/b/rtl/ccip_emulator.sv
Z91 F/homes/varungohil/Dagger/hw/b/rtl/ccip_emulator.sv
!i122 0
L0 52 2714
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xccip_emulator_sv_unit
R2
R14
R60
R3
Vhz2_Sh7TL^nJJ6Y0=dmQk2
r1
!s85 0
!i10b 1
!s100 <gzQVDP@G62]ZZP<nVJXY2
Ihz2_Sh7TL^nJJ6Y0=dmQk2
!i103 1
S1
R0
R50
R90
R91
R51
!i122 0
R52
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vccip_front_end
R2
R14
DXx4 work 22 ccip_front_end_sv_unit 0 22 4le=hCff=e?I9dQ5n<5`]1
R3
R5
r1
!s85 0
!i10b 1
!s100 AZKKH?70`[>6I[aZ<lme@0
IC5HLdi=MOz2b]U<OdOa0h0
!s105 ccip_front_end_sv_unit
S1
R0
R4
Z92 8/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/ccip_front_end.sv
Z93 F/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/ccip_front_end.sv
!i122 1
L0 52 377
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
Xccip_front_end_sv_unit
R2
R14
R3
V4le=hCff=e?I9dQ5n<5`]1
r1
!s85 0
!i10b 1
!s100 LF:3^OV;80Kza[cSOk2dR3
I4le=hCff=e?I9dQ5n<5`]1
!i103 1
S1
R0
R4
R92
R93
Z94 F/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/vendor_defines.vh
!i122 1
L0 50 0
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
Xccip_if_pkg
R2
R72
!i10b 1
!s100 @GHa8?>]ALK2MQniaPXUn1
Ik7n>_51cI:4d9gI?i@kjn1
S1
R0
Z95 w1600118590
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ccip_if_pkg.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ccip_if_pkg.sv
!i122 0
L0 34 0
Vk7n>_51cI:4d9gI?i@kjn1
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vccip_intf_regs
R2
R14
DXx4 work 22 ccip_intf_regs_sv_unit 0 22 8bi0J9DH:kOJD1[A5D]IA2
R3
R5
r1
!s85 0
!i10b 1
!s100 1:dBl>[liYi8_o6OkPb<[1
IkNQ?PIzg_KLCn]H@hijaK1
!s105 ccip_intf_regs_sv_unit
S1
R0
R4
Z96 8/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/ccip_intf_regs.sv
Z97 F/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/ccip_intf_regs.sv
!i122 1
L0 33 66
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
Xccip_intf_regs_sv_unit
R2
R14
R3
V8bi0J9DH:kOJD1[A5D]IA2
r1
!s85 0
!i10b 1
!s100 C<6K[4RRK=gn@nUBWJz>h2
I8bi0J9DH:kOJD1[A5D]IA2
!i103 1
S1
R0
R4
R96
R97
!i122 1
L0 32 0
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vccip_logger
R2
R14
R60
DXx4 work 19 ccip_logger_sv_unit 0 22 f`HNE^Ba?YQ@]651j^LIn3
R3
R5
r1
!s85 0
!i10b 1
!s100 FkL^c4S[PKCB22Z?aMdzE0
IX[O1WcmSFFgk1<P?;<DAD0
!s105 ccip_logger_sv_unit
S1
R0
R50
Z98 8/homes/varungohil/Dagger/hw/b/rtl/ccip_logger.sv
Z99 F/homes/varungohil/Dagger/hw/b/rtl/ccip_logger.sv
!i122 0
L0 43 455
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xccip_logger_sv_unit
R2
R14
R60
R3
Vf`HNE^Ba?YQ@]651j^LIn3
r1
!s85 0
!i10b 1
!s100 Ch;_1a;ZF2>MU6JGTYVAo1
If`HNE^Ba?YQ@]651j^LIn3
!i103 1
S1
R0
R50
R98
R99
R51
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vccip_mmio
R2
R14
R67
R68
R5
r1
!s85 0
!i10b 1
!s100 eDQAci<3?hZgiB5j;NNK[0
II@a[P93TzdF2RD4_Xdg3L2
R69
S1
R0
R70
Z100 8/homes/varungohil/Dagger/hw/rtl/ccip_mmio.sv
Z101 F/homes/varungohil/Dagger/hw/rtl/ccip_mmio.sv
!i122 1
L0 23 146
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
Xccip_mmio_sv_unit
R2
R14
R68
VHGYjeTgZMXVG[EU0lkfKd0
r1
!s85 0
!i10b 1
!s100 U1RHTT_^>XSd3ka8eAjia3
IHGYjeTgZMXVG[EU0lkfKd0
!i103 1
S1
R0
R23
R100
R101
R42
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
Z102 F/homes/varungohil/Dagger/hw/rtl/nic_defs.vh
Z103 F/homes/varungohil/Dagger/hw/rtl/config_defs.vh
Z104 F/homes/varungohil/Dagger/hw/rtl/general_defs.vh
Z105 F/homes/varungohil/Dagger/hw/rtl/cpu_if_defs.vh
Z106 F/homes/varungohil/Dagger/hw/rtl/ccip_transmitter.sv
R71
Z107 F/homes/varungohil/Dagger/hw/rtl/request_queue.sv
!i122 1
R43
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vccip_mux
R2
R14
DXx4 work 16 ccip_mux_sv_unit 0 22 UF5SR1ka>X=FR2V^zVZR]1
R3
R5
r1
!s85 0
!i10b 1
!s100 Nn?JG[eVa=GBDF8IhVD3P3
I=CB;Mh?I_Z;Wc90^h<<D`3
!s105 ccip_mux_sv_unit
S1
R0
R4
Z108 8/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/ccip_mux.sv
Z109 F/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/ccip_mux.sv
!i122 1
L0 64 283
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
Xccip_mux_sv_unit
R2
R14
R3
VUF5SR1ka>X=FR2V^zVZR]1
r1
!s85 0
!i10b 1
!s100 L6EC=XzW>98@LPAF^^X`B2
IUF5SR1ka>X=FR2V^zVZR]1
!i103 1
S1
R0
R4
R108
R109
R94
!i122 1
L0 62 0
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vccip_polling
R2
R14
R67
R68
R5
r1
!s85 0
!i10b 1
!s100 Kn@`j<W=nP6aYPc2WO8ja3
I@AcP6iQY8MDkHJIMLbGcb0
R69
S1
R0
R70
Z110 8/homes/varungohil/Dagger/hw/rtl/ccip_polling.sv
Z111 F/homes/varungohil/Dagger/hw/rtl/ccip_polling.sv
!i122 1
L0 12 211
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
Xccip_polling_sv_unit
R2
R14
R68
V149Aeb^>oI5O3a@RJe0_J2
r1
!s85 0
!i10b 1
!s100 A?0F<0?4gm5[;z9[n3;TL1
I149Aeb^>oI5O3a@RJe0_J2
!i103 1
S1
R0
R23
R110
R111
R42
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R102
R103
R104
R105
!i122 1
R43
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vccip_queue_polling
R2
R14
R67
R68
R5
r1
!s85 0
!i10b 1
!s100 41Dz3kdgYg@YMF?jeZKgz3
If3]LQYE=B0c]oGmBPB1MP0
R69
S1
R0
R70
8/homes/varungohil/Dagger/hw/rtl/ccip_queue_polling.sv
Z112 F/homes/varungohil/Dagger/hw/rtl/ccip_queue_polling.sv
!i122 1
L0 26 340
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vccip_std_afu
R2
R14
R80
R68
R5
r1
!s85 0
!i10b 1
!s100 oDe8zk5]BG]3TLNU8]RQj3
I1Ke3M8EzcWA2XkcUSinl;1
R81
S1
R0
R70
Z113 8/homes/varungohil/Dagger/hw/rtl/ccip_std_afu.sv
Z114 F/homes/varungohil/Dagger/hw/rtl/ccip_std_afu.sv
!i122 1
L0 49 132
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
Xccip_std_afu_sv_unit
R2
R14
R68
V;OYMU_^5k]>`JR7:0Z97A3
r1
!s85 0
!i10b 1
!s100 ;Kn^Mei0;a[I[gH28O=4N2
I;OYMU_^5k]>`JR7:0Z97A3
!i103 1
S1
R0
R23
R113
R114
R83
Z115 F/homes/varungohil/Dagger/hw/rtl/top_level_loopback.sv
R42
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
Z116 F/homes/varungohil/Dagger/hw/rtl/nic.sv
Z117 F/homes/varungohil/Dagger/hw/b/rtl/./afu_json_info.vh
R103
R105
R71
R101
R102
R104
R106
R107
R111
R112
R89
Z118 F/homes/varungohil/Dagger/hw/rtl/nic_counters.sv
Z119 F/homes/varungohil/Dagger/hw/rtl/pulse_gen.sv
Z120 F/homes/varungohil/Dagger/hw/rtl/rpc.sv
Z121 F/homes/varungohil/Dagger/hw/rtl/connection_manager.sv
Z122 F/homes/varungohil/Dagger/hw/rtl/rpc_defs.vh
Z123 F/homes/varungohil/Dagger/hw/rtl/single_clock_wr_ram.sv
!i122 1
R84
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vccip_transmitter
R2
R14
R67
R68
R5
r1
!s85 0
!i10b 1
!s100 `d?H87`JCcZ:LA[_<O>M73
I^`UcdPkY;l_ba936]JN2X0
R69
S1
R0
R70
8/homes/varungohil/Dagger/hw/rtl/ccip_transmitter.sv
R106
!i122 1
L0 17 429
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vconnection_manager
R2
Z124 DXx4 work 11 rpc_sv_unit 0 22 20@GQYEJfgW7UN7RcIMk31
R68
R5
r1
!s85 0
!i10b 1
!s100 D[5_aH>Ff;lGJ9`do3[od0
I0P1:U]3>Kh_TCE4:V3?dc1
Z125 !s105 rpc_sv_unit
S1
R0
R70
Z126 8/homes/varungohil/Dagger/hw/rtl/connection_manager.sv
R121
!i122 1
L0 12 462
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
Xconnection_manager_sv_unit
R2
R68
Vm3Q0`@SfWO=E8=^7@oeOV3
r1
!s85 0
!i10b 1
!s100 OkCL@A4I1zVGlTIJYT<L50
Im3Q0`@SfWO=E8=^7@oeOV3
!i103 1
S1
R0
Z127 w1651184511
R126
R121
R105
R122
R103
R104
R102
!i122 1
Z128 L0 16 0
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vemif_ddr4
R2
R12
R13
DXx4 work 16 emif_ddr4_v_unit 0 22 D14H?3d7?Ob5bBgLi_PLE3
R3
R5
r1
!s85 0
!i10b 1
!s100 z9?PVcSk6:]RaK1Wlm5V>0
I4Q8MeBj@_oZE>Njij>oa:3
!s105 emif_ddr4_v_unit
S1
R0
R50
Z129 8/homes/varungohil/Dagger/hw/b/rtl/device_models/dcp_emif_model_basic/emif_ddr4.v
Z130 F/homes/varungohil/Dagger/hw/b/rtl/device_models/dcp_emif_model_basic/emif_ddr4.v
!i122 0
L0 43 230
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xemif_ddr4_v_unit
R2
R12
R13
R3
VD14H?3d7?Ob5bBgLi_PLE3
r1
!s85 0
!i10b 1
!s100 N`cPJQDfc>?ZRNUaaO[QX1
ID14H?3d7?Ob5bBgLi_PLE3
!i103 1
S1
R0
R50
R129
R130
!i122 0
L0 29 0
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vethernet_mac
R2
R14
DXx4 work 20 ethernet_mac_sv_unit 0 22 >YhM@]K`=zHXbF^:B[gaP3
R68
R5
r1
!s85 0
!i10b 1
!s100 dXl=Vz`K:a@=E=`:WcAC13
IQHa9n@mhbFNHM_UGhIiQ`2
!s105 ethernet_mac_sv_unit
S1
R0
R70
Z131 8/homes/varungohil/Dagger/hw/rtl/ethernet_mac.sv
Z132 F/homes/varungohil/Dagger/hw/rtl/ethernet_mac.sv
!i122 1
L0 20 301
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
Xethernet_mac_sv_unit
R2
R14
R68
V>YhM@]K`=zHXbF^:B[gaP3
r1
!s85 0
!i10b 1
!s100 _;h7ClHIUTV><5SL9`?BL0
I>YhM@]K`=zHXbF^:B[gaP3
!i103 1
S1
R0
R23
R131
R132
R42
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R102
R103
R104
R105
!i122 1
R43
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vfair_arbiter
R2
R3
!i10b 1
!s100 gVg]Z1Aa]a<jD1QgZAain3
I<d]NYObl2aEni8zH]Wa=52
S1
R0
R4
Z133 8/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/fair_arbiter.sv
Z134 F/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/fair_arbiter.sv
!i122 1
L0 31 42
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R1
vfair_arbiter_4way
R2
R3
!i10b 1
!s100 >Cm2>c5D]4]CPiB0Yk40k3
I;92KKj=knHl2H=]8YXRZ[2
S1
R0
R4
R133
R134
!i122 1
L0 74 106
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R1
vfair_arbiter_w_mask
R2
R3
!i10b 1
!s100 T;XQ2m2S1V=9MHM`bNjhB3
IJz3c^ZG;BU4lH`aU4b3133
S1
R0
R4
R133
R134
!i122 1
L0 181 62
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R1
vgram_sdp
R2
R3
!i10b 1
!s100 =ZH4X?;6dWfdTW=[CL:7A1
IlD0ffE[[NDz9R7zj<g[cG2
S1
R0
R4
8/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/gram_sdp.v
F/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/gram_sdp.v
!i122 1
L0 74 136
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R1
vinorder_wrf_channel
R2
R14
R60
DXx4 work 27 inorder_wrf_channel_sv_unit 0 22 LCCg=gHzl?:S;ND?=dz901
R3
R5
r1
!s85 0
!i10b 1
!s100 0iRAOHPl`zVdTE@g@_L9@2
IzS>`RTZ<en29S6oAC5f@C3
!s105 inorder_wrf_channel_sv_unit
S1
R0
R50
Z135 8/homes/varungohil/Dagger/hw/b/rtl/inorder_wrf_channel.sv
Z136 F/homes/varungohil/Dagger/hw/b/rtl/inorder_wrf_channel.sv
!i122 0
L0 63 381
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xinorder_wrf_channel_sv_unit
R2
R14
R60
R3
VLCCg=gHzl?:S;ND?=dz901
r1
!s85 0
!i10b 1
!s100 R`a]OI@97z>zUEQg>W3eN1
ILCCg=gHzl?:S;ND?=dz901
!i103 1
S1
R0
R50
R135
R136
R51
!i122 0
L0 59 0
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vlatency_pipe
R2
R3
!i10b 1
!s100 RY^0WjgVbJY8KW^QLchG=1
I;6g[j[MNd<3;I6`Jo^ocZ0
S1
R0
R50
Z137 8/homes/varungohil/Dagger/hw/b/rtl/latency_pipe.sv
Z138 F/homes/varungohil/Dagger/hw/b/rtl/latency_pipe.sv
!i122 0
L0 65 37
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
Xlocal_mem_cfg_pkg
R2
R63
R72
!i10b 1
!s100 N3c5ajMgZ5eTY22>Azb:E1
Ijl[SXg4_z]X]M0]4^dYaU0
S1
R0
R85
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/local_mem_cfg_pkg.sv
!i122 0
Z139 L0 33 0
Vjl[SXg4_z]X]M0]4^dYaU0
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vnic
R2
R14
R67
R68
R5
r1
!s85 0
!i10b 1
!s100 ]kdJC=>O^QS=R@S3o=BK`1
IdObe6i7]C4TKPeMd[`l>P1
R69
S1
R0
w1651698838
Z140 8/homes/varungohil/Dagger/hw/rtl/nic.sv
R116
!i122 1
L0 24 916
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vnic_counters
R2
R14
R67
R68
R5
r1
!s85 0
!i10b 1
!s100 SI?5<l0ZNJX1VS:n[E0k32
IzedGcF`BcQD3j_CMIz<1_3
R69
S1
R0
Z141 w1650824896
8/homes/varungohil/Dagger/hw/rtl/nic_counters.sv
R118
!i122 1
L0 7 74
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
Xnic_sv_unit
R2
R14
R68
VI?dgE];=5dzAhTQ^kgizm0
r1
!s85 0
!i10b 1
!s100 d3dlaPHczJYPi9X4ISMon2
II?dgE];=5dzAhTQ^kgizm0
!i103 1
S1
R0
R23
R140
R116
R117
R42
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R103
R105
R71
R101
R102
R104
R106
R107
R111
R112
R89
R118
R119
R120
R121
R122
R123
!i122 1
R43
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
Yofs_plat_avalon_mem_if
R14
DXx4 work 30 ofs_plat_avalon_mem_if_sv_unit 0 22 i_H>IRbY^OD6[?9kE:>cl2
R2
Z142 DXx4 work 16 ofs_plat_log_pkg 0 22 g08AA?`Wlc`UiPWnJ;A253
Z143 !s110 1652829386
R5
r1
!s85 0
!i10b 1
!s100 mBMhmKC;5:NA0QJo`fKhX1
IfjMm?Y>mcZJn`EJ1@^ZAW1
!s105 ofs_plat_avalon_mem_if_sv_unit
S1
R0
R16
Z144 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.sv
Z145 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_if.sv
!i122 0
Z146 L0 37 0
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_if_async_rob
R2
R143
!i10b 1
!s100 ]GWea^KI?834=24QZ^JQ10
IheN<NR4_TWWcVR<`e2`BF1
S1
R0
R16
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_async_rob.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_async_rob.sv
!i122 0
L0 38 316
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_if_async_shim
R2
R14
Z147 DXx4 work 41 ofs_plat_avalon_mem_if_async_shim_sv_unit 0 22 Wi0AmCXGDR=MWTXoeE=WD3
R143
R5
r1
!s85 0
!i10b 1
!s100 ;Qe]Q=YhXK82gnz58PWnL1
IZBeNlcX33z_BF9NfoWbYe3
Z148 !s105 ofs_plat_avalon_mem_if_async_shim_sv_unit
S1
R0
R16
Z149 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_async_shim.sv
Z150 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_async_shim.sv
!i122 0
L0 37 186
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_if_async_shim_set_sink
R2
R14
R147
R143
R5
r1
!s85 0
!i10b 1
!s100 ;M08973<W5`:hO_9iiQ]`1
IZZnkzlY=3^80]nd9e3z1T0
R148
S1
R0
R16
R149
R150
!i122 0
L0 226 47
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_avalon_mem_if_async_shim_sv_unit
R2
R14
R143
VWi0AmCXGDR=MWTXoeE=WD3
r1
!s85 0
!i10b 1
!s100 9eIQR[09^G^?Vl?BOodL=0
IWi0AmCXGDR=MWTXoeE=WD3
!i103 1
S1
R0
R23
R149
R150
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_if_connect
R2
R14
Z151 DXx4 work 38 ofs_plat_avalon_mem_if_connect_sv_unit 0 22 <NE0ALcOSWh]`d`Qa2^fR3
R143
R5
r1
!s85 0
!i10b 1
!s100 <E@2k`zdZ;VeDF3UNciz00
I<oj7:KSO@bK[eBQ9f7fgz0
Z152 !s105 ofs_plat_avalon_mem_if_connect_sv_unit
S1
R0
R16
Z153 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_connect.sv
Z154 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_connect.sv
!i122 0
Z155 L0 36 13
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_if_connect_sink_clk
R2
R14
R151
R143
R5
r1
!s85 0
!i10b 1
!s100 U95nU?>MkIi9QWUnWA>>52
IJ[R36fP0;A^PG6@cmESCL2
R152
S1
R0
R16
R153
R154
!i122 0
Z156 L0 52 19
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_if_connect_source_clk
R2
R14
R151
R143
R5
r1
!s85 0
!i10b 1
!s100 F8aje7g6RDK]gECQII5aV2
I^63z^4cDMjPiM3JKje^dL1
R152
S1
R0
R16
R153
R154
!i122 0
Z157 L0 74 19
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_avalon_mem_if_connect_sv_unit
R2
R14
R143
V<NE0ALcOSWh]`d`Qa2^fR3
r1
!s85 0
!i10b 1
!s100 H<ka]dj?hlfh5Rj1eXX^l1
I<NE0ALcOSWh]`d`Qa2^fR3
!i103 1
S1
R0
R23
R153
R154
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_if_map_bursts
R2
R14
DXx4 work 41 ofs_plat_avalon_mem_if_map_bursts_sv_unit 0 22 azY3JWEI6U9gRI;5^g^AO0
R143
R5
r1
!s85 0
!i10b 1
!s100 1;ck3bJR>R0F]_B4UUEj@1
ILDJO8WcIC@MTLD>:V8nMl3
!s105 ofs_plat_avalon_mem_if_map_bursts_sv_unit
S1
R0
R16
Z158 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_map_bursts.sv
Z159 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_map_bursts.sv
!i122 0
L0 37 230
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_avalon_mem_if_map_bursts_sv_unit
R2
R14
R143
VazY3JWEI6U9gRI;5^g^AO0
r1
!s85 0
!i10b 1
!s100 4V]I]n9<9mZ41;ZV5lDQ60
IazY3JWEI6U9gRI;5^g^AO0
!i103 1
S1
R0
R23
R158
R159
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_if_reg
R2
R14
Z160 DXx4 work 34 ofs_plat_avalon_mem_if_reg_sv_unit 0 22 Jd3W^WU938nTz`5g2z[IB2
R143
R5
r1
!s85 0
!i10b 1
!s100 _5^_3<ZKQoEk0nHV^jdY43
IdJGem2<hebFLFcl=Y@S`G2
Z161 !s105 ofs_plat_avalon_mem_if_reg_sv_unit
S1
R0
R16
Z162 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_reg.sv
Z163 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_reg.sv
!i122 0
L0 39 107
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_if_reg_simple
R2
R14
DXx4 work 41 ofs_plat_avalon_mem_if_reg_simple_sv_unit 0 22 <aB;]KTKSTFKc2E]m<a<50
R143
R5
r1
!s85 0
!i10b 1
!s100 d]@X2?_ciQ@`TzFV^YSka0
I4edgmP_MRaZTZoae5>QCz3
!s105 ofs_plat_avalon_mem_if_reg_simple_sv_unit
S1
R0
R16
Z164 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_reg_simple.sv
Z165 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_reg_simple.sv
!i122 0
L0 41 91
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_avalon_mem_if_reg_simple_sv_unit
R2
R14
R143
V<aB;]KTKSTFKc2E]m<a<50
r1
!s85 0
!i10b 1
!s100 ANk2Vo6FfUPVj690`oj;f0
I<aB;]KTKSTFKc2E]m<a<50
!i103 1
S1
R0
R23
R164
R165
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_if_reg_sink_clk
R2
R14
R160
R143
R5
r1
!s85 0
!i10b 1
!s100 4MjKe_G>Vj8fRPfCJoEM92
Ilm]g5aS?298eiaezYKmLi1
R161
S1
R0
R16
R162
R163
!i122 0
L0 149 42
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_if_reg_source_clk
R2
R14
R160
R143
R5
r1
!s85 0
!i10b 1
!s100 a_7:Fhli>SzK6Y_7]MTha1
Ij2aGZ:T_W=:9OHCzT?g;_2
R161
S1
R0
R16
R162
R163
!i122 0
L0 194 42
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_avalon_mem_if_reg_sv_unit
R2
R14
R143
VJd3W^WU938nTz`5g2z[IB2
r1
!s85 0
!i10b 1
!s100 ?]5CLF9e=gE[1;Z6S[iz?1
IJd3W^WU938nTz`5g2z[IB2
!i103 1
S1
R0
R23
R162
R163
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_if_skid
R2
R14
DXx4 work 35 ofs_plat_avalon_mem_if_skid_sv_unit 0 22 i2MA>A;9^e53JO?=OGPKN0
R143
R5
r1
!s85 0
!i10b 1
!s100 cJDKRX9cXA[MndS=Q28TD2
I3[7n52fj5M@]?AiDD`C3l2
!s105 ofs_plat_avalon_mem_if_skid_sv_unit
S1
R0
R16
Z166 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_skid.sv
Z167 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_skid.sv
!i122 0
L0 37 94
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_avalon_mem_if_skid_sv_unit
R2
R14
R143
Vi2MA>A;9^e53JO?=OGPKN0
r1
!s85 0
!i10b 1
!s100 @zZNO@QBR`9bDCo_F@;GR1
Ii2MA>A;9^e53JO?=OGPKN0
!i103 1
S1
R0
R23
R166
R167
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_avalon_mem_if_sv_unit
R2
R14
R143
Vi_H>IRbY^OD6[?9kE:>cl2
r1
!s85 0
!i10b 1
!s100 =6feoM2a[HMh27BER7KhR3
Ii_H>IRbY^OD6[?9kE:>cl2
!i103 1
S1
R0
R23
R144
R145
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_if_to_rdwr_if
R2
R14
DXx4 work 41 ofs_plat_avalon_mem_if_to_rdwr_if_sv_unit 0 22 8VGWhmSN][gRAN=eK_hG60
R143
R5
r1
!s85 0
!i10b 1
!s100 GOk=IodSF`kR9?Cl_SALT3
I<C5Y5PEH<3EnM7l9Uh?^Y3
!s105 ofs_plat_avalon_mem_if_to_rdwr_if_sv_unit
S1
R0
R16
Z168 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_to_rdwr_if.sv
Z169 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_if_to_rdwr_if.sv
!i122 0
L0 37 32
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_avalon_mem_if_to_rdwr_if_sv_unit
R2
R14
R143
V8VGWhmSN][gRAN=eK_hG60
r1
!s85 0
!i10b 1
!s100 =J2TgVBa?N3j[RFf[TEa<0
I8VGWhmSN][gRAN=eK_hG60
!i103 1
S1
R0
R23
R168
R169
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_if_user_ext
R2
R14
DXx4 work 39 ofs_plat_avalon_mem_if_user_ext_sv_unit 0 22 ceK`3>L<?l`E@Zd7`l?LC0
R143
R5
r1
!s85 0
!i10b 1
!s100 Ne3iz_5m5V7OTif5g?:e20
I_RhVKC@kSbQ7_6z@4I:Cg2
!s105 ofs_plat_avalon_mem_if_user_ext_sv_unit
S1
R0
R16
Z170 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/prims/ofs_plat_avalon_mem_if_user_ext.sv
Z171 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/prims/ofs_plat_avalon_mem_if_user_ext.sv
!i122 0
L0 39 142
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_avalon_mem_if_user_ext_sv_unit
R2
R14
R143
VceK`3>L<?l`E@Zd7`l?LC0
r1
!s85 0
!i10b 1
!s100 7C]FUmNALb>A;;NLC19@k0
IceK`3>L<?l`E@Zd7`l?LC0
!i103 1
S1
R0
R23
R170
R171
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Yofs_plat_avalon_mem_rdwr_if
R14
DXx4 work 35 ofs_plat_avalon_mem_rdwr_if_sv_unit 0 22 `a6d?B<8IcjSEb>o3VKhV2
R2
R142
R143
R5
r1
!s85 0
!i10b 1
!s100 BDzlJY7feL<iOg6@Z[Gzg1
IK4AETIE7K96COWXi_91;13
!s105 ofs_plat_avalon_mem_rdwr_if_sv_unit
S1
R0
R16
Z172 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.sv
Z173 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/ofs_plat_avalon_mem_rdwr_if.sv
!i122 0
Z174 L0 40 0
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_rdwr_if_async_rob
R2
R15
R143
!i10b 1
!s100 1@IfhXb3h54iZc_m2_GCD0
I]hb@h3FKZIb]IM9g`HSLO0
S1
R0
R16
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_async_rob.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_async_rob.sv
!i122 0
L0 38 367
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_rdwr_if_async_shim
R2
R143
!i10b 1
!s100 UlgOWabPjTIMK]T=WVEE00
IzmRbiagbElYcIB@edgUH32
S1
R0
R16
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_async_shim.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_async_shim.sv
!i122 0
L0 35 214
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_rdwr_if_connect
R2
R14
Z175 DXx4 work 43 ofs_plat_avalon_mem_rdwr_if_connect_sv_unit 0 22 ]GhJjg1MzPC2_hndW=VUV1
R143
R5
r1
!s85 0
!i10b 1
!s100 4`oIVZ2^dJWXVf?aT^<GK0
ISO^U1:K6@ZHSkA?Gzb`fF3
Z176 !s105 ofs_plat_avalon_mem_rdwr_if_connect_sv_unit
S1
R0
R16
Z177 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_connect.sv
Z178 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_connect.sv
!i122 0
R155
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_rdwr_if_connect_sink_clk
R2
R14
R175
R143
R5
r1
!s85 0
!i10b 1
!s100 geaL_H]20bhGAj@f?kBg>1
IYPXeJMHf=9<Skogf4U`290
R176
S1
R0
R16
R177
R178
!i122 0
R156
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_rdwr_if_connect_source_clk
R2
R14
R175
R143
R5
r1
!s85 0
!i10b 1
!s100 49@m=g`3H^kUIG_IYERg60
INOUGQ_RPMJoF3Z24R5=E40
R176
S1
R0
R16
R177
R178
!i122 0
R157
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_avalon_mem_rdwr_if_connect_sv_unit
R2
R14
R143
V]GhJjg1MzPC2_hndW=VUV1
r1
!s85 0
!i10b 1
!s100 37KcDV14BRdNdefiT1dK82
I]GhJjg1MzPC2_hndW=VUV1
!i103 1
S1
R0
R23
R177
R178
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_rdwr_if_map_bursts
R2
R14
DXx4 work 46 ofs_plat_avalon_mem_rdwr_if_map_bursts_sv_unit 0 22 ceL_5AhhBmiS5J77_1[7j1
R143
R5
r1
!s85 0
!i10b 1
!s100 j>kY5WjF1fl<L22n3jQ`[0
I[@NhU=7QneHP?YifB]G3C2
!s105 ofs_plat_avalon_mem_rdwr_if_map_bursts_sv_unit
S1
R0
R16
Z179 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_map_bursts.sv
Z180 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_map_bursts.sv
!i122 0
L0 37 269
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_avalon_mem_rdwr_if_map_bursts_sv_unit
R2
R14
R143
VceL_5AhhBmiS5J77_1[7j1
r1
!s85 0
!i10b 1
!s100 c1_^S[=B<KDREB][;4RU?0
IceL_5AhhBmiS5J77_1[7j1
!i103 1
S1
R0
R23
R179
R180
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_rdwr_if_mux
R2
R14
DXx4 work 39 ofs_plat_avalon_mem_rdwr_if_mux_sv_unit 0 22 57IcA<BMLGf;jAj?ZFaT<2
R143
R5
r1
!s85 0
!i10b 1
!s100 0:z``NacB<2Z2oOOzbXhN0
I1RDS1mLGkb7Kifa<<UX701
!s105 ofs_plat_avalon_mem_rdwr_if_mux_sv_unit
S1
R0
R16
Z181 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_mux.sv
Z182 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_mux.sv
!i122 0
L0 40 372
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_avalon_mem_rdwr_if_mux_sv_unit
R2
R14
R143
V57IcA<BMLGf;jAj?ZFaT<2
r1
!s85 0
!i10b 1
!s100 PnScHmQ@d]T?T47nZIgge3
I57IcA<BMLGf;jAj?ZFaT<2
!i103 1
S1
R0
R23
R181
R182
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_rdwr_if_reg
R2
R14
Z183 DXx4 work 39 ofs_plat_avalon_mem_rdwr_if_reg_sv_unit 0 22 NBM:bC7a06Oj:X7SHKQ]a1
R143
R5
r1
!s85 0
!i10b 1
!s100 D:AePcG;Nk`M;AXf_32H92
IcjGH4YZh=H]lT:0zV1eR?3
Z184 !s105 ofs_plat_avalon_mem_rdwr_if_reg_sv_unit
S1
R0
R16
Z185 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_reg.sv
Z186 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_reg.sv
!i122 0
L0 39 138
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_rdwr_if_reg_simple
R2
R14
DXx4 work 46 ofs_plat_avalon_mem_rdwr_if_reg_simple_sv_unit 0 22 ZX9aaXIXEz:Z?^1<<mBZM1
R143
R5
r1
!s85 0
!i10b 1
!s100 ;EhPPFoKMWZmOO6a?lWi91
IH8On5XVFz79Cga:O=Bk[<0
!s105 ofs_plat_avalon_mem_rdwr_if_reg_simple_sv_unit
S1
R0
R16
Z187 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_reg_simple.sv
Z188 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_reg_simple.sv
!i122 0
L0 41 99
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_avalon_mem_rdwr_if_reg_simple_sv_unit
R2
R14
R143
VZX9aaXIXEz:Z?^1<<mBZM1
r1
!s85 0
!i10b 1
!s100 KM@Hcoa3lAFUh?z8IgmF03
IZX9aaXIXEz:Z?^1<<mBZM1
!i103 1
S1
R0
R23
R187
R188
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_rdwr_if_reg_sink_clk
R2
R14
R183
R143
R5
r1
!s85 0
!i10b 1
!s100 ;lVh1jgO[A5PW7JZ2]z8n0
IZaZ^cnlgD4iFbPhM]>1Go1
R184
S1
R0
R16
R185
R186
!i122 0
L0 180 39
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_rdwr_if_reg_source_clk
R2
R14
R183
R143
R5
r1
!s85 0
!i10b 1
!s100 85RlV9jg5_?6W@4Pm<6RU3
I2e_J686`2kJln40SY51Iz3
R184
S1
R0
R16
R185
R186
!i122 0
L0 222 39
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_avalon_mem_rdwr_if_reg_sv_unit
R2
R14
R143
VNBM:bC7a06Oj:X7SHKQ]a1
r1
!s85 0
!i10b 1
!s100 PUXENj@I4M<LVA<67;d_[3
INBM:bC7a06Oj:X7SHKQ]a1
!i103 1
S1
R0
R23
R185
R186
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_rdwr_if_skid
R2
R14
DXx4 work 40 ofs_plat_avalon_mem_rdwr_if_skid_sv_unit 0 22 k1ZniXc?J_FEN^1P0a<910
R143
R5
r1
!s85 0
!i10b 1
!s100 PhRVm@[<:?UlD6Ekc^5;>0
Il9a3h9^E4ei9S7CCUY5;<1
!s105 ofs_plat_avalon_mem_rdwr_if_skid_sv_unit
S1
R0
R16
Z189 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_skid.sv
Z190 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_skid.sv
!i122 0
L0 37 125
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_avalon_mem_rdwr_if_skid_sv_unit
R2
R14
R143
Vk1ZniXc?J_FEN^1P0a<910
r1
!s85 0
!i10b 1
!s100 oF5SDPfONMdLe5UZ]I^d@0
Ik1ZniXc?J_FEN^1P0a<910
!i103 1
S1
R0
R23
R189
R190
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_avalon_mem_rdwr_if_sv_unit
R2
R14
R143
V`a6d?B<8IcjSEb>o3VKhV2
r1
!s85 0
!i10b 1
!s100 NBJUM]i^8D3aBEZih1d6L0
I`a6d?B<8IcjSEb>o3VKhV2
!i103 1
S1
R0
R23
R172
R173
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_avalon_mem_rdwr_if_to_mem_if
R2
R14
DXx4 work 45 ofs_plat_avalon_mem_rdwr_if_to_mem_if_sv_unit 0 22 JffnB<a61eM;T1PO;Az`W3
R143
R5
r1
!s85 0
!i10b 1
!s100 @kLeZ==4Gk]RTWXAL[h1>1
IIDMO0z=:h?=:;gT7KYBjL3
!s105 ofs_plat_avalon_mem_rdwr_if_to_mem_if_sv_unit
S1
R0
R16
Z191 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_to_mem_if.sv
Z192 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/avalon/prims/ofs_plat_avalon_mem_rdwr_if_to_mem_if.sv
!i122 0
L0 37 229
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_avalon_mem_rdwr_if_to_mem_if_sv_unit
R2
R14
R143
VJffnB<a61eM;T1PO;Az`W3
r1
!s85 0
!i10b 1
!s100 DR[NHd06mT]KHR52jK?hU2
IJffnB<a61eM;T1PO;Az`W3
!i103 1
S1
R0
R23
R191
R192
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Yofs_plat_axi_mem_if
R14
DXx4 work 27 ofs_plat_axi_mem_if_sv_unit 0 22 LnT:og6VADACKLI?^Liaj3
R142
R2
Z193 DXx4 work 20 ofs_plat_axi_mem_pkg 0 22 5hDZHP[gS<VJg=k2dS5HM1
R143
R5
r1
!s85 0
!i10b 1
!s100 E]7R94N8JVI0AS@=^F>cN3
Ii[G9NR_Xn9>`QZfTaVA4A2
!s105 ofs_plat_axi_mem_if_sv_unit
S1
R0
R16
Z194 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.sv
Z195 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_mem_if.sv
Z196 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_mem_checker.vh
!i122 0
L0 55 0
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_async_rob
R14
DXx4 work 37 ofs_plat_axi_mem_if_async_rob_sv_unit 0 22 3`V[6T4C:9U4N?5d4S=z01
R2
R193
R143
R5
r1
!s85 0
!i10b 1
!s100 0zkB65dbk5z[0Nlk9oG_e1
IhFohH]C:FAJdCSE_[_DTW3
!s105 ofs_plat_axi_mem_if_async_rob_sv_unit
S1
R0
R16
Z197 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_rob.sv
Z198 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_rob.sv
!i122 0
L0 41 367
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_if_async_rob_sv_unit
R2
R14
R143
V3`V[6T4C:9U4N?5d4S=z01
r1
!s85 0
!i10b 1
!s100 `]@eZTZi:VzVgUmnDY3]C1
I3`V[6T4C:9U4N?5d4S=z01
!i103 1
S1
R0
R23
R197
R198
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_async_shim
R2
R14
DXx4 work 38 ofs_plat_axi_mem_if_async_shim_sv_unit 0 22 jm[Q1z`Z;VhL04;?=zlE=2
R143
R5
r1
!s85 0
!i10b 1
!s100 T4P]IUe@D[jhL9Lo[;7;H0
IBIRK;]1RkE5_nGkKM7b;c2
!s105 ofs_plat_axi_mem_if_async_shim_sv_unit
S1
R0
R16
Z199 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_shim.sv
Z200 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_shim.sv
!i122 0
L0 40 168
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_async_shim_channel
R2
R143
!i10b 1
!s100 BRD5`UElag6CGUIof=?m22
Ig3hHBDG3IVPXI_^CUTBP[1
S1
R0
R95
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_shim_channel.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_async_shim_channel.sv
!i122 0
L0 35 116
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_if_async_shim_sv_unit
R2
R14
R143
Vjm[Q1z`Z;VhL04;?=zlE=2
r1
!s85 0
!i10b 1
!s100 e>C5zH[FHKZWJMmeN63Dk0
Ijm[Q1z`Z;VhL04;?=zlE=2
!i103 1
S1
R0
R23
R199
R200
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_connect
R2
R14
Z201 DXx4 work 35 ofs_plat_axi_mem_if_connect_sv_unit 0 22 SRSa7iVdE8HVK1oEFzj>91
R143
R5
r1
!s85 0
!i10b 1
!s100 12?AHL>T>7Y1_gGn`X]n80
I3;=^Xl1?]<B>lA7AfBEm=1
Z202 !s105 ofs_plat_axi_mem_if_connect_sv_unit
S1
R0
R16
Z203 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_connect.sv
Z204 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_connect.sv
!i122 0
Z205 L0 36 17
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_connect_by_field
R2
R14
R201
R143
R5
r1
!s85 0
!i10b 1
!s100 cF3ed9Y]ZLT9@ml8f`BdT0
IaTTWG5J4[PHjz73D]0cb_1
R202
S1
R0
R16
R203
R204
!i122 0
L0 111 27
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_connect_sink_clk
R2
R14
R201
R143
R5
r1
!s85 0
!i10b 1
!s100 HD87U4aDPWAL:;R9AH<[11
I`M67NZnz^RmRAS0X39B:80
R202
S1
R0
R16
R203
R204
!i122 0
Z206 L0 56 23
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_connect_source_clk
R2
R14
R201
R143
R5
r1
!s85 0
!i10b 1
!s100 mhkfjT[ROHoPhFD2gJL8A1
IRGh[mACDeTZ>`=RhTYAKI1
R202
S1
R0
R16
R203
R204
!i122 0
Z207 L0 82 23
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_if_connect_sv_unit
R2
R14
R143
VSRSa7iVdE8HVK1oEFzj>91
r1
!s85 0
!i10b 1
!s100 gegeJC4VMYZ<]lV2NWQK;3
ISRSa7iVdE8HVK1oEFzj>91
!i103 1
S1
R0
R23
R203
R204
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_fixup_wlast
R2
R14
DXx4 work 39 ofs_plat_axi_mem_if_fixup_wlast_sv_unit 0 22 haZ^D_gcYHRS?G`hcFLIB3
R143
R5
r1
!s85 0
!i10b 1
!s100 ZRVfYWN@DWlLgAXl[zje?2
I07gO:WK3k6P@FNQ]4kQ<23
!s105 ofs_plat_axi_mem_if_fixup_wlast_sv_unit
S1
R0
R16
Z208 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_fixup_wlast.sv
Z209 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_fixup_wlast.sv
!i122 0
L0 37 121
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_if_fixup_wlast_sv_unit
R2
R14
R143
VhaZ^D_gcYHRS?G`hcFLIB3
r1
!s85 0
!i10b 1
!s100 bGENFWZPK4`mUEfTY>c:61
IhaZ^D_gcYHRS?G`hcFLIB3
!i103 1
S1
R0
R23
R208
R209
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_map_bursts
R2
R14
Z210 DXx4 work 38 ofs_plat_axi_mem_if_map_bursts_sv_unit 0 22 HQzlV?0HG2m2<TVj@U5b;1
R143
R5
r1
!s85 0
!i10b 1
!s100 4L6c2PjT?cbMO:SNgAN@C1
I6?Wnih20NjWBMDz^;12^A0
Z211 !s105 ofs_plat_axi_mem_if_map_bursts_sv_unit
S1
R0
R16
Z212 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_map_bursts.sv
Z213 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_map_bursts.sv
!i122 0
L0 36 76
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_map_bursts_impl
R2
R14
R210
R143
R5
r1
!s85 0
!i10b 1
!s100 E4G^boh89XC^jSgzKh=ZO0
I5IO?<T:J4V4iL2WcBm^=:1
R211
S1
R0
R16
R212
R213
!i122 0
L0 119 304
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_if_map_bursts_sv_unit
R2
R14
R143
VHQzlV?0HG2m2<TVj@U5b;1
r1
!s85 0
!i10b 1
!s100 OW<OlbK:F7Q_^nzW94Lic1
IHQzlV?0HG2m2<TVj@U5b;1
!i103 1
S1
R0
R23
R212
R213
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_reg
R2
R14
Z214 DXx4 work 31 ofs_plat_axi_mem_if_reg_sv_unit 0 22 WINo^>:d:oHR^YS[?`mdA1
R143
R5
r1
!s85 0
!i10b 1
!s100 a?32MUiZYGV_zQHK6J??C1
ICBOACL8Gz[N`Knoc7VL>42
Z215 !s105 ofs_plat_axi_mem_if_reg_sv_unit
S1
R0
R16
Z216 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_reg.sv
Z217 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_reg.sv
!i122 0
Z218 L0 39 147
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_reg_simple
R2
R14
DXx4 work 38 ofs_plat_axi_mem_if_reg_simple_sv_unit 0 22 RZTozcGCD=5aVMH?o7MQL2
R143
R5
r1
!s85 0
!i10b 1
!s100 ok7Z31zQD19XYi1mIRFW52
IZo=_6?7;HG8hZNNa`ABe:0
!s105 ofs_plat_axi_mem_if_reg_simple_sv_unit
S1
R0
R16
Z219 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_reg_simple.sv
Z220 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_reg_simple.sv
!i122 0
L0 46 159
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_if_reg_simple_sv_unit
R2
R14
R143
VRZTozcGCD=5aVMH?o7MQL2
r1
!s85 0
!i10b 1
!s100 aU2]87o]Sf]Va<oeaL4j02
IRZTozcGCD=5aVMH?o7MQL2
!i103 1
S1
R0
R23
R219
R220
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_reg_sink_clk
R2
R14
R214
R143
R5
r1
!s85 0
!i10b 1
!s100 eIGKnJMe31`?n9FcoblG^1
IFF@BI6?5S:zGnkCQWGT0S1
R215
S1
R0
R16
R216
R217
!i122 0
Z221 L0 189 39
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_reg_source_clk
R2
R14
R214
R143
R5
r1
!s85 0
!i10b 1
!s100 DDS<G=XElV4f59`@m_R;c2
Iac<]SzZh[fHahUJ[dQPmj2
R215
S1
R0
R16
R216
R217
!i122 0
Z222 L0 231 39
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_if_reg_sv_unit
R2
R14
R143
VWINo^>:d:oHR^YS[?`mdA1
r1
!s85 0
!i10b 1
!s100 MEbC5]Z=I=;64PH`=glLG2
IWINo^>:d:oHR^YS[?`mdA1
!i103 1
S1
R0
R23
R216
R217
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_rsp_credits
R2
R14
DXx4 work 39 ofs_plat_axi_mem_if_rsp_credits_sv_unit 0 22 `XVX4ZbQi>kX`R>YBIJi:1
R143
R5
r1
!s85 0
!i10b 1
!s100 MaVNb:9kcBcgXAbV6=KV81
I5Q4W>kO;2nkDWW@^?8NH=0
!s105 ofs_plat_axi_mem_if_rsp_credits_sv_unit
S1
R0
R16
Z223 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_rsp_credits.sv
Z224 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_rsp_credits.sv
!i122 0
L0 39 148
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_if_rsp_credits_sv_unit
R2
R14
R143
V`XVX4ZbQi>kX`R>YBIJi:1
r1
!s85 0
!i10b 1
!s100 `JzT^3>f:bKfKzU]agEn00
I`XVX4ZbQi>kX`R>YBIJi:1
!i103 1
S1
R0
R23
R223
R224
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_skid
R2
R14
DXx4 work 32 ofs_plat_axi_mem_if_skid_sv_unit 0 22 z>ILI^JW793IT_`UVX29E3
R143
R5
r1
!s85 0
!i10b 1
!s100 N2D^T?n@h;?642_dDULQY2
Ih86YDnXR93O=eOzZ;XCIN2
!s105 ofs_plat_axi_mem_if_skid_sv_unit
S1
R0
R16
Z225 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_skid.sv
Z226 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_skid.sv
!i122 0
L0 37 106
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_if_skid_sv_unit
R2
R14
R143
Vz>ILI^JW793IT_`UVX29E3
r1
!s85 0
!i10b 1
!s100 QWllG4CCELaj_;7VbX;i61
Iz>ILI^JW793IT_`UVX29E3
!i103 1
S1
R0
R23
R225
R226
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_if_sv_unit
R2
R14
R143
VLnT:og6VADACKLI?^Liaj3
r1
!s85 0
!i10b 1
!s100 gE?8J1hA7ga?=;S^U029m2
ILnT:og6VADACKLI?^Liaj3
!i103 1
S1
R0
R23
R194
R195
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_sync
R2
R14
DXx4 work 32 ofs_plat_axi_mem_if_sync_sv_unit 0 22 OO]HzGLfA70F2;0]g?9mA1
R143
R5
r1
!s85 0
!i10b 1
!s100 oCKb^XZCTDEKiN5bPd8VV0
I^Ld10C8`^k[?OS<hbAfcI2
!s105 ofs_plat_axi_mem_if_sync_sv_unit
S1
R0
R16
Z227 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_sync.sv
Z228 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_sync.sv
!i122 0
L0 42 54
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_if_sync_sv_unit
R2
R14
R143
VOO]HzGLfA70F2;0]g?9mA1
r1
!s85 0
!i10b 1
!s100 j2B7<7Y4OSAWF`nj=NT2R0
IOO]HzGLfA70F2;0]g?9mA1
!i103 1
S1
R0
R23
R227
R228
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_to_avalon_rdwr_if
R2
R14
Z229 DXx4 work 45 ofs_plat_axi_mem_if_to_avalon_rdwr_if_sv_unit 0 22 7JA^[74GdF0mo2flNK:k]2
R143
R5
r1
!s85 0
!i10b 1
!s100 k2;bnKOiI2hljmVRJljHe2
IVi^Dd>LNN>>=VRG6bjZ`I1
Z230 !s105 ofs_plat_axi_mem_if_to_avalon_rdwr_if_sv_unit
S1
R0
R16
Z231 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_to_avalon_rdwr_if.sv
Z232 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_if_to_avalon_rdwr_if.sv
!i122 0
L0 49 364
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_if_to_avalon_rdwr_if_rd_meta
R2
R14
R229
R143
R5
r1
!s85 0
!i10b 1
!s100 =Ub5;cmOHoM1HMzo11<Gm2
IfeJAoBRPPFUI[I5219Uh20
R230
S1
R0
R16
R231
R232
!i122 0
L0 420 61
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_if_to_avalon_rdwr_if_sv_unit
R2
R14
R143
V7JA^[74GdF0mo2flNK:k]2
r1
!s85 0
!i10b 1
!s100 TGjI6K3FImYo_G19PUIFI2
I7JA^[74GdF0mo2flNK:k]2
!i103 1
S1
R0
R23
R231
R232
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Yofs_plat_axi_mem_lite_if
R14
DXx4 work 32 ofs_plat_axi_mem_lite_if_sv_unit 0 22 NfgmOkfQgDQ2kcNTA:f`I2
R142
R2
R193
R143
R5
r1
!s85 0
!i10b 1
!s100 Gd_>nQ19P^J8kYj853_G01
I36gm>onUloV=2]5B]B]H@1
!s105 ofs_plat_axi_mem_lite_if_sv_unit
S1
R0
R16
Z233 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_mem_lite_if.sv
Z234 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_mem_lite_if.sv
R196
!i122 0
L0 60 0
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_lite_if_async_shim
R2
R14
Z235 DXx4 work 43 ofs_plat_axi_mem_lite_if_async_shim_sv_unit 0 22 b;n`d1FhJ<4Bz[fMjnS5[3
R143
R5
r1
!s85 0
!i10b 1
!s100 c_ohl>XiFeGgh:WZkV3aM2
IndZETcW4@7hhK?4X20j_h2
Z236 !s105 ofs_plat_axi_mem_lite_if_async_shim_sv_unit
S1
R0
R16
Z237 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_async_shim.sv
Z238 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_async_shim.sv
!i122 0
L0 38 165
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_lite_if_async_shim_set_sink
R2
R14
R235
R143
R5
r1
!s85 0
!i10b 1
!s100 [0bbVnJ:<JFfE9WzSXTcR2
IOB1cIi[AfK:T7<81_VB;T2
R236
S1
R0
R16
R237
R238
!i122 0
L0 206 41
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_lite_if_async_shim_sv_unit
R2
R14
R143
Vb;n`d1FhJ<4Bz[fMjnS5[3
r1
!s85 0
!i10b 1
!s100 A;oONTfMY>GT]?nm18@jo0
Ib;n`d1FhJ<4Bz[fMjnS5[3
!i103 1
S1
R0
R23
R237
R238
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_lite_if_connect
R2
R14
Z239 DXx4 work 40 ofs_plat_axi_mem_lite_if_connect_sv_unit 0 22 <WI[GNX<cU=R_=LHFPQeh2
R143
R5
r1
!s85 0
!i10b 1
!s100 e12kj]X2I]6d=he3O?ekH3
I3E_AVhOczE[oX;o8jS0Ne1
Z240 !s105 ofs_plat_axi_mem_lite_if_connect_sv_unit
S1
R0
R16
Z241 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_connect.sv
Z242 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_connect.sv
!i122 0
R205
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_lite_if_connect_sink_clk
R2
R14
R239
R143
R5
r1
!s85 0
!i10b 1
!s100 f6i6a76ka:W7W]>lY2iB10
IlD^ec2BV=nCDUX1GfPQUm0
R240
S1
R0
R16
R241
R242
!i122 0
R206
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_lite_if_connect_source_clk
R2
R14
R239
R143
R5
r1
!s85 0
!i10b 1
!s100 :]UJST2>NhGd0XJmAZGHJ2
IX43<>LGHIKBX8Z9Y6QBfM1
R240
S1
R0
R16
R241
R242
!i122 0
R207
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_lite_if_connect_sv_unit
R2
R14
R143
V<WI[GNX<cU=R_=LHFPQeh2
r1
!s85 0
!i10b 1
!s100 <RmLVPUg2knIN[<HF`[m11
I<WI[GNX<cU=R_=LHFPQeh2
!i103 1
S1
R0
R23
R241
R242
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_lite_if_reg
R2
R14
Z243 DXx4 work 36 ofs_plat_axi_mem_lite_if_reg_sv_unit 0 22 el:Pz;igi74eozc>FnTV30
R143
R5
r1
!s85 0
!i10b 1
!s100 `Q:KS0SC@AlOlB;o8oEP11
IoST0<@1oJ_@iV3Mfz@WaF1
Z244 !s105 ofs_plat_axi_mem_lite_if_reg_sv_unit
S1
R0
R16
Z245 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_reg.sv
Z246 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_reg.sv
!i122 0
R218
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_lite_if_reg_sink_clk
R2
R14
R243
R143
R5
r1
!s85 0
!i10b 1
!s100 6JLfgN6Pnci873F4bKS::3
IU6`AgzXZn]4PFzg8IMN0K0
R244
S1
R0
R16
R245
R246
!i122 0
R221
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_lite_if_reg_source_clk
R2
R14
R243
R143
R5
r1
!s85 0
!i10b 1
!s100 YGbn_lb92JHJKTNBNI8:S2
I5SFfZH2<Zk3zW@hVK[P1d0
R244
S1
R0
R16
R245
R246
!i122 0
R222
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_lite_if_reg_sv_unit
R2
R14
R143
Vel:Pz;igi74eozc>FnTV30
r1
!s85 0
!i10b 1
!s100 l3Zf`LTJSBo6YXG3znK7f1
Iel:Pz;igi74eozc>FnTV30
!i103 1
S1
R0
R23
R245
R246
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_lite_if_skid
R2
R14
DXx4 work 37 ofs_plat_axi_mem_lite_if_skid_sv_unit 0 22 zSo:2n:CQRkMCJCE2G_ng0
R143
R5
r1
!s85 0
!i10b 1
!s100 BN[OazhN?a5o6MF@0W:dN2
Io;FARiTYGK:BMAo<T;dea0
!s105 ofs_plat_axi_mem_lite_if_skid_sv_unit
S1
R0
R16
Z247 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_skid.sv
Z248 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_skid.sv
!i122 0
L0 37 161
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_lite_if_skid_sv_unit
R2
R14
R143
VzSo:2n:CQRkMCJCE2G_ng0
r1
!s85 0
!i10b 1
!s100 b5PPG=1NPV^U?Pd8Vnd?P0
IzSo:2n:CQRkMCJCE2G_ng0
!i103 1
S1
R0
R23
R247
R248
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_lite_if_sv_unit
R2
R14
R143
VNfgmOkfQgDQ2kcNTA:f`I2
r1
!s85 0
!i10b 1
!s100 =3N`?dHSYHPQ=YVK3_zA81
INfgmOkfQgDQ2kcNTA:f`I2
!i103 1
S1
R0
R23
R233
R234
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_mem_lite_if_sync
R2
R14
DXx4 work 37 ofs_plat_axi_mem_lite_if_sync_sv_unit 0 22 <]8a]NIG[N3TKHQ^=[29[0
R143
R5
r1
!s85 0
!i10b 1
!s100 1^WCVO[b2GzK@iUkn^4OE1
Ih6dR1CT8IB;b[:8jhbM[:2
!s105 ofs_plat_axi_mem_lite_if_sync_sv_unit
S1
R0
R16
Z249 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_sync.sv
Z250 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_mem_lite_if_sync.sv
!i122 0
L0 41 90
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_lite_if_sync_sv_unit
R2
R14
R143
V<]8a]NIG[N3TKHQ^=[29[0
r1
!s85 0
!i10b 1
!s100 ^=iC>N3YWozC56Ude1J010
I<]8a]NIG[N3TKHQ^=[29[0
!i103 1
S1
R0
R23
R249
R250
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_mem_pkg
R2
R72
!i10b 1
!s100 B4_XA^W^<`dWaThzHgGTg1
I5hDZHP[gS<VJg=k2dS5HM1
S1
R0
R16
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_mem_pkg.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_mem_pkg.sv
!i122 0
L0 35 0
V5hDZHP[gS<VJg=k2dS5HM1
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
Yofs_plat_axi_stream_if
R2
R142
R143
!i10b 1
!s100 5ag9>7^XT3Q@_hHX1aicK0
I^hQkooR[>i[I79lReAik22
S1
R0
R16
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_stream_if.sv
!i122 0
R146
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_stream_if_connect
R2
R14
DXx4 work 38 ofs_plat_axi_stream_if_connect_sv_unit 0 22 =e:?3fcO409h7oNfDTeDM2
R143
R5
r1
!s85 0
!i10b 1
!s100 ]KRUYX4gRc1]ANALUd9LC2
IID8Q_I2<iOPLnBVE5Q?]@3
!s105 ofs_plat_axi_stream_if_connect_sv_unit
S1
R0
R16
Z251 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_stream_if_connect.sv
Z252 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_stream_if_connect.sv
!i122 0
R205
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_stream_if_connect_sv_unit
R2
R14
R143
V=e:?3fcO409h7oNfDTeDM2
r1
!s85 0
!i10b 1
!s100 9YDY:M<h6>4FEK0_C@YJN0
I=e:?3fcO409h7oNfDTeDM2
!i103 1
S1
R0
R23
R251
R252
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_stream_if_skid_sink_clk
R2
R14
Z253 DXx4 work 35 ofs_plat_axi_stream_if_skid_sv_unit 0 22 RGg@2i`O;[mB[DG5CR2gU3
R143
R5
r1
!s85 0
!i10b 1
!s100 M?4ijmMf4IZ]o9@S>ADE23
I83a3`Y460h[1NNjIMR3942
Z254 !s105 ofs_plat_axi_stream_if_skid_sv_unit
S1
R0
R16
Z255 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_stream_if_skid.sv
Z256 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/prims/ofs_plat_axi_stream_if_skid.sv
!i122 0
L0 38 34
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_axi_stream_if_skid_source_clk
R2
R14
R253
R143
R5
r1
!s85 0
!i10b 1
!s100 U>9SF@_XB2JdD1Ph@@ZoX3
IfzddQoQ0h0d:N_Rc@Z<>D3
R254
S1
R0
R16
R255
R256
!i122 0
L0 75 34
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_axi_stream_if_skid_sv_unit
R2
R14
R143
VRGg@2i`O;[mB[DG5CR2gU3
r1
!s85 0
!i10b 1
!s100 IO`;CnESQ4>`lGHnY[4E;2
IRGg@2i`O;[mB[DG5CR2gU3
!i103 1
S1
R0
R23
R255
R256
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Yofs_plat_axi_stream_opaque_if
R2
R142
R143
!i10b 1
!s100 80oJUL]G>Y<33nbb`ALf]1
II4BcPAF<T8:zozIoFRhdX3
S1
R0
R16
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_stream_opaque_if.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/axi/ofs_plat_axi_stream_opaque_if.sv
!i122 0
R174
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_ccip_if_connect
R2
R14
DXx4 work 32 ofs_plat_ccip_if_connect_sv_unit 0 22 flRF[gUdadPcofJo=;WSc0
R143
R5
r1
!s85 0
!i10b 1
!s100 BZ:0a<WCAG5`FCa0jfmUL0
Ild12ZHS@zZFin[5LC^l0D0
!s105 ofs_plat_ccip_if_connect_sv_unit
S1
R0
Z257 w1590615082
Z258 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_ccip_if_connect.sv
Z259 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_ccip_if_connect.sv
!i122 0
L0 36 16
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_ccip_if_connect_sv_unit
R2
R14
R143
VflRF[gUdadPcofJo=;WSc0
r1
!s85 0
!i10b 1
!s100 D6a6H9c^UciNfJaLW;3Km2
IflRF[gUdadPcofJo=;WSc0
!i103 1
S1
R0
R23
R258
R259
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_ccip_if_funcs_pkg
R2
R14
R72
VfI@DQMV?i_39^0GDANoKR3
r1
!s85 0
!i10b 1
!s100 4cinkkI6:f[ka?SLYDK=o2
IfI@DQMV?i_39^0GDANoKR3
S1
R0
R95
Z260 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_ccip_if_funcs_pkg.sv
Z261 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_ccip_if_funcs_pkg.sv
!i122 0
L0 39 0
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_ccip_if_funcs_pkg_sv_unit
R2
R14
R72
VcYC<K6=bf9JZ701k57k8P2
r1
!s85 0
!i10b 1
!s100 ;ABVeeM<OMR9>I>hPTXR=1
IcYC<K6=bf9JZ701k57k8P2
!i103 1
S1
R0
R23
R260
R261
R42
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Yofs_plat_host_ccip_if
R2
R14
DXx4 work 29 ofs_plat_host_ccip_if_sv_unit 0 22 8N>F5lmlOLh]1mO3jeS>X1
R142
R143
R5
r1
!s85 0
!i10b 1
!s100 V]Ilmljz9;]bYg]f62g942
I=o_3DO9M0RFn>j@1_F9K?2
!s105 ofs_plat_host_ccip_if_sv_unit
S1
R0
R95
Z262 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.sv
Z263 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_host_ccip_if.sv
!i122 0
R146
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_host_ccip_if_sv_unit
R2
R14
R143
V8N>F5lmlOLh]1mO3jeS>X1
r1
!s85 0
!i10b 1
!s100 J<AbVW37Z701mMc<gllNk0
I8N>F5lmlOLh]1mO3jeS>X1
!i103 1
S1
R0
R23
R262
R263
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_host_chan_as_avalon_mem_rdwr
R2
R14
Z264 DXx4 work 45 ofs_plat_host_chan_as_avalon_mem_rdwr_sv_unit 0 22 Je_[0?c;nZ[o[<DSVWdjN0
R3
R5
r1
!s85 0
!i10b 1
!s100 __VJ8jkg[B^HK46Ukm?b=0
ID?Z5dLdhF]Hio9ANS@egY3
Z265 !s105 ofs_plat_host_chan_as_avalon_mem_rdwr_sv_unit
S1
R0
R85
Z266 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_avalon_mem_rdwr.sv
Z267 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_avalon_mem_rdwr.sv
!i122 0
L0 62 43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_host_chan_as_avalon_mem_rdwr_impl
R14
R264
R2
R86
R3
R5
r1
!s85 0
!i10b 1
!s100 ;8B>e1zn]<0mV@gEB`bnQ3
Ih;daSK<e]Bmm=fS[SA24e3
R265
S1
R0
R85
R266
R267
!i122 0
L0 318 78
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_host_chan_as_avalon_mem_rdwr_sv_unit
R2
R14
R3
VJe_[0?c;nZ[o[<DSVWdjN0
r1
!s85 0
!i10b 1
!s100 TQFXo?Rj>NL[g`jCCDXj30
IJe_[0?c;nZ[o[<DSVWdjN0
!i103 1
S1
R0
R23
R266
R267
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_host_chan_as_avalon_mem_rdwr_with_dual_mmio
R14
R264
R2
R86
R3
R5
r1
!s85 0
!i10b 1
!s100 g^JY0RTUQm:n=JR_LL@^72
I5i=flfCboEjS9Dnk;Qh^R0
R265
S1
R0
R85
R266
R267
!i122 0
L0 193 113
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_host_chan_as_avalon_mem_rdwr_with_mmio
R14
R264
R2
R86
R3
R5
r1
!s85 0
!i10b 1
!s100 HYYUD`LPoPzZlPL3FR68n3
Iz=TM383kBeH7K5H^Ni4Zh0
R265
S1
R0
R85
R266
R267
!i122 0
L0 111 75
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_host_chan_as_axi_mem
R2
R14
Z268 DXx4 work 37 ofs_plat_host_chan_as_axi_mem_sv_unit 0 22 MAIFzaj_ViSiDf2k0EXL72
R3
R5
r1
!s85 0
!i10b 1
!s100 TU;i`jdzBo^P1VFKB`S;E0
IhS7Ib;8`LJ8J7K>RH5cc[1
Z269 !s105 ofs_plat_host_chan_as_axi_mem_sv_unit
S1
R0
R85
Z270 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_axi_mem.sv
Z271 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_axi_mem.sv
!i122 0
L0 52 44
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_host_chan_as_axi_mem_impl
R14
R268
R2
R86
R3
R5
r1
!s85 0
!i10b 1
!s100 D:RUOOoC0PAbiTB;ALR@]1
I3fEGffKi^Hf;f:4^cVh@11
R269
S1
R0
R85
R270
R271
!i122 0
L0 305 78
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_host_chan_as_axi_mem_sv_unit
R2
R14
R3
VMAIFzaj_ViSiDf2k0EXL72
r1
!s85 0
!i10b 1
!s100 M7]IG95G`H=A9dYaaQ6072
IMAIFzaj_ViSiDf2k0EXL72
!i103 1
S1
R0
R23
R270
R271
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_host_chan_as_axi_mem_with_dual_mmio
R14
R268
R2
R86
R3
R5
r1
!s85 0
!i10b 1
!s100 ;A4IYGUBTl?Ka;j1H_laO0
Iok`U:7PCJ`2^6R_g2Li7G0
R269
S1
R0
R85
R270
R271
!i122 0
L0 184 109
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_host_chan_as_axi_mem_with_mmio
R14
R268
R2
R86
R3
R5
r1
!s85 0
!i10b 1
!s100 nnCU@>^KLYc1eX>cEKo?D3
I7D9OUbKUT1WQY?S;dEQca0
R269
S1
R0
R85
R270
R271
!i122 0
L0 102 75
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_host_chan_as_ccip
R14
DXx4 work 34 ofs_plat_host_chan_as_ccip_sv_unit 0 22 UkmJT=KB5JR9Fh6;`Oz@d0
R2
R86
R3
R5
r1
!s85 0
!i10b 1
!s100 d^mhUA?g`?_Rnki3[PgN^3
IYWiJTLUH[=DVmjWO3ZYIB3
!s105 ofs_plat_host_chan_as_ccip_sv_unit
S1
R0
R85
Z272 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_ccip.sv
Z273 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_as_ccip.sv
!i122 0
Z274 L0 47 258
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_host_chan_as_ccip_sv_unit
R2
R14
R3
VUkmJT=KB5JR9Fh6;`Oz@d0
r1
!s85 0
!i10b 1
!s100 =H^04DG_04Ug;o;>6[=HZ1
IUkmJT=KB5JR9Fh6;`Oz@d0
!i103 1
S1
R0
R23
R272
R273
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_host_chan_avalon_mem_pkg
R2
R72
!i10b 1
!s100 VGYi0[[@`95P8o77O8dGH3
I??Zo6^NaEJO1DQE[ChH[B2
S1
R0
R16
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_avalon_mem_pkg.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_host_chan_avalon_mem_pkg.sv
!i122 0
Z275 L0 31 0
V??Zo6^NaEJO1DQE[ChH[B2
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_host_chan_axi_mem_pkg
R2
R72
!i10b 1
!s100 1lGFT68C;`A]B`zg@H6:m0
ILJkQ<n>aLfh9JkCAZk]9P1
S1
R0
R16
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_axi_mem_pkg.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_host_chan_axi_mem_pkg.sv
!i122 0
R275
VLJkQ<n>aLfh9JkCAZk]9P1
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
Yofs_plat_host_chan_fiu_if
R14
DXx4 work 33 ofs_plat_host_chan_fiu_if_sv_unit 0 22 UlQzmh9`X0zb:33^T<1X=2
R2
R142
R3
R5
r1
!s85 0
!i10b 1
!s100 8oB>LGXU7VWjmBW?6`W9]0
I6QTTH2UI@4MQzg9RZLMl_0
!s105 ofs_plat_host_chan_fiu_if_sv_unit
S1
R0
R85
Z276 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_fiu_if.sv
Z277 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_fiu_if.sv
!i122 0
R84
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_host_chan_fiu_if_sv_unit
R2
R14
R3
VUlQzmh9`X0zb:33^T<1X=2
r1
!s85 0
!i10b 1
!s100 jJlmlkR0_jPNbh<DUWUnV1
IUlQzmh9`X0zb:33^T<1X=2
!i103 1
S1
R0
R23
R276
R277
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_host_chan_fiu_if_tie_off
R2
R14
DXx4 work 41 ofs_plat_host_chan_fiu_if_tie_off_sv_unit 0 22 1AVn_A]iSNk@H<iAZ]g9K3
R3
R5
r1
!s85 0
!i10b 1
!s100 <lKCXAj3z;;EL?4Xd4B0;1
IB9^k0B:2dBOEC=`0SRmV01
!s105 ofs_plat_host_chan_fiu_if_tie_off_sv_unit
S1
R0
R85
Z278 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_fiu_if_tie_off.sv
Z279 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/ofs_plat_host_chan_fiu_if_tie_off.sv
!i122 0
L0 39 13
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_host_chan_fiu_if_tie_off_sv_unit
R2
R14
R3
V1AVn_A]iSNk@H<iAZ]g9K3
r1
!s85 0
!i10b 1
!s100 i;AXD8]:2ak8fFDGf[E0b0
I1AVn_A]iSNk@H<iAZ]g9K3
!i103 1
S1
R0
R23
R278
R279
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_host_chan_pkg
R2
R72
VFaP3h2`1FX261zGBbzHgV0
r1
!s85 0
!i10b 1
!s100 L]`z6L61NYM2[A3iU1m@>3
IFaP3h2`1FX261zGBbzHgV0
S1
R0
R85
Z280 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/include/ofs_plat_host_chan_pkg.sv
Z281 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/include/ofs_plat_host_chan_pkg.sv
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_host_chan_pkg_sv_unit
R2
R14
R72
VC;=Ich:b=fL56dIXb3RCb2
r1
!s85 0
!i10b 1
!s100 EOkKocPM^FWb=OCE[lL<Q0
IC;=Ich:b=fL56dIXb3RCb2
!i103 1
S1
R0
R23
R280
R281
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Yofs_plat_hssi_fiu_if
R2
R14
DXx4 work 28 ofs_plat_hssi_fiu_if_sv_unit 0 22 F^ld1[cT1YJIeHa1iTBAh3
R3
R5
r1
!s85 0
!i10b 1
!s100 oUUTdLN:LV^e]NE^9=?Xk1
IROLMBNAceHTLC@OPhm7d:0
!s105 ofs_plat_hssi_fiu_if_sv_unit
S1
R0
R85
Z282 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/hssi/ofs_plat_hssi_fiu_if.sv
Z283 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/hssi/ofs_plat_hssi_fiu_if.sv
!i122 0
R84
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_hssi_fiu_if_sv_unit
R2
R14
R3
VF^ld1[cT1YJIeHa1iTBAh3
r1
!s85 0
!i10b 1
!s100 A?E?Qm<Y@gzTgg_m_4TE?2
IF^ld1[cT1YJIeHa1iTBAh3
!i103 1
S1
R0
R23
R282
R283
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_hssi_fiu_if_tie_off
R2
R14
DXx4 work 36 ofs_plat_hssi_fiu_if_tie_off_sv_unit 0 22 d0QQoj=MAVl][jVJi8US^3
R3
R5
r1
!s85 0
!i10b 1
!s100 mESlfLmk1PT;ROOcWI;lT2
I=_TkDiS2@_LfGHlWX_S_m0
!s105 ofs_plat_hssi_fiu_if_tie_off_sv_unit
S1
R0
R85
Z284 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/hssi/ofs_plat_hssi_fiu_if_tie_off.sv
Z285 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/hssi/ofs_plat_hssi_fiu_if_tie_off.sv
!i122 0
L0 38 24
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_hssi_fiu_if_tie_off_sv_unit
R2
R14
R3
Vd0QQoj=MAVl][jVJi8US^3
r1
!s85 0
!i10b 1
!s100 Z_;^;L3@Y@_IfE;FJ>>@O2
Id0QQoj=MAVl][jVJi8US^3
!i103 1
S1
R0
R23
R284
R285
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Yofs_plat_if
R2
R14
DXx4 work 19 ofs_plat_if_sv_unit 0 22 G<S]fR9]5L`5`IzlPPUkk2
R3
R5
r1
!s85 0
!i10b 1
!s100 U9ZAS<n19>nnB_o6lWmHR3
IG:i8AfH2gKVB;lKmgja:C1
!s105 ofs_plat_if_sv_unit
S1
R0
R85
Z286 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ofs_plat_if.sv
Z287 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ofs_plat_if.sv
!i122 0
L0 42 0
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_if_sv_unit
R2
R14
R3
VG<S]fR9]5L`5`IzlPPUkk2
r1
!s85 0
!i10b 1
!s100 C80W1kR78eSOV60WQNO6J0
IG<S]fR9]5L`5`IzlPPUkk2
!i103 1
S1
R0
R23
R286
R287
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_if_tie_off_unused
R2
R3
!i10b 1
!s100 Yj[>O[o9JL7TcSNl;Ji@12
Ib@nk9NC8ifVm2nb^_>9[Z3
S1
R0
R85
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ofs_plat_if_tie_off_unused.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ofs_plat_if_tie_off_unused.sv
!i122 0
L0 35 71
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_join_resets
R2
R143
!i10b 1
!s100 C4Ad^cjXaWECZ7]47ZVKV0
I4Re43=P?mX72L8ITGMWN[0
S1
R0
R95
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/clocks/ofs_plat_merge_resets.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/clocks/ofs_plat_merge_resets.sv
!i122 0
L0 35 31
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_local_mem_as_avalon_mem
R14
DXx4 work 40 ofs_plat_local_mem_as_avalon_mem_sv_unit 0 22 f2IFP9V<hJJH]HfQIV43O3
R2
R63
R3
R5
r1
!s85 0
!i10b 1
!s100 54TI1UC7MV:Az>7jeiRhL3
INn_GcTCGKWKK=6f^0oTSl2
!s105 ofs_plat_local_mem_as_avalon_mem_sv_unit
S1
R0
R85
Z288 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_as_avalon_mem.sv
Z289 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_as_avalon_mem.sv
!i122 0
L0 47 295
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_local_mem_as_avalon_mem_sv_unit
R2
R14
R3
Vf2IFP9V<hJJH]HfQIV43O3
r1
!s85 0
!i10b 1
!s100 4HDS`nXg3F9A5h<Qaojo73
If2IFP9V<hJJH]HfQIV43O3
!i103 1
S1
R0
R23
R288
R289
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_local_mem_as_axi_mem
R2
R14
DXx4 work 37 ofs_plat_local_mem_as_axi_mem_sv_unit 0 22 hGde?QaOia10o@TJeML?00
DXx4 work 30 ofs_plat_local_mem_axi_mem_pkg 0 22 PL:^Jz<HhVh]2a78aYzU70
R3
R5
r1
!s85 0
!i10b 1
!s100 fa@_>z>0AMoLBePo_1Xbk0
IXV?e=cb4CkI6EUMNoHiUL2
!s105 ofs_plat_local_mem_as_axi_mem_sv_unit
S1
R0
R85
Z290 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_as_axi_mem.sv
Z291 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_as_axi_mem.sv
!i122 0
R274
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_local_mem_as_axi_mem_sv_unit
R2
R14
R3
VhGde?QaOia10o@TJeML?00
r1
!s85 0
!i10b 1
!s100 2ZZ@3KZiRcel?YO1D88En2
IhGde?QaOia10o@TJeML?00
!i103 1
S1
R0
R23
R290
R291
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_local_mem_avalon_mem_pkg
R2
R72
!i10b 1
!s100 TVLTfJ9UeDZm@5e>MoDZ>1
IB93RkDnn9cG<0UoBN@Z9g2
S1
R0
R16
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/afu_ifcs/avalon/ofs_plat_local_mem_avalon_mem_pkg.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/afu_ifcs/avalon/ofs_plat_local_mem_avalon_mem_pkg.sv
!i122 0
R275
VB93RkDnn9cG<0UoBN@Z9g2
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_local_mem_axi_mem_pkg
R2
R72
!i10b 1
!s100 AGi;hTNL2^6`ZP<>?l;Kh3
IPL:^Jz<HhVh]2a78aYzU70
S1
R0
R16
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/afu_ifcs/axi/ofs_plat_local_mem_axi_mem_pkg.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/afu_ifcs/axi/ofs_plat_local_mem_axi_mem_pkg.sv
!i122 0
R275
VPL:^Jz<HhVh]2a78aYzU70
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
Yofs_plat_local_mem_fiu_if
R14
DXx4 work 33 ofs_plat_local_mem_fiu_if_sv_unit 0 22 6@kA`:Goo2VGnYZzGYX^O0
R142
R2
R63
R64
R3
R5
r1
!s85 0
!i10b 1
!s100 ZK8caHbKac2C4e=zF5X:f2
I=k>ZES73K8h_oDnh_8ObN1
!s105 ofs_plat_local_mem_fiu_if_sv_unit
S1
R0
R85
Z292 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_fiu_if.sv
Z293 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_fiu_if.sv
!i122 0
R84
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_local_mem_fiu_if_sv_unit
R2
R14
R3
V6@kA`:Goo2VGnYZzGYX^O0
r1
!s85 0
!i10b 1
!s100 2gZR_eM3F8SjbLbIGg`j13
I6@kA`:Goo2VGnYZzGYX^O0
!i103 1
S1
R0
R23
R292
R293
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_local_mem_fiu_if_tie_off
R2
R14
DXx4 work 41 ofs_plat_local_mem_fiu_if_tie_off_sv_unit 0 22 @X4<6azR=a>djSXhNzSC60
R3
R5
r1
!s85 0
!i10b 1
!s100 245ne5k=`PBD:jkl;QGFQ0
IgFnISBS95[VTVGz]mdnGJ1
!s105 ofs_plat_local_mem_fiu_if_tie_off_sv_unit
S1
R0
R85
Z294 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_fiu_if_tie_off.sv
Z295 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/local_mem/ofs_plat_local_mem_fiu_if_tie_off.sv
!i122 0
L0 38 11
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_local_mem_fiu_if_tie_off_sv_unit
R2
R14
R3
V@X4<6azR=a>djSXhNzSC60
r1
!s85 0
!i10b 1
!s100 ZK9D89ZNG7CId=KfgKm0A2
I@X4<6azR=a>djSXhNzSC60
!i103 1
S1
R0
R23
R294
R295
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_log_pkg
R2
R72
!i10b 1
!s100 1Oz4>1_]La_NCWA^a>2:^1
Ig08AA?`Wlc`UiPWnJ;A253
S1
R0
R95
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/ofs_plat_log_pkg.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/ofs_plat_log_pkg.sv
!i122 0
R77
Vg08AA?`Wlc`UiPWnJ;A253
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_map_avalon_mem_rdwr_if_to_host_mem
R2
R14
DXx4 work 51 ofs_plat_map_avalon_mem_rdwr_if_to_host_mem_sv_unit 0 22 2NdWFRiRlChFR9:GzS;zF3
R15
R72
R5
r1
!s85 0
!i10b 1
!s100 US`ecS`?@>:8l;o;E`LS52
IT4a;BhGR9iV9XEl]Jb^Pn0
!s105 ofs_plat_map_avalon_mem_rdwr_if_to_host_mem_sv_unit
S1
R0
R16
Z296 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_map_avalon_mem_rdwr_if_to_host_mem.sv
Z297 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/avalon/ofs_plat_map_avalon_mem_rdwr_if_to_host_mem.sv
!i122 0
L0 39 96
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_map_avalon_mem_rdwr_if_to_host_mem_sv_unit
R2
R14
R72
V2NdWFRiRlChFR9:GzS;zF3
r1
!s85 0
!i10b 1
!s100 1iOf1;V?k]:zMI_D;XbdO0
I2NdWFRiRlChFR9:GzS;zF3
!i103 1
S1
R0
R23
R296
R297
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_map_axi_mem_if_to_host_mem
R2
R14
DXx4 work 43 ofs_plat_map_axi_mem_if_to_host_mem_sv_unit 0 22 JN=U_o?lDhPL8EcOg`_662
Z298 DXx4 work 30 ofs_plat_host_chan_axi_mem_pkg 0 22 LJkQ<n>aLfh9JkCAZk]9P1
R72
R5
r1
!s85 0
!i10b 1
!s100 FK`IFE52Zz>75AYK9P[U[2
I8Fg<K1[M4YND:j_A;4_@13
!s105 ofs_plat_map_axi_mem_if_to_host_mem_sv_unit
S1
R0
R16
Z299 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_map_axi_mem_if_to_host_mem.sv
Z300 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/axi/ofs_plat_map_axi_mem_if_to_host_mem.sv
!i122 0
L0 39 121
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_map_axi_mem_if_to_host_mem_sv_unit
R2
R14
R72
VJN=U_o?lDhPL8EcOg`_662
r1
!s85 0
!i10b 1
!s100 O8BCXn?R=?W<2W1iALX8L0
IJN=U_o?lDhPL8EcOg`_662
!i103 1
S1
R0
R23
R299
R300
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_map_ccip_as_avalon_host_mem
R14
DXx4 work 44 ofs_plat_map_ccip_as_avalon_host_mem_sv_unit 0 22 92C?Tedn02`ZVZOnGLV^_3
Z301 DXx4 work 26 ofs_plat_ccip_if_funcs_pkg 0 22 fI@DQMV?i_39^0GDANoKR3
R15
R2
R142
R143
R5
r1
!s85 0
!i10b 1
!s100 @W@>ilz9_`8<_bE]jB==g3
I77SOX<aO@]fk^H;A1nDlg0
!s105 ofs_plat_map_ccip_as_avalon_host_mem_sv_unit
S1
R0
R16
Z302 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_avalon_host_mem.sv
Z303 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_avalon_host_mem.sv
!i122 0
L0 38 368
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_map_ccip_as_avalon_host_mem_sv_unit
R2
R14
R143
V92C?Tedn02`ZVZOnGLV^_3
r1
!s85 0
!i10b 1
!s100 :iNfiTTanA058k5K1Y:SY1
I92C?Tedn02`ZVZOnGLV^_3
!i103 1
S1
R0
R23
R302
R303
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_map_ccip_as_avalon_mmio
R2
R14
Z304 DXx4 work 40 ofs_plat_map_ccip_as_avalon_mmio_sv_unit 0 22 <ORQ0EDI<Ze@SJezn[APD0
R143
R5
r1
!s85 0
!i10b 1
!s100 I]7]Z?4f>c3bMoADTgja13
I`DAR`n[oUA2m[^?>R_?Q@1
Z305 !s105 ofs_plat_map_ccip_as_avalon_mmio_sv_unit
S1
R0
R16
Z306 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_avalon_mmio.sv
Z307 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_avalon_mmio.sv
!i122 0
L0 49 41
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_map_ccip_as_avalon_mmio_impl
R2
R14
R304
R143
R5
r1
!s85 0
!i10b 1
!s100 J8P?Z65IYA0>WiA]feYcn3
IebZmYe6@A;@;ML8W6mc]o1
R305
S1
R0
R16
R306
R307
!i122 0
L0 142 322
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_map_ccip_as_avalon_mmio_sv_unit
R2
R14
R143
V<ORQ0EDI<Ze@SJezn[APD0
r1
!s85 0
!i10b 1
!s100 ghFg<BmSLf1z<5W9C<<jl1
I<ORQ0EDI<Ze@SJezn[APD0
!i103 1
S1
R0
R23
R306
R307
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_map_ccip_as_avalon_mmio_wo
R2
R14
R304
R143
R5
r1
!s85 0
!i10b 1
!s100 PFVK[o]ha?:1U;M<`2aYK2
I7>jfK_=n5?H@bZk13FmY41
R305
S1
R0
R16
R306
R307
!i122 0
L0 98 39
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_map_ccip_as_axi_host_mem
R14
DXx4 work 41 ofs_plat_map_ccip_as_axi_host_mem_sv_unit 0 22 LEZX;Q5@<GUX;WH;lze9G2
R301
R142
R2
R298
R143
R5
r1
!s85 0
!i10b 1
!s100 DG_8@MPZ2ToUcKeak^UFa0
IgM@5Y8SWAU6]LB>f^:]oH0
!s105 ofs_plat_map_ccip_as_axi_host_mem_sv_unit
S1
R0
R16
Z308 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_axi_host_mem.sv
Z309 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_axi_host_mem.sv
!i122 0
L0 36 401
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_map_ccip_as_axi_host_mem_sv_unit
R2
R14
R143
VLEZX;Q5@<GUX;WH;lze9G2
r1
!s85 0
!i10b 1
!s100 jEZkPPcGLJ]hal3ZV`?Jg3
ILEZX;Q5@<GUX;WH;lze9G2
!i103 1
S1
R0
R23
R308
R309
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_map_ccip_as_axi_mmio
R2
R14
Z310 DXx4 work 37 ofs_plat_map_ccip_as_axi_mmio_sv_unit 0 22 Z8J4^<F[PfAAF:<?7_>KQ1
R143
R5
r1
!s85 0
!i10b 1
!s100 UE4z0PA=?`eJ3GmWSaaTe0
IG:m<UoIU8zhLSB9oU]9>33
Z311 !s105 ofs_plat_map_ccip_as_axi_mmio_sv_unit
S1
R0
R16
Z312 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_axi_mmio.sv
Z313 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_map_ccip_as_axi_mmio.sv
!i122 0
L0 52 41
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_map_ccip_as_axi_mmio_impl
R2
R14
R310
R193
R143
R5
r1
!s85 0
!i10b 1
!s100 c4X]bI10A72diG?DY>K<n3
IC_UH>gGnV:S;72[4DZ68B1
R311
S1
R0
R16
R312
R313
!i122 0
L0 145 327
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_map_ccip_as_axi_mmio_sv_unit
R2
R14
R143
VZ8J4^<F[PfAAF:<?7_>KQ1
r1
!s85 0
!i10b 1
!s100 C[Om[>z>;PWQg23?LZ9XP0
IZ8J4^<F[PfAAF:<?7_>KQ1
!i103 1
S1
R0
R23
R312
R313
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_map_ccip_as_axi_mmio_wo
R2
R14
R310
R143
R5
r1
!s85 0
!i10b 1
!s100 _JiE^@UG4YIkzY3MNNm0[3
IGzS3B1kGAE:U[B`TXhDmf0
R311
S1
R0
R16
R312
R313
!i122 0
L0 101 39
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_arb_rr
R2
R3
!i10b 1
!s100 5b1PAi90E4C_<kn:nQSYE3
IZg3odc>LmBz0j5eA7GNkh2
S1
R0
R257
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_arb_rr.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_arb_rr.sv
!i122 0
L0 35 74
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_burstcount0_mapping_gearbox
R2
R3
!i10b 1
!s100 0_8OL9PW@0S5bFjoh<[7m1
IHG0DnmRCfLEO3AVT:X?6C1
S1
R0
R16
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_burstcount0_mapping_gearbox.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_burstcount0_mapping_gearbox.sv
!i122 0
L0 44 103
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_burstcount0_sop_tracker
R2
R3
!i10b 1
!s100 k@i1@E4[NT=g4<Wf[[OOf2
IjXjQ5FoFMbnbjUGkbEKTb1
S1
R0
R257
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_burstcount0_sop_tracker.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_burstcount0_sop_tracker.sv
!i122 0
Z314 L0 41 47
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_burstcount1_mapping_gearbox
R2
R3
!i10b 1
!s100 QaZYV=cLP1BT@3YbnSF@f2
I9;=L^U]=[RlS2TO_digA13
S1
R0
R16
Z315 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_burstcount1_mapping_gearbox.sv
Z316 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_burstcount1_mapping_gearbox.sv
!i122 0
L0 44 97
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_burstcount1_natural_mapping_gearbox
R2
R3
!i10b 1
!s100 [FINcC?nT]HYFY0lXUNBV1
InmQ^UjCL=dzj[WdoS?0bM0
S1
R0
R16
R315
R316
!i122 0
L0 362 124
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_burstcount1_page_mapping_gearbox
R2
R3
!i10b 1
!s100 W4HXGKNVOQUHSF1Un0c^;2
IIcB8m[B]@L^YOKUP:gPmc0
S1
R0
R16
R315
R316
!i122 0
L0 227 133
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_burstcount1_simple_mapping_gearbox
R2
R3
!i10b 1
!s100 8K<]8^bmcHK6XaNCXW5Yh2
IJB6T;LIEUQ?6kR_YPcH5W2
S1
R0
R16
R315
R316
!i122 0
L0 147 75
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_burstcount1_sop_tracker
R2
R3
!i10b 1
!s100 z3Ccd;Lo`Z_6J[9:n2C@f1
Iigl6U?gP3e=<=9:5c8Y;g0
S1
R0
R257
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_burstcount1_sop_tracker.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_burstcount1_sop_tracker.sv
!i122 0
R314
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_clock_crossing_reg
R2
R3
!i10b 1
!s100 S6TmozY]RLXTcfFJCI1II1
I=EG8b2jS_R`TCmjaQec200
S1
R0
Z317 w1590674749
Z318 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_clock_crossing_reg.sv
Z319 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_clock_crossing_reg.sv
!i122 0
L0 38 32
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_clock_crossing_reset
R2
R3
!i10b 1
!s100 ncU`:jk45G@JCeKLOcTbQ3
I<E^h2U<5kZSa8XmTB1PFc3
S1
R0
R317
R318
R319
!i122 0
L0 76 26
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_clock_crossing_reset_async
R2
R3
!i10b 1
!s100 VQNH[6D@DC`jLSRmb?g2C1
I<DnSfX:6a4fmZDJdMfc@53
S1
R0
R317
R318
R319
!i122 0
L0 110 21
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_fifo2
R2
R3
!i10b 1
!s100 a^D`o452L[Zde_F9`oEaa0
IJM:C@SUXXzN9M;<A7Q;DE3
S1
R0
R257
Z320 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_fifo2.sv
Z321 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_fifo2.sv
!i122 0
L0 36 39
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_fifo2_peek
R2
R3
!i10b 1
!s100 V^jb;V4;>:5Tm>Pj[:87M2
IY2o:^ez3FfWa<kBobUBOB3
S1
R0
R257
R320
R321
!i122 0
L0 80 71
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_fifo_bram
R2
R14
DXx4 work 31 ofs_plat_prim_fifo_bram_sv_unit 0 22 UC_;TXXb@@Ce=Tnb3Ue[J0
R3
R5
r1
!s85 0
!i10b 1
!s100 9IDzPQS74eoj6dH0KV4dm3
I3Y[a<dn_J8TBkTaYg1P[K3
!s105 ofs_plat_prim_fifo_bram_sv_unit
S1
R0
R257
Z322 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_fifo_bram.sv
Z323 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_fifo_bram.sv
!i122 0
L0 39 94
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_prim_fifo_bram_sv_unit
R2
R14
R3
VUC_;TXXb@@Ce=Tnb3Ue[J0
r1
!s85 0
!i10b 1
!s100 `NgdW2gCHd5?g=o8I9=XI2
IUC_;TXXb@@Ce=Tnb3Ue[J0
!i103 1
S1
R0
R23
R322
R323
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_fifo_dc
R2
R14
Z324 DXx4 work 29 ofs_plat_prim_fifo_dc_sv_unit 0 22 `3k_of[aDn4[FWUJSa1@73
R3
R5
r1
!s85 0
!i10b 1
!s100 m`NE6f71i^oL8e21;Y3bG3
IE^Dmcd=LO1=QmdKjllS_92
Z325 !s105 ofs_plat_prim_fifo_dc_sv_unit
S1
R0
Z326 w1601660921
Z327 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_fifo_dc.sv
Z328 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_fifo_dc.sv
!i122 0
L0 39 85
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_fifo_dc_af
R2
R14
R324
R3
R5
r1
!s85 0
!i10b 1
!s100 J6?^FC_n]ED=61MT^A>iz2
IB4[`?hZi6f?PPMAYnhPTK3
R325
S1
R0
R326
R327
R328
!i122 0
L0 231 111
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_fifo_dc_mf
R2
R14
R324
R3
R5
r1
!s85 0
!i10b 1
!s100 b5h0LITY94Zi]UnH]0M]83
II;oO6Uk]W:aX;oN9anbF=3
R325
S1
R0
R326
R327
R328
!i122 0
L0 129 97
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_prim_fifo_dc_sv_unit
R2
R14
R3
V`3k_of[aDn4[FWUJSa1@73
r1
!s85 0
!i10b 1
!s100 hhL_6DMV:ZfOPDb_5Yo1S2
I`3k_of[aDn4[FWUJSa1@73
!i103 1
S1
R0
R23
R327
R328
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_fifo_lutram
R2
R3
!i10b 1
!s100 Uik8DnilR[S3Y?W;MM;D21
I^9@aC@nZl@Eh;`bAFZ:j_1
S1
R0
R257
Z329 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_fifo_lutram.sv
Z330 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_fifo_lutram.sv
!i122 0
L0 37 101
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_fifo_lutram_base
R2
R3
!i10b 1
!s100 c?zSKAKzN^cEI=bAjSM2I0
IPA1Gb14WH`[_<ekConGEZ1
S1
R0
R257
R329
R330
!i122 0
L0 143 66
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_fifo_lutram_ctrl
R2
R3
!i10b 1
!s100 S0STWS:^6zD[TBka?7kCX3
I8lTA@oj1QGfU=S:B8BjQB2
S1
R0
R257
R329
R330
!i122 0
L0 214 111
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_lutram
R2
R3
!i10b 1
!s100 iTcJm[<7aKEl==;`2CV8C0
IO1W]KWRFjgHi5<HaYB=X;2
S1
R0
R257
Z331 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_lutram.sv
Z332 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_lutram.sv
!i122 0
L0 36 96
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_lutram_banked
R2
R3
!i10b 1
!s100 n9Bm<ST8DJ[11=8?D0[I13
Iam34n:>ELOZm;5T;4H2>_2
S1
R0
R257
R331
R332
!i122 0
L0 221 163
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_lutram_init
R2
R3
!i10b 1
!s100 Oh[Cl;DO^knT2TzfC4C7A3
IU1nfj4OUdKA;f:YT0bW<[2
S1
R0
R257
R331
R332
!i122 0
L0 138 73
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_lutram_init_banked
R2
R3
!i10b 1
!s100 UZ22MhZb?>KUNSXHX7JLX2
IC=_W@fRe0j_gdXK_[<8Wa2
S1
R0
R257
R331
R332
!i122 0
L0 386 74
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_lutram_multiread
R2
R3
!i10b 1
!s100 WfCKU1Fzmi1eimVn3>m6B3
IR7CKODAG7E;4UZXg2Q=<k1
S1
R0
R257
R331
R332
!i122 0
L0 469 40
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_lutram_multiread_init
R2
R3
!i10b 1
!s100 7h]lX<]97TQb2=k?bPUFc2
I2N18ocMlc0Jz]HhVLVYz`2
S1
R0
R257
R331
R332
!i122 0
L0 514 72
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_ram_simple
R2
R14
Z333 DXx4 work 32 ofs_plat_prim_ram_simple_sv_unit 0 22 OgY36oNaJ:leTB9@?AUR20
R3
R5
r1
!s85 0
!i10b 1
!s100 8B8=aQE;>gW30V<?zN0Jj2
I4ZGE^dRiR:1:HK<fATX_J3
Z334 !s105 ofs_plat_prim_ram_simple_sv_unit
S1
R0
Z335 w1602627768
Z336 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_ram_simple.sv
Z337 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_ram_simple.sv
!i122 0
L0 38 140
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_ram_simple_base
R2
R14
R333
R3
R5
r1
!s85 0
!i10b 1
!s100 Lefongd0alR4I56?NdYZ11
Id^1OX7AJm]];:<7Zha:oQ2
R334
S1
R0
R335
R336
R337
!i122 0
L0 269 154
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_ram_simple_dc
R2
R14
Z338 DXx4 work 35 ofs_plat_prim_ram_simple_dc_sv_unit 0 22 [L^25];lR9[oKK7^J7A@d1
R3
R5
r1
!s85 0
!i10b 1
!s100 HIm?0U[Q;Mb;oL[zWhH>f0
IX[0UI>T]9Y9L0eh5FA;Y]3
Z339 !s105 ofs_plat_prim_ram_simple_dc_sv_unit
S1
R0
R335
Z340 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_ram_simple_dc.sv
Z341 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_ram_simple_dc.sv
!i122 0
L0 38 75
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_ram_simple_dc_base
R2
R14
R338
R3
R5
r1
!s85 0
!i10b 1
!s100 aKERlgzKK5k39mRNPNUa`1
IXm9aO7@]GeiJ@XZe]KdHl2
R339
S1
R0
R335
R340
R341
!i122 0
L0 218 105
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_ram_simple_dc_init
R2
R14
R338
R3
R5
r1
!s85 0
!i10b 1
!s100 c_R>C;<imE@KcAWel0`KB2
IN[[00ZGc_[_kGf;amOd2Z0
R339
S1
R0
R335
R340
R341
!i122 0
L0 118 95
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_prim_ram_simple_dc_sv_unit
R2
R14
R3
V[L^25];lR9[oKK7^J7A@d1
r1
!s85 0
!i10b 1
!s100 fb7Ik3bcL5K`PbTFB2D?G0
I[L^25];lR9[oKK7^J7A@d1
!i103 1
S1
R0
R23
R340
R341
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_ram_simple_init
R2
R14
R333
R3
R5
r1
!s85 0
!i10b 1
!s100 VjXa];RD3cKkilRLP`IU`3
I[^T^]KBadIf;m^:0mC><>3
R334
S1
R0
R335
R336
R337
!i122 0
L0 183 80
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_prim_ram_simple_sv_unit
R2
R14
R3
VOgY36oNaJ:leTB9@?AUR20
r1
!s85 0
!i10b 1
!s100 PeXFV8NQCX4P`Vl1X]2XM0
IOgY36oNaJ:leTB9@?AUR20
!i103 1
S1
R0
R23
R336
R337
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_ready_enable_reg
R2
R3
!i10b 1
!s100 0RD[[70Bh80VQ6SbjE[6@0
I3;[::?za<Y4]cZ:k8Lg>C1
S1
R0
R95
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_ready_enable_reg.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_ready_enable_reg.sv
!i122 0
L0 38 36
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_ready_enable_skid
R2
R3
!i10b 1
!s100 REMXH8[o^ZPVN0UdHaUDU2
Ik=z4`J9SgTGoBXGAER9DP1
S1
R0
R95
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_ready_enable_skid.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_ready_enable_skid.sv
!i122 0
L0 39 40
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_rob
R2
R3
!i10b 1
!s100 W@f[B:Tch<8l33H8i2oc<3
I[2ESg?XWGGI7[[LlaaB@_0
S1
R0
R257
Z342 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_rob.sv
Z343 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_rob.sv
!i122 0
L0 40 129
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_rob_ctrl
R2
R3
!i10b 1
!s100 oG6E=VRoX<V6FmQfm:olk3
IQ;1Sz_1^OXSAXckUgdc?J0
S1
R0
R257
R342
R343
!i122 0
L0 174 356
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_rob_ctrl_dc
R2
R3
!i10b 1
!s100 1D4Sz0cXF<TlMdiYC`a0k2
I8[XbK?1T;NeLl;8[AL`Vc2
S1
R0
R257
Z344 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_rob_dc.sv
Z345 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_rob_dc.sv
!i122 0
L0 180 109
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_rob_dc
R2
R3
!i10b 1
!s100 Vi>n==TdNj;@E9o9RXX2;2
IHR<j84VeKc_O85^nk>kNi3
S1
R0
R257
R344
R345
!i122 0
L0 43 132
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_rob_maybe_dc
R2
R3
!i10b 1
!s100 Q:YkKRoXzmeOe5;^G=eF@3
I]NCF2cOU<dC[C1zT?X0WK2
S1
R0
R257
R344
R345
!i122 0
L0 295 112
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_rshift_words_comb
R2
R3
!i10b 1
!s100 ]GIEHmm_]MdU3[aT2m?jb1
IMFz6S9aGF75m]@;f]zcbT0
S1
R0
R95
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_rshift_words_comb.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_rshift_words_comb.sv
!i122 0
L0 42 49
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_prim_uid
R2
R3
!i10b 1
!s100 PbnO0^fbSEI<jPklPl:[82
I:T6>=RogTG`:`1J@HUI<G3
S1
R0
R95
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_uid.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/prims/ofs_plat_prim_uid.sv
!i122 0
L0 35 155
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_shim_ccip_async
R2
R14
DXx4 work 32 ofs_plat_shim_ccip_async_sv_unit 0 22 6hGlLU;Ga0Pm^c1YbE3PL3
R86
R143
R5
r1
!s85 0
!i10b 1
!s100 gC5R>z:JGOL4zToGTlgBA0
IInB6be39oijKR1^eBSkkT0
!s105 ofs_plat_shim_ccip_async_sv_unit
S1
R0
R95
Z346 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_async.sv
Z347 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_async.sv
!i122 0
L0 43 621
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_shim_ccip_async_sv_unit
R2
R14
R143
V6hGlLU;Ga0Pm^c1YbE3PL3
r1
!s85 0
!i10b 1
!s100 ?mjAVe3dmFH]h:om1MQXT3
I6hGlLU;Ga0Pm^c1YbE3PL3
!i103 1
S1
R0
R23
R346
R347
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_shim_ccip_dbg_history
R2
R14
DXx4 work 38 ofs_plat_shim_ccip_dbg_history_sv_unit 0 22 RmkMFmAPB5YS8R]<@?>BM2
R143
R5
r1
!s85 0
!i10b 1
!s100 IPod`^[l@z8?5d1[YP^>=1
IWPlD;MJ^]P3l58MB>0JI30
!s105 ofs_plat_shim_ccip_dbg_history_sv_unit
S1
R0
R335
Z348 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_dbg_history.sv
Z349 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_dbg_history.sv
!i122 0
L0 50 243
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_shim_ccip_dbg_history_sv_unit
R2
R14
R143
VRmkMFmAPB5YS8R]<@?>BM2
r1
!s85 0
!i10b 1
!s100 4D<b4=HjT2USX<Z^z_B1E2
IRmkMFmAPB5YS8R]<@?>BM2
!i103 1
S1
R0
R23
R348
R349
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_shim_ccip_detect_eop
R14
Z350 DXx4 work 37 ofs_plat_shim_ccip_detect_eop_sv_unit 0 22 fWmimA9S_VlOkb^M[3>iF0
R86
R2
R301
R143
R5
r1
!s85 0
!i10b 1
!s100 4^6mnc8A<nnAiImUhKE;R1
I6kaoF5S2QFMe=?4QeNJZn1
Z351 !s105 ofs_plat_shim_ccip_detect_eop_sv_unit
S1
R0
R257
Z352 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_detect_eop.sv
Z353 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_detect_eop.sv
!i122 0
L0 44 132
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_shim_ccip_detect_eop_sv_unit
R2
R14
R143
VfWmimA9S_VlOkb^M[3>iF0
r1
!s85 0
!i10b 1
!s100 I_LT@G5RV8?NHa5hHoU320
IfWmimA9S_VlOkb^M[3>iF0
!i103 1
S1
R0
R23
R352
R353
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_shim_ccip_detect_eop_track_flits
R2
R14
R350
R143
R5
r1
!s85 0
!i10b 1
!s100 bjRE@kH0FjTY@2V]zY@031
IS9g=zoZhTFn:B@I9Em^973
R351
S1
R0
R257
R352
R353
!i122 0
L0 182 143
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_shim_ccip_mux
R14
DXx4 work 30 ofs_plat_shim_ccip_mux_sv_unit 0 22 >aWT[<]eRI:f7;BgZ_BU;1
R2
R301
R143
R5
r1
!s85 0
!i10b 1
!s100 [:aT:O1:gFCZOof62NESi0
I3z?1[CcH3E5ioOQH<zQkB3
!s105 ofs_plat_shim_ccip_mux_sv_unit
S1
R0
R95
Z354 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_mux.sv
Z355 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_mux.sv
!i122 0
L0 43 484
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_shim_ccip_mux_sv_unit
R2
R14
R143
V>aWT[<]eRI:f7;BgZ_BU;1
r1
!s85 0
!i10b 1
!s100 e?gUL1nC0VTlo2bQVWJ840
I>aWT[<]eRI:f7;BgZ_BU;1
!i103 1
S1
R0
R23
R354
R355
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_shim_ccip_reg
R2
R14
DXx4 work 30 ofs_plat_shim_ccip_reg_sv_unit 0 22 =aD:GQj_WK]:?llz<Mm?I3
R143
R5
r1
!s85 0
!i10b 1
!s100 =j88LI?^4Kh[EQd9`=h^]1
IO^@nM_o9^EB_aZmaz^XdG3
!s105 ofs_plat_shim_ccip_reg_sv_unit
S1
R0
R257
Z356 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_reg.sv
Z357 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_reg.sv
!i122 0
L0 39 151
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_shim_ccip_reg_sv_unit
R2
R14
R143
V=aD:GQj_WK]:?llz<Mm?I3
r1
!s85 0
!i10b 1
!s100 Y5Afe65n2AO]891nShJ453
I=aD:GQj_WK]:?llz<Mm?I3
!i103 1
S1
R0
R23
R356
R357
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_shim_ccip_rob_rd
R14
DXx4 work 33 ofs_plat_shim_ccip_rob_rd_sv_unit 0 22 0PSPXl2`jBHeLXh5VTCH01
R86
R2
R301
R143
R5
r1
!s85 0
!i10b 1
!s100 kU_E>F0hIgiHY:a@^kXVd3
I`<:^^0^g^3];`^=bjEeiK3
!s105 ofs_plat_shim_ccip_rob_rd_sv_unit
S1
R0
R95
Z358 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_rob_rd.sv
Z359 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_rob_rd.sv
!i122 0
L0 43 283
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_shim_ccip_rob_rd_sv_unit
R2
R14
R143
V0PSPXl2`jBHeLXh5VTCH01
r1
!s85 0
!i10b 1
!s100 eL[SY6]AN3CE<Cj`3aDAK1
I0PSPXl2`jBHeLXh5VTCH01
!i103 1
S1
R0
R23
R358
R359
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_shim_ccip_rob_wr
R14
DXx4 work 33 ofs_plat_shim_ccip_rob_wr_sv_unit 0 22 W23l[Tk;K]jb66G5lm8@b3
R86
R2
R301
R143
R5
r1
!s85 0
!i10b 1
!s100 BM@GRBOb_66ZnY1;Zzi;`1
IWkmKnN;B_0Ef^3:J7HE^G3
!s105 ofs_plat_shim_ccip_rob_wr_sv_unit
S1
R0
R257
Z360 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_rob_wr.sv
Z361 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_rob_wr.sv
!i122 0
L0 48 234
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_shim_ccip_rob_wr_sv_unit
R2
R14
R143
VW23l[Tk;K]jb66G5lm8@b3
r1
!s85 0
!i10b 1
!s100 Qo5^0m98833=3DVDNZjoG2
IW23l[Tk;K]jb66G5lm8@b3
!i103 1
S1
R0
R23
R360
R361
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_shim_ccip_split_mmio
R2
R14
DXx4 work 37 ofs_plat_shim_ccip_split_mmio_sv_unit 0 22 fTH5Ho<JRhJ88emEBXZUO3
R143
R5
r1
!s85 0
!i10b 1
!s100 6IokNF=_NAoMe1lX`AQkg3
Ii?eA5I?TM01;IV>GHg:7H0
!s105 ofs_plat_shim_ccip_split_mmio_sv_unit
S1
R0
R257
Z362 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_split_mmio.sv
Z363 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_shim_ccip_split_mmio.sv
!i122 0
L0 39 59
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_shim_ccip_split_mmio_sv_unit
R2
R14
R143
VfTH5Ho<JRhJ88emEBXZUO3
r1
!s85 0
!i10b 1
!s100 ;kP?nTML64PiIB1chAcVH3
IfTH5Ho<JRhJ88emEBXZUO3
!i103 1
S1
R0
R23
R362
R363
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_std_clocks_gen_resets
R2
R14
Z364 DXx4 work 27 ofs_plat_std_clocks_sv_unit 0 22 D;UfmcZa<od8_NG4@5:;O2
R143
R5
r1
!s85 0
!i10b 1
!s100 K621Ymnc>KiZCBRaa5>1I0
I7Th;@S64WDH3NiYcRIeXC2
Z365 !s105 ofs_plat_std_clocks_sv_unit
S1
R0
R95
Z366 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/clocks/ofs_plat_std_clocks.sv
Z367 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/base_ifcs/clocks/ofs_plat_std_clocks.sv
!i122 0
Z368 L0 37 65
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_std_clocks_gen_resets_from_active_high
R2
R14
R364
R143
R5
r1
!s85 0
!i10b 1
!s100 @G9cGBJ;K5mKWaFEn;dYB3
IlHN:miU02Iz:nMLoRXVGR3
R365
S1
R0
R95
R366
R367
!i122 0
L0 104 31
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_std_clocks_sv_unit
R2
R14
R143
VD;UfmcZa<od8_NG4@5:;O2
r1
!s85 0
!i10b 1
!s100 hH1h[]Eh0V3S9T^BSkAiJ2
ID;UfmcZa<od8_NG4@5:;O2
!i103 1
S1
R0
R23
R366
R367
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_utils_avalon_dc_fifo
R2
R3
!i10b 1
!s100 o0GbW=_:?M>b^QDR:Jkd@1
I1b<M]^[L_DQ>lBH=GSCa03
S1
R0
R95
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_avalon_dc_fifo.v
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_avalon_dc_fifo.v
!i122 0
L0 13 1015
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_utils_avalon_mm_bridge
R2
R3
!i10b 1
!s100 FU>GoVIaQd[YLS;f]=AXh2
IaZTGXJ1QFR1R?L]WWLkVc0
S1
R0
Z369 w1577912828
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_avalon_mm_bridge.v
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_avalon_mm_bridge.v
!i122 0
R55
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_utils_avalon_mm_clock_crossing_bridge
R2
R3
!i10b 1
!s100 `_nZVhE>]^?:74OFCjZE;3
IILo;J782E5K5J7JYOaO_j0
S1
R0
R369
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_avalon_mm_clock_crossing_bridge.v
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_avalon_mm_clock_crossing_bridge.v
!i122 0
L0 43 384
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_utils_ccip_activity_cnt_sv_unit
R2
R14
R143
VDKlz55=PD>RNLjD9WCWM<0
r1
!s85 0
!i10b 1
!s100 nzkX<ad3hF6GkLK8A0S^g3
IDKlz55=PD>RNLjD9WCWM<0
!i103 1
S1
R0
R257
Z370 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_activity_cnt.sv
Z371 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_activity_cnt.sv
!i122 0
R77
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_utils_ccip_c0_active_cnt
R2
R14
Z372 DXx4 work 40 ofs_plat_utils_ccip_activity_cnt_sv_unit 0 22 DKlz55=PD>RNLjD9WCWM<0
R143
R5
r1
!s85 0
!i10b 1
!s100 aPDFQlhVV1NPG9L2KeV=g0
IQ_k@?BPHTz79jP2acbfF<2
Z373 !s105 ofs_plat_utils_ccip_activity_cnt_sv_unit
S1
R0
R257
R370
R371
!i122 0
L0 38 56
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_utils_ccip_c1_active_cnt
R2
R14
R372
R143
R5
r1
!s85 0
!i10b 1
!s100 blF5kg;h=YZEhDgo;^7HQ0
If9l]H[<z>7Kk_mSZ0KJ?o3
R373
S1
R0
R257
R370
R371
!i122 0
L0 96 63
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_utils_ccip_decode_bmask
R2
R14
DXx4 work 40 ofs_plat_utils_ccip_decode_bmask_sv_unit 0 22 H8WCRlPW5fGLgSGEPnoL;1
R143
R5
r1
!s85 0
!i10b 1
!s100 HGjUln4jYPRLbYLbJZcA:1
Id7Am1:0jBkYSkk^zB<9WU3
!s105 ofs_plat_utils_ccip_decode_bmask_sv_unit
S1
R0
R95
Z374 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_decode_bmask.sv
Z375 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_decode_bmask.sv
!i122 0
L0 39 51
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_utils_ccip_decode_bmask_sv_unit
R2
R14
R143
VH8WCRlPW5fGLgSGEPnoL;1
r1
!s85 0
!i10b 1
!s100 QH6Yf>^5@U4SY>DK3nSK@0
IH8WCRlPW5fGLgSGEPnoL;1
!i103 1
S1
R0
R23
R374
R375
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_utils_ccip_gen_bmask
R2
R14
DXx4 work 37 ofs_plat_utils_ccip_gen_bmask_sv_unit 0 22 WZfRZPLh9lCK5@?D;R2iW0
R143
R5
r1
!s85 0
!i10b 1
!s100 B6:IPER:1ocG=lY]0Wo4m0
IH7NDkU;g8:aX6c>CWJ?@_1
!s105 ofs_plat_utils_ccip_gen_bmask_sv_unit
S1
R0
R257
Z376 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_gen_bmask.sv
Z377 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_gen_bmask.sv
!i122 0
L0 39 54
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_utils_ccip_gen_bmask_sv_unit
R2
R14
R143
VWZfRZPLh9lCK5@?D;R2iW0
r1
!s85 0
!i10b 1
!s100 a<E:1R^Af`Q^z5fH5_05_2
IWZfRZPLh9lCK5@?D;R2iW0
!i103 1
S1
R0
R23
R376
R377
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_utils_ccip_track_multi_write
R14
DXx4 work 45 ofs_plat_utils_ccip_track_multi_write_sv_unit 0 22 4Tcjc1ZPZ[7;:JNYcFKlQ3
R2
R301
R143
R5
r1
!s85 0
!i10b 1
!s100 f3T?M_<@<47hhJKebPgOU0
IGkmF76R@7blGEPL6nZ8z^0
!s105 ofs_plat_utils_ccip_track_multi_write_sv_unit
S1
R0
R257
Z378 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_track_multi_write.sv
Z379 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/host_chan/afu_ifcs/ccip/ofs_plat_utils_ccip_track_multi_write.sv
!i122 0
R368
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xofs_plat_utils_ccip_track_multi_write_sv_unit
R2
R14
R143
V4Tcjc1ZPZ[7;:JNYcFKlQ3
r1
!s85 0
!i10b 1
!s100 ilS:X:`>VfBJa1=aRJ;OE3
I4Tcjc1ZPZ[7;:JNYcFKlQ3
!i103 1
S1
R0
R23
R378
R379
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R42
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_utils_dcfifo_synchronizer_bundle
R2
R3
!i10b 1
!s100 EPfjWFfP0CgVk9jT1`fXR3
ISMS@:Za@N0S50aRWTN=i51
S1
R0
R95
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_dcfifo_synchronizer_bundle.v
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_dcfifo_synchronizer_bundle.v
!i122 0
L0 8 30
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_utils_mf_dcfifo
R2
R3
!i10b 1
!s100 ;CO1oTMn5BFNK5fcNW1Jj0
I3oFbS5CMz_iZ;DmKJEBz83
S1
R0
R326
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_mf_dcfifo.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_mf_dcfifo.sv
!i122 0
L0 45 106
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vofs_plat_utils_std_synchronizer_nocut
R2
R3
!i10b 1
!s100 a4QHoBKRm7M^P<Z]HfS7C3
IS9cGf@N>ZekTiR<Sn>3O=2
S1
R0
R95
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_std_synchronizer_nocut.v
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/utils/quartus_ip/ofs_plat_utils_std_synchronizer_nocut.v
!i122 0
L0 61 151
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
voutoforder_wrf_channel
R2
R14
R60
DXx4 work 30 outoforder_wrf_channel_sv_unit 0 22 nA^Qj089aUSZ?REY=U<Rl3
R3
R5
r1
!s85 0
!i10b 1
!s100 i9FeLdZ6R@8ZVRUY>>TRR1
IP@HicJUoQ6YS`eDzcbamF0
!s105 outoforder_wrf_channel_sv_unit
S1
R0
R50
Z380 8/homes/varungohil/Dagger/hw/b/rtl/outoforder_wrf_channel.sv
Z381 F/homes/varungohil/Dagger/hw/b/rtl/outoforder_wrf_channel.sv
!i122 0
L0 93 1735
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xoutoforder_wrf_channel_sv_unit
R2
R14
R60
R3
VnA^Qj089aUSZ?REY=U<Rl3
r1
!s85 0
!i10b 1
!s100 iRNIodc9IB3F0GaQ2XDz10
InA^Qj089aUSZ?REY=U<Rl3
!i103 1
S1
R0
R50
R380
R381
R51
!i122 0
L0 89 0
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xplatform_compat_avalon_mem_if_sv_unit
R2
R14
R3
VcaU<5e`g3DL_fSH0<;i7b3
r1
!s85 0
!i10b 1
!s100 _l9]UY4>li4O9<]K09;`a3
IcaU<5e`g3DL_fSH0<;i7b3
!i103 1
S1
R0
R23
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/compat/platform_compat_avalon_mem_if.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/compat/platform_compat_avalon_mem_if.sv
R42
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vplatform_shim_ccip_std_afu
R2
R14
Z382 DXx4 work 34 platform_shim_ccip_std_afu_sv_unit 0 22 09bX2OF3GRbVgZF?cl2ka1
R3
R5
r1
!s85 0
!i10b 1
!s100 fTc71eC9b5W1k0ejiCe0W0
I:iO7;OHiJ?g20MImGmi:C2
Z383 !s105 platform_shim_ccip_std_afu_sv_unit
S1
R0
R95
Z384 8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/compat/platform_shim_ccip_std_afu.sv
Z385 F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/compat/platform_shim_ccip_std_afu.sv
!i122 0
L0 64 41
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
vplatform_shim_ccip_std_afu_hssi
R2
R14
R382
R3
R5
r1
!s85 0
!i10b 1
!s100 FS:XG_PSS[aP<n^3njOkH2
I_5PcWcZ[niWK>EUz<]HO:0
R383
S1
R0
R95
R384
R385
!i122 0
L0 112 323
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Xplatform_shim_ccip_std_afu_sv_unit
R2
R14
R3
V09bX2OF3GRbVgZF?cl2ka1
r1
!s85 0
!i10b 1
!s100 i703>d7=PmJAhNn=iimhZ3
I09bX2OF3GRbVgZF?cl2ka1
!i103 1
S1
R0
R23
R384
R385
R42
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
!i122 0
R43
R6
31
R19
R20
R21
!i113 0
R10
R22
R1
Ypr_hssi_if
R2
R3
!i10b 1
!s100 Zd[c_8c?h<T0_1DK9T1b_3
IS9h>0h;`SfMLn`]PI@G;o1
S1
R0
R85
8/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/hssi/pr_hssi_if.sv
F/export/fpga/release/a10_gx_pac_ias_1_1_pv/hw/lib/build/platform/ofs_plat_if/sim/../rtl/ifc_classes/hssi/pr_hssi_if.sv
!i122 0
R139
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vpulse_gen
R2
R14
R67
R68
R5
r1
!s85 0
!i10b 1
!s100 kl9EG2P_o:G0<b7jLU_052
IK3N[GZkC0[=PBZ=6e=39L2
R69
S1
R0
R141
8/homes/varungohil/Dagger/hw/rtl/pulse_gen.sv
R119
!i122 1
L0 9 39
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vregister
R2
R3
!i10b 1
!s100 >=JPI@493:WTi4R[hmj6C3
I0;d2<5DO1QNknoZT[3aRE3
S1
R0
R50
R137
R138
!i122 0
L0 38 21
R5
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
vrequest_queue
R2
R14
R67
R68
R5
r1
!s85 0
!i10b 1
!s100 `b=kTh2=gm<5YK]77^>7I2
II;iM:iP^JV`ggl`Qc<X:e0
R69
S1
R0
R141
8/homes/varungohil/Dagger/hw/rtl/request_queue.sv
R107
!i122 1
L0 10 180
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vrpc
R2
R124
R68
R5
r1
!s85 0
!i10b 1
!s100 [T4B6R2S^bc_ZeUg5Q8IA1
I<XgloMN:l=8ZIg_MYe[>D1
R125
S1
R0
Z386 w1652107524
Z387 8/homes/varungohil/Dagger/hw/rtl/rpc.sv
R120
!i122 1
L0 12 273
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
Xrpc_sv_unit
R2
R68
V20@GQYEJfgW7UN7RcIMk31
r1
!s85 0
!i10b 1
!s100 Y1QZ46o]Ccd2Yn]FIH[093
I20@GQYEJfgW7UN7RcIMk31
!i103 1
S1
R0
R386
R387
R120
R105
R102
R103
R104
R121
R122
!i122 1
R128
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vsingle_clock_wr_ram
R2
R14
R67
R68
R5
r1
!s85 0
!i10b 1
!s100 ;[OoZ^ClEjOJ4TLUPROPS0
ISi1nW:SZ1]oLmBXjJzC>L0
R69
S1
R0
R141
8/homes/varungohil/Dagger/hw/rtl/single_clock_wr_ram.sv
R123
!i122 1
L0 10 21
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vsync_C1Tx_fifo
R2
R3
!i10b 1
!s100 ?Bcgk^XnO2XEKRWk_=BZi3
I]2UFKEj0:?ZQfV>L7`R]P2
S1
R0
R4
8/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/sync_C1Tx_fifo.v
F/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/sync_C1Tx_fifo.v
!i122 1
L0 63 205
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
R1
nsync_@c1@tx_fifo
vtop_level_loopback_module
R2
R14
R80
R68
R5
r1
!s85 0
!i10b 1
!s100 jlbL9YIo8lj^mA?7nXJ5[0
I6Oe7l9>AQ@M3AZHWICLm@2
R81
S1
R0
R141
Z388 8/homes/varungohil/Dagger/hw/rtl/top_level_loopback.sv
R115
!i122 1
L0 16 152
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
Xtop_level_loopback_sv_unit
R2
R14
R3
VI:5IkfBBo@=DY?9jYFC5d1
r1
!s85 0
!i10b 1
!s100 UfVD_BN15CU=L_Xj2_?6=0
II:5IkfBBo@=DY?9jYFC5d1
!i103 1
S1
R0
R23
R388
R115
R42
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R116
R117
R103
R105
R71
R101
R102
R104
R106
R107
R111
R112
R89
R118
R119
R120
R121
R122
R123
!i122 1
R43
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vtop_level_network_module
R2
R14
DXx4 work 25 top_level_network_sv_unit 0 22 <9dGE:058``LW@S[YW]Zi0
R68
R5
r1
!s85 0
!i10b 1
!s100 00?jGeeR10VDoM]7j;[m:3
IePD?=FL0A7XQ8CcHg>W4j3
!s105 top_level_network_sv_unit
S1
R0
R141
Z389 8/homes/varungohil/Dagger/hw/rtl/top_level_network.sv
Z390 F/homes/varungohil/Dagger/hw/rtl/top_level_network.sv
!i122 1
L0 16 177
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
Xtop_level_network_sv_unit
R2
R14
R68
V<9dGE:058``LW@S[YW]Zi0
r1
!s85 0
!i10b 1
!s100 hH2S:e`1nTeh_88S_66=a0
I<9dGE:058``LW@S[YW]Zi0
!i103 1
S1
R0
R23
R389
R390
R42
R24
R25
R26
R27
R28
R29
R30
R31
R32
R33
R34
R35
R36
R37
R38
R39
R40
R41
R116
R117
R103
R105
R71
R101
R102
R104
R106
R107
R111
R112
R89
R118
R119
R120
R121
R122
R123
!i122 1
R43
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
vudp_ip
R2
DXx4 work 14 udp_ip_sv_unit 0 22 NkT0abS^hL2VcjHa>2nPb0
R68
R5
r1
!s85 0
!i10b 1
!s100 [kO]f:GTmk`HI4LSDFTZf1
IO01Q?bLCloT`]aVY4PH0h2
!s105 udp_ip_sv_unit
S1
R0
w1651010288
Z391 8/homes/varungohil/Dagger/hw/rtl/udp_ip.sv
Z392 F/homes/varungohil/Dagger/hw/rtl/udp_ip.sv
!i122 1
L0 22 840
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
Xudp_ip_sv_unit
R2
R68
VNkT0abS^hL2VcjHa>2nPb0
r1
!s85 0
!i10b 1
!s100 >AA7bPS]bniGZ:7W>0ze>2
INkT0abS^hL2VcjHa>2nPb0
!i103 1
S1
R0
R127
R391
R392
R102
R103
R104
R105
!i122 1
L0 17 0
R6
31
R7
R8
R9
!i113 0
R10
R11
R1
X8b7/d3xR1jK28WA4T65XFQ==
R2
R72
!i10b 0
!s100 mobz_cea3jUn8b>6F[8I[1
IFlUa@hP_>LJ1;khFnFU`21
!i119 1
!i8a 511991744
S1
R0
R73
8/export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/lib/mentor/verbosity_pkg.sv
F/export/fpga/tools/quartus_pro/17.1.1/quartus/../ip/altera/sopc_builder_ip/verification/lib/mentor/verbosity_pkg.sv
!i122 0
R74
VFlUa@hP_>LJ1;khFnFU`21
R6
r1
!s85 0
31
R19
R20
R21
!i113 0
R10
R22
R1
nc77f1e7
