=====
SETUP
3.924
7.937
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_0_s1
1.896
2.128
u1/n145_s4
2.840
3.357
u1/n136_s4
4.048
4.565
u1/n129_s3
5.001
5.571
u1/state_6_s7
5.745
6.300
u1/state_6_s4
6.960
7.422
u1/state_0_s2
7.937
=====
SETUP
4.076
7.785
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_0_s1
1.896
2.128
u1/n145_s4
2.840
3.357
u1/n136_s4
4.048
4.565
u1/n129_s3
5.001
5.571
u1/state_6_s7
5.745
6.300
u1/state_6_s4
6.960
7.422
u1/state_1_s2
7.785
=====
SETUP
4.076
7.785
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_0_s1
1.896
2.128
u1/n145_s4
2.840
3.357
u1/n136_s4
4.048
4.565
u1/n129_s3
5.001
5.571
u1/state_6_s7
5.745
6.300
u1/state_6_s4
6.960
7.422
u1/state_3_s2
7.785
=====
SETUP
4.076
7.785
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_0_s1
1.896
2.128
u1/n145_s4
2.840
3.357
u1/n136_s4
4.048
4.565
u1/n129_s3
5.001
5.571
u1/state_6_s7
5.745
6.300
u1/state_6_s4
6.960
7.422
u1/state_6_s2
7.785
=====
SETUP
4.079
7.781
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_0_s1
1.896
2.128
u1/n145_s4
2.840
3.357
u1/n136_s4
4.048
4.565
u1/n129_s3
5.001
5.571
u1/state_6_s7
5.745
6.300
u1/state_6_s4
6.960
7.422
u1/state_2_s2
7.781
=====
SETUP
4.311
7.550
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_0_s1
1.896
2.128
u1/n145_s4
2.840
3.357
u1/n136_s4
4.048
4.565
u1/n129_s3
5.001
5.571
u1/state_6_s7
5.745
6.300
u1/n474_s22
6.980
7.550
u1/state_1_s2
7.550
=====
SETUP
4.311
7.550
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_0_s1
1.896
2.128
u1/n145_s4
2.840
3.357
u1/n136_s4
4.048
4.565
u1/n129_s3
5.001
5.571
u1/state_6_s7
5.745
6.300
u1/n470_s23
6.980
7.550
u1/state_3_s2
7.550
=====
SETUP
4.619
7.241
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_4_s0
1.896
2.128
u1/i2c/n251_s19
2.718
3.273
u1/i2c/n251_s13
3.836
4.207
u1/i2c/n253_s11
4.905
5.460
u1/i2c/n247_s10
6.139
6.688
u1/i2c/n247_s9
6.692
7.241
u1/i2c/state_5_s0
7.241
=====
SETUP
4.619
7.241
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_4_s0
1.896
2.128
u1/i2c/n251_s19
2.718
3.273
u1/i2c/n251_s13
3.836
4.207
u1/i2c/n253_s11
4.905
5.460
u1/i2c/n247_s10
6.139
6.688
u1/i2c/n257_s8
6.692
7.241
u1/i2c/state_0_s0
7.241
=====
SETUP
4.619
7.241
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_4_s0
1.896
2.128
u1/i2c/n251_s19
2.718
3.273
u1/i2c/n251_s13
3.836
4.207
u1/i2c/n253_s11
4.905
5.460
u1/i2c/n247_s10
6.139
6.688
u1/i2c/n249_s9
6.692
7.241
u1/i2c/state_4_s0
7.241
=====
SETUP
4.710
7.151
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_4_s0
1.896
2.128
u1/i2c/n251_s19
2.718
3.273
u1/i2c/n251_s13
3.836
4.207
u1/i2c/n253_s11
4.905
5.460
u1/i2c/n255_s9
6.118
6.688
u1/i2c/n255_s8
6.689
7.151
u1/i2c/state_1_s0
7.151
=====
SETUP
5.150
6.711
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_4_s0
1.896
2.128
u1/i2c/n251_s19
2.718
3.273
u1/i2c/n251_s13
3.836
4.207
u1/i2c/n253_s11
4.905
5.460
u1/i2c/n253_s8
6.162
6.711
u1/i2c/state_2_s0
6.711
=====
SETUP
5.222
6.639
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_4_s0
1.896
2.128
u1/i2c/n251_s19
2.718
3.273
u1/i2c/n251_s13
3.836
4.207
u1/i2c/n251_s11
4.900
5.417
u1/i2c/n251_s9
6.090
6.639
u1/i2c/state_3_s0
6.639
=====
SETUP
5.458
6.403
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_4_s0
1.896
2.128
u1/i2c/n251_s19
2.718
3.273
u1/i2c/n251_s13
3.836
4.207
u1/i2c/n259_s13
4.905
5.475
u1/i2c/n245_s15
5.478
5.940
u1/i2c/n245_s13
5.941
6.403
u1/i2c/sda_out_s2
6.403
=====
SETUP
5.488
6.373
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_0_s1
1.896
2.128
u1/n145_s4
2.840
3.357
u1/n136_s4
4.048
4.565
u1/n121_s5
5.230
5.800
u1/n121_s7
5.803
6.373
u1/idx_28_s1
6.373
=====
SETUP
5.488
6.373
11.861
clk_27m_ibuf
0.000
0.683
u1/idx_0_s1
1.896
2.128
u1/n145_s4
2.840
3.357
u1/n136_s4
4.048
4.565
u1/n121_s5
5.230
5.800
u1/n120_s3
5.803
6.373
u1/idx_29_s0
6.373
=====
SETUP
5.588
6.272
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_4_s0
1.896
2.128
u1/i2c/n251_s19
2.718
3.273
u1/i2c/n251_s13
3.836
4.207
u1/i2c/n289_s9
4.629
5.000
u1/i2c/n333_s6
5.702
6.272
u1/i2c/clk_cnt_6_s0
6.272
=====
SETUP
5.595
6.266
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_21_s0
1.896
2.128
u1/i2c/n301_s8
2.775
3.324
u1/i2c/n293_s9
3.328
3.790
u1/i2c/n283_s9
3.793
4.348
u1/i2c/n283_s12
4.749
5.304
u1/i2c/n283_s6
5.717
6.266
u1/i2c/clk_cnt_31_s0
6.266
=====
SETUP
5.659
6.202
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_4_s0
1.896
2.128
u1/i2c/n251_s19
2.718
3.273
u1/i2c/n251_s13
3.836
4.207
u1/i2c/n253_s11
4.905
5.475
u1/i2c/n281_s7
5.653
6.202
u1/i2c/bit_cnt_0_s0
6.202
=====
SETUP
5.677
6.184
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_21_s0
1.896
2.128
u1/i2c/n301_s8
2.775
3.324
u1/i2c/n293_s9
3.328
3.790
u1/i2c/n283_s9
3.793
4.348
u1/i2c/n283_s12
4.749
5.304
u1/i2c/n285_s6
5.722
6.184
u1/i2c/clk_cnt_30_s0
6.184
=====
SETUP
5.702
6.159
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_4_s0
1.896
2.128
u1/i2c/n251_s19
2.718
3.273
u1/i2c/n251_s13
3.836
4.207
u1/i2c/n289_s9
4.629
5.000
u1/i2c/n321_s6
5.697
6.159
u1/i2c/clk_cnt_12_s0
6.159
=====
SETUP
5.716
6.145
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_4_s0
1.896
2.128
u1/i2c/n251_s19
2.718
3.273
u1/i2c/n251_s13
3.836
4.207
u1/i2c/n289_s9
4.629
5.000
u1/i2c/n309_s7
5.683
6.145
u1/i2c/clk_cnt_18_s0
6.145
=====
SETUP
5.736
6.124
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_4_s0
1.896
2.128
u1/i2c/n251_s19
2.718
3.273
u1/i2c/n251_s13
3.836
4.207
u1/i2c/n253_s11
4.905
5.475
u1/i2c/bit_cnt_2_s9
5.653
5.980
u1/i2c/bit_cnt_1_s0
6.124
=====
SETUP
5.736
6.124
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_4_s0
1.896
2.128
u1/i2c/n251_s19
2.718
3.273
u1/i2c/n251_s13
3.836
4.207
u1/i2c/n253_s11
4.905
5.475
u1/i2c/bit_cnt_2_s9
5.653
5.980
u1/i2c/bit_cnt_2_s0
6.124
=====
SETUP
5.756
6.104
11.861
clk_27m_ibuf
0.000
0.683
u1/i2c/clk_cnt_4_s0
1.896
2.128
u1/i2c/n333_s7
2.718
3.267
u1/i2c/n325_s8
3.269
3.722
u1/i2c/n299_s8
4.423
4.940
u1/i2c/n295_s7
5.358
5.729
u1/i2c/n295_s6
5.733
6.104
u1/i2c/clk_cnt_25_s0
6.104
=====
HOLD
0.425
1.976
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/sda_out_s2
1.539
1.741
u1/i2c/n245_s13
1.744
1.976
u1/i2c/sda_out_s2
1.976
=====
HOLD
0.425
1.976
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_4_s0
1.539
1.741
u1/i2c/n337_s7
1.744
1.976
u1/i2c/clk_cnt_4_s0
1.976
=====
HOLD
0.425
1.976
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_21_s0
1.539
1.741
u1/i2c/n303_s6
1.744
1.976
u1/i2c/clk_cnt_21_s0
1.976
=====
HOLD
0.425
1.976
1.550
clk_27m_ibuf
0.000
0.675
u1/start_s5
1.539
1.741
u1/n374_s3
1.744
1.976
u1/start_s5
1.976
=====
HOLD
0.425
1.976
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_24_s0
1.539
1.741
u1/n125_s4
1.744
1.976
u1/idx_24_s0
1.976
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/busy_s2
1.539
1.741
u1/i2c/n243_s8
1.745
1.977
u1/i2c/busy_s2
1.977
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_1_s0
1.539
1.741
u1/i2c/n343_s7
1.745
1.977
u1/i2c/clk_cnt_1_s0
1.977
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_6_s0
1.539
1.741
u1/i2c/n333_s6
1.745
1.977
u1/i2c/clk_cnt_6_s0
1.977
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_8_s0
1.539
1.741
u1/i2c/n329_s7
1.745
1.977
u1/i2c/clk_cnt_8_s0
1.977
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_26_s0
1.539
1.741
u1/i2c/n293_s6
1.745
1.977
u1/i2c/clk_cnt_26_s0
1.977
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_30_s0
1.539
1.741
u1/i2c/n285_s6
1.745
1.977
u1/i2c/clk_cnt_30_s0
1.977
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_27_s0
1.539
1.741
u1/n122_s5
1.745
1.977
u1/idx_27_s0
1.977
=====
HOLD
0.427
1.977
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_29_s0
1.539
1.741
u1/n120_s3
1.745
1.977
u1/idx_29_s0
1.977
=====
HOLD
0.428
1.978
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_0_s3
1.539
1.741
u1/i2c/n345_s9
1.746
1.978
u1/i2c/clk_cnt_0_s3
1.978
=====
HOLD
0.428
1.978
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/scl_out_s1
1.539
1.741
u1/i2c/n259_s12
1.746
1.978
u1/i2c/scl_out_s1
1.978
=====
HOLD
0.428
1.978
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_13_s0
1.539
1.741
u1/i2c/n319_s6
1.746
1.978
u1/i2c/clk_cnt_13_s0
1.978
=====
HOLD
0.428
1.978
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_18_s0
1.539
1.741
u1/i2c/n309_s7
1.746
1.978
u1/i2c/clk_cnt_18_s0
1.978
=====
HOLD
0.428
1.978
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/clk_cnt_23_s0
1.539
1.741
u1/i2c/n299_s6
1.746
1.978
u1/i2c/clk_cnt_23_s0
1.978
=====
HOLD
0.428
1.978
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/bit_cnt_0_s0
1.539
1.741
u1/i2c/n281_s7
1.746
1.978
u1/i2c/bit_cnt_0_s0
1.978
=====
HOLD
0.428
1.978
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_28_s1
1.539
1.741
u1/n121_s7
1.746
1.978
u1/idx_28_s1
1.978
=====
HOLD
0.428
1.978
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_8_s0
1.539
1.741
u1/n141_s6
1.746
1.978
u1/idx_8_s0
1.978
=====
HOLD
0.428
1.978
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_12_s0
1.539
1.741
u1/n137_s5
1.746
1.978
u1/idx_12_s0
1.978
=====
HOLD
0.429
1.980
1.550
clk_27m_ibuf
0.000
0.675
u1/i2c/state_4_s0
1.539
1.741
u1/i2c/n249_s9
1.748
1.980
u1/i2c/state_4_s0
1.980
=====
HOLD
0.430
1.981
1.550
clk_27m_ibuf
0.000
0.675
u1/state_0_s2
1.539
1.741
u1/n476_s25
1.749
1.981
u1/state_0_s2
1.981
=====
HOLD
0.433
1.983
1.550
clk_27m_ibuf
0.000
0.675
u1/idx_2_s0
1.539
1.741
u1/n147_s3
1.751
1.983
u1/idx_2_s0
1.983
