set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/myproject.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_dspba_buffer.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_reset_wire.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop34_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001oject1_full_detector.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop30_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_9517_0_push50_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B5_branch.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_loop_limiter_1.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_endpoint.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr_stall_latency.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_internal.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_prefetch_block.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_wide_wrapper.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop14_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_word_coalescer.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push33_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_918_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_scfifo_wrapped.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_global_load_store.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push32_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_debug_mem.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push17_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_high_speed_fifo.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_stall_region.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_sim_latency_tracker.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2837_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B3_merge.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1827_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_21537_0_push43_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_2_sr.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop29_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push18_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2231_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50_sroa_0_0_copyload1_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i114_30000nter24346_myproject1.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B0_runOnce_branch.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0001myproject1_data_fifo.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_latency_one_ram_fifo.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_coalescer_dynamic_timeout.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond53_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i32_ir_0_i_i71404_push41_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i41_conv_i_i3_i_i_i13860_pop58_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_intf.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1423_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming_prefetch.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_top.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_read_data_alignment.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_non_aligned_write.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_cleanup_i_i_9_s_c0_enter23547_myproject1.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2938_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B4_merge.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0_reg.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_data_fifo.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_remaining_width.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i9_fpga_indvars_iv_pop8_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_716_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function_wrapper.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_bursting_load_stores.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push13_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push37_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i32_ir_0_i_i395_pop53_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_notexitcond49_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1928_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_iord_bl_call_unnamed_myproject1_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1019_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3_stall_region.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_24542_0_push45_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp_i_i49_sroa_0_0_copyload42_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2130_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4_stall_region.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop27_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_loop_limiter_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B0_runOnce_merge_reg.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_211_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iowr_stall_valid.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_loop_profiler.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit239_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pop.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1322_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000myproject1_data_fifo.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iord_stall_valid.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_decr_decr.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_6512_0_push51_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i6_fpga_indvars_iv43_pop42_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3_sr_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_00000_exit257_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_short_depth_stitch.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_iowr_bl_return_unnamed_myproject4_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push11_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3140_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B0_runOnce_stall_region.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_enabled.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop24_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000myproject1_data_fifo.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B0_runOnce_merge.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000059_push57_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_token_fifo_counter.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop35_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000057_push55_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop21_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push34_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_burst_coalesced_pipelined_write.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop37_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iord_stall_latency.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_std_synchronizer_nocut.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i32_ir_0_i_i395_push53_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_lfsr.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000058_push56_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going_2_valid_fifo.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i1_memdep_phi_pop7_4_reg.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_burst_host.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_token_i1_wt_limpush_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_arb_intf.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop33_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_iord.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_low_latency_fifo.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_staging_reg.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop31_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_30552_0_push49_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_15527_0_push46_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B5_merge_reg.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_2_valid_fifo.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push23_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i6_fpga_indvars_iv43_push42_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4_sr_1.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1120_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_pkg.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_true_dual_port.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop18_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop40_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_burst_coalesced_pipelined_read.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2029_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_full_detector.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i32_ir_0_i_i71404_pop41_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fifo.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_avm_to_ic.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_streaming.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push29_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2736_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1726_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B2_merge.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_fifo.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_514_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_413_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop13_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop23_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B1_start_merge_reg.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_27547_0_push47_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_ecc.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push16_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push39_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000658_pop56_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop36_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_tall_depth_stitch.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_rrp.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_loop_limiter.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_decoder.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5_sr_1.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push31_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_6512_0_pop51_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push28_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_9517_0_pop50_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push35_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bottom_depth_stitch.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mlab_fifo.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop20_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2_sr_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_pipelined.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000657_pop55_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_pipeline.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_110_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop25_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push10_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_generic_three_way_depth_stitch.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_00000_sroa_0_pm_1_pop9_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_atomic.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop22_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_push.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2635_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B5_merge.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_burst_coalescer.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_12522_0_push48_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_read_cache.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push24_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_dspba_valid_fifo_counter.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mid_speed_fifo.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_latency_zero_ram_fifo.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_memdep_41_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i1_memdep_phi_push7_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_18532_0_pop44_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_read_cache.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_mlab_simple_dual_port.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push19_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bottom_width_stitch.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push25_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_zero_latency_fifo.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter45_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B1_start_branch.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_24542_0_pop45_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_30552_0_pop49_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_817_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_2_sr.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c1_in_wt_entry_s_c1_enter_myproject6.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fifo_stall_valid_lookahead.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000_sroa_0_pm_1_push9_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_shift_register_no_reset.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000oject1_full_detector.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter24346_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop11_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c1_in_wt_entry_s_c1_enter_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_simple.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B3_branch.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B2_branch.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_permute_address.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_aligned_burst_coalesced_lsu.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_bits_per_enable.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop38_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B1_start_merge.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_21537_0_pop43_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_enable_sink.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop17_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_18532_0_push44_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c1_out_0000s_c1_exit_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_memory_depth_quantization_pkg.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push26_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_local_mem_router.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_0_0_pop52_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i24_acc_i_i_sroa_0_0_push52_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_s_c0_in_wt_entry_s_c0_enter45_myproject1.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_function.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_12522_0_pop48_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_unaligned_controller.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B4_merge_reg.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going_2_sr.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push40_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_3039_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop26_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ecc_encoder.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000s_c0_exit_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B1_start_sr_1.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_15527_0_pop46_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000659_pop57_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push36_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop16_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2433_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_toggle_detect.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_tessellated_incr_lookahead.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop28_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_2_valid_fifo.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push20_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_fanout_pipeline.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i24_acc_i_i_sroa_27547_0_pop47_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_312_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop12_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/dspba_library_ver.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop32_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ll_ram_fifo.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push38_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000a_0_0_copyload_615_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i9_fpga_indvars_iv_push8_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_write_data_alignment.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push27_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_sfc_exit_s_c0_out_0000oject1_full_detector.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push22_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i41_conv_i_i3_i_i_i13860_push58_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B4.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop10_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_s_case_assign_0000756_pop54_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push15_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_reset_handler.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_generic_two_way_depth_stitch.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_sfc_logic_s_c0_in_cleanup_i_0000nter23547_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push30_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_write_kernel_downstream.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B5_stall_region.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_B4_branch.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop39_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going48_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower_m20k_simple_dual_port.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop19_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push14_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B3.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_valid_fifo_counter.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pipeline_keep_going52_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_s_case_assign000056_push54_myproject0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1625_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_host_endpoint.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2332_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_2534_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_ram_lower.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_ic_agent_wrp.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_fifo_zero_width.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_bb_B2_stall_region.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_pop_i64_acc_i_i43_0000_sroa_0_pm_1_pop15_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push21_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1524_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/hld_lsu_data_aligner.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_push_i64_acc_i_i430000sroa_0_pm_1_push12_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/lsu_basic_coalescer.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_altera_syncram_wrapped.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/acl_mem1x.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/myproject-fpga.prj/components/myproject/myproject/synthesis/submodules/myproject_i_llvm_fpga_mem_agg_tmp27_i_i50000_0_0_copyload_1221_0.sv -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v -library work
set_global_assignment -name SYSTEMVERILOG_FILE /home/renz/hls4ml_14/build/terasic_de1soc/gateware/terasic_de1soc.v -library work
set_global_assignment -name top_level_entity terasic_de1soc
set_location_assignment -comment "clk50:0" -to clk50 Pin_AF14
set_instance_assignment -name io_standard -comment "clk50:0" "3.3-V LVTTL" -to clk50
set_location_assignment -comment "sdram_clock:0" -to sdram_clock Pin_AH12
set_instance_assignment -name io_standard -comment "sdram_clock:0" "3.3-V LVTTL" -to sdram_clock
set_location_assignment -comment "serial:0.tx" -to serial_tx Pin_AC18
set_instance_assignment -name io_standard -comment "serial:0.tx" "3.3-V LVTTL" -to serial_tx
set_location_assignment -comment "serial:0.rx" -to serial_rx Pin_Y17
set_instance_assignment -name io_standard -comment "serial:0.rx" "3.3-V LVTTL" -to serial_rx
set_location_assignment -comment "sdram:0.a" -to sdram_a[0] Pin_AK14
set_instance_assignment -name io_standard -comment "sdram:0.a" "3.3-V LVTTL" -to sdram_a[0]
set_location_assignment -comment "sdram:0.a" -to sdram_a[1] Pin_AH14
set_instance_assignment -name io_standard -comment "sdram:0.a" "3.3-V LVTTL" -to sdram_a[1]
set_location_assignment -comment "sdram:0.a" -to sdram_a[2] Pin_AG15
set_instance_assignment -name io_standard -comment "sdram:0.a" "3.3-V LVTTL" -to sdram_a[2]
set_location_assignment -comment "sdram:0.a" -to sdram_a[3] Pin_AE14
set_instance_assignment -name io_standard -comment "sdram:0.a" "3.3-V LVTTL" -to sdram_a[3]
set_location_assignment -comment "sdram:0.a" -to sdram_a[4] Pin_AB15
set_instance_assignment -name io_standard -comment "sdram:0.a" "3.3-V LVTTL" -to sdram_a[4]
set_location_assignment -comment "sdram:0.a" -to sdram_a[5] Pin_AC14
set_instance_assignment -name io_standard -comment "sdram:0.a" "3.3-V LVTTL" -to sdram_a[5]
set_location_assignment -comment "sdram:0.a" -to sdram_a[6] Pin_AD14
set_instance_assignment -name io_standard -comment "sdram:0.a" "3.3-V LVTTL" -to sdram_a[6]
set_location_assignment -comment "sdram:0.a" -to sdram_a[7] Pin_AF15
set_instance_assignment -name io_standard -comment "sdram:0.a" "3.3-V LVTTL" -to sdram_a[7]
set_location_assignment -comment "sdram:0.a" -to sdram_a[8] Pin_AH15
set_instance_assignment -name io_standard -comment "sdram:0.a" "3.3-V LVTTL" -to sdram_a[8]
set_location_assignment -comment "sdram:0.a" -to sdram_a[9] Pin_AG13
set_instance_assignment -name io_standard -comment "sdram:0.a" "3.3-V LVTTL" -to sdram_a[9]
set_location_assignment -comment "sdram:0.a" -to sdram_a[10] Pin_AG12
set_instance_assignment -name io_standard -comment "sdram:0.a" "3.3-V LVTTL" -to sdram_a[10]
set_location_assignment -comment "sdram:0.a" -to sdram_a[11] Pin_AH13
set_instance_assignment -name io_standard -comment "sdram:0.a" "3.3-V LVTTL" -to sdram_a[11]
set_location_assignment -comment "sdram:0.a" -to sdram_a[12] Pin_AJ14
set_instance_assignment -name io_standard -comment "sdram:0.a" "3.3-V LVTTL" -to sdram_a[12]
set_location_assignment -comment "sdram:0.ba" -to sdram_ba[0] Pin_AF13
set_instance_assignment -name io_standard -comment "sdram:0.ba" "3.3-V LVTTL" -to sdram_ba[0]
set_location_assignment -comment "sdram:0.ba" -to sdram_ba[1] Pin_AJ12
set_instance_assignment -name io_standard -comment "sdram:0.ba" "3.3-V LVTTL" -to sdram_ba[1]
set_location_assignment -comment "sdram:0.cs_n" -to sdram_cs_n Pin_AG11
set_instance_assignment -name io_standard -comment "sdram:0.cs_n" "3.3-V LVTTL" -to sdram_cs_n
set_location_assignment -comment "sdram:0.cke" -to sdram_cke Pin_AK13
set_instance_assignment -name io_standard -comment "sdram:0.cke" "3.3-V LVTTL" -to sdram_cke
set_location_assignment -comment "sdram:0.ras_n" -to sdram_ras_n Pin_AE13
set_instance_assignment -name io_standard -comment "sdram:0.ras_n" "3.3-V LVTTL" -to sdram_ras_n
set_location_assignment -comment "sdram:0.cas_n" -to sdram_cas_n Pin_AF11
set_instance_assignment -name io_standard -comment "sdram:0.cas_n" "3.3-V LVTTL" -to sdram_cas_n
set_location_assignment -comment "sdram:0.we_n" -to sdram_we_n Pin_AA13
set_instance_assignment -name io_standard -comment "sdram:0.we_n" "3.3-V LVTTL" -to sdram_we_n
set_location_assignment -comment "sdram:0.dq" -to sdram_dq[0] Pin_AK6
set_instance_assignment -name io_standard -comment "sdram:0.dq" "3.3-V LVTTL" -to sdram_dq[0]
set_location_assignment -comment "sdram:0.dq" -to sdram_dq[1] Pin_AJ7
set_instance_assignment -name io_standard -comment "sdram:0.dq" "3.3-V LVTTL" -to sdram_dq[1]
set_location_assignment -comment "sdram:0.dq" -to sdram_dq[2] Pin_AK7
set_instance_assignment -name io_standard -comment "sdram:0.dq" "3.3-V LVTTL" -to sdram_dq[2]
set_location_assignment -comment "sdram:0.dq" -to sdram_dq[3] Pin_AK8
set_instance_assignment -name io_standard -comment "sdram:0.dq" "3.3-V LVTTL" -to sdram_dq[3]
set_location_assignment -comment "sdram:0.dq" -to sdram_dq[4] Pin_AK9
set_instance_assignment -name io_standard -comment "sdram:0.dq" "3.3-V LVTTL" -to sdram_dq[4]
set_location_assignment -comment "sdram:0.dq" -to sdram_dq[5] Pin_AG10
set_instance_assignment -name io_standard -comment "sdram:0.dq" "3.3-V LVTTL" -to sdram_dq[5]
set_location_assignment -comment "sdram:0.dq" -to sdram_dq[6] Pin_AK11
set_instance_assignment -name io_standard -comment "sdram:0.dq" "3.3-V LVTTL" -to sdram_dq[6]
set_location_assignment -comment "sdram:0.dq" -to sdram_dq[7] Pin_AJ11
set_instance_assignment -name io_standard -comment "sdram:0.dq" "3.3-V LVTTL" -to sdram_dq[7]
set_location_assignment -comment "sdram:0.dq" -to sdram_dq[8] Pin_AH10
set_instance_assignment -name io_standard -comment "sdram:0.dq" "3.3-V LVTTL" -to sdram_dq[8]
set_location_assignment -comment "sdram:0.dq" -to sdram_dq[9] Pin_AJ10
set_instance_assignment -name io_standard -comment "sdram:0.dq" "3.3-V LVTTL" -to sdram_dq[9]
set_location_assignment -comment "sdram:0.dq" -to sdram_dq[10] Pin_AJ9
set_instance_assignment -name io_standard -comment "sdram:0.dq" "3.3-V LVTTL" -to sdram_dq[10]
set_location_assignment -comment "sdram:0.dq" -to sdram_dq[11] Pin_AH9
set_instance_assignment -name io_standard -comment "sdram:0.dq" "3.3-V LVTTL" -to sdram_dq[11]
set_location_assignment -comment "sdram:0.dq" -to sdram_dq[12] Pin_AH8
set_instance_assignment -name io_standard -comment "sdram:0.dq" "3.3-V LVTTL" -to sdram_dq[12]
set_location_assignment -comment "sdram:0.dq" -to sdram_dq[13] Pin_AH7
set_instance_assignment -name io_standard -comment "sdram:0.dq" "3.3-V LVTTL" -to sdram_dq[13]
set_location_assignment -comment "sdram:0.dq" -to sdram_dq[14] Pin_AJ6
set_instance_assignment -name io_standard -comment "sdram:0.dq" "3.3-V LVTTL" -to sdram_dq[14]
set_location_assignment -comment "sdram:0.dq" -to sdram_dq[15] Pin_AJ5
set_instance_assignment -name io_standard -comment "sdram:0.dq" "3.3-V LVTTL" -to sdram_dq[15]
set_location_assignment -comment "sdram:0.dm" -to sdram_dm[0] Pin_AB13
set_instance_assignment -name io_standard -comment "sdram:0.dm" "3.3-V LVTTL" -to sdram_dm[0]
set_location_assignment -comment "sdram:0.dm" -to sdram_dm[1] Pin_AK12
set_instance_assignment -name io_standard -comment "sdram:0.dm" "3.3-V LVTTL" -to sdram_dm[1]
set_location_assignment -comment "user_led:0" -to user_led0 Pin_V16
set_instance_assignment -name io_standard -comment "user_led:0" "3.3-V LVTTL" -to user_led0
set_location_assignment -comment "user_led:1" -to user_led1 Pin_W16
set_instance_assignment -name io_standard -comment "user_led:1" "3.3-V LVTTL" -to user_led1
set_location_assignment -comment "user_led:2" -to user_led2 Pin_V17
set_instance_assignment -name io_standard -comment "user_led:2" "3.3-V LVTTL" -to user_led2
set_location_assignment -comment "user_led:3" -to user_led3 Pin_V18
set_instance_assignment -name io_standard -comment "user_led:3" "3.3-V LVTTL" -to user_led3
set_location_assignment -comment "user_led:4" -to user_led4 Pin_W17
set_instance_assignment -name io_standard -comment "user_led:4" "3.3-V LVTTL" -to user_led4
set_location_assignment -comment "user_led:5" -to user_led5 Pin_W19
set_instance_assignment -name io_standard -comment "user_led:5" "3.3-V LVTTL" -to user_led5
set_location_assignment -comment "user_led:6" -to user_led6 Pin_Y19
set_instance_assignment -name io_standard -comment "user_led:6" "3.3-V LVTTL" -to user_led6
set_location_assignment -comment "user_led:7" -to user_led7 Pin_W20
set_instance_assignment -name io_standard -comment "user_led:7" "3.3-V LVTTL" -to user_led7
set_location_assignment -comment "user_led:8" -to user_led8 Pin_W21
set_instance_assignment -name io_standard -comment "user_led:8" "3.3-V LVTTL" -to user_led8
set_location_assignment -comment "user_led:9" -to user_led9 Pin_Y21
set_instance_assignment -name io_standard -comment "user_led:9" "3.3-V LVTTL" -to user_led9
set_global_assignment -name SDC_FILE terasic_de1soc.sdc
set_global_assignment -name VERILOG_MACRO "SYNTHESIS=1"