0.6
2018.3
Dec  7 2018
00:33:28
E:/FPGA/Serial_commn/Serial_commn.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
E:/FPGA/Serial_commn/Serial_commn.srcs/sources_1/new/SPI_TB.v,1713449935,verilog,,,,SPI_TB,,,,,,,,
E:/FPGA/Serial_commn/Serial_commn.srcs/sources_1/new/SPI_code.v,1713449292,verilog,,E:/FPGA/Serial_commn/Serial_commn.srcs/sources_1/new/SPI_TB.v,,SPI_code,,,,,,,,
