{
 "system_diagram_metadata": {
  "schema_version": {
   "major": "2",
   "minor": "0",
   "patch": "0"
  },
  "xsa": {
   "vendor": "xilinx",
   "board_id": "u250",
   "name": "gen3x16_xdma_2_1",
   "version_major": "202010",
   "version_minor": "1",
   "description": "\n    This platform targets the Alveo U250 Data Center Accelerator Card. This high-performance acceleration platform features up to four channels of DDR4-2400 SDRAM which are instantiated as required by the user kernels for high fabric resource availability, and Xilinx DMA Subsystem for PCI Express with PCIe Gen3 x16 connectivity.\n  ",
   "generated_by": {
    "name": "Vivado",
    "version": "2020.1",
    "cl": "2902540",
    "time_stamp": "Wed Jul 22 20:38:33 2020"
   },
   "board": {
    "name": "xilinx.com:au250:1.2",
    "vendor": "xilinx.com",
    "part": "xcu250-figd2104-2L-e",
    "board_part": "xilinx.com:au250:part0:1.2"
   },
   "available_resources": {
    "LUT": "1728000",
    "REG": "2932576",
    "BRAM": "2688",
    "DSP": "12288",
    "URAM": ""
   },
   "device_topology": [
    {
     "id": "0",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000000",
     "tag": "DDR[0]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "1",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000001",
     "tag": "DDR[1]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "2",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000002",
     "tag": "DDR[2]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "3",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000003",
     "tag": "DDR[3]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "4",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000004",
     "tag": "HOST[0]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "5",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000005",
     "tag": "PLRAM[0]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "6",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000006",
     "tag": "PLRAM[1]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "7",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000007",
     "tag": "PLRAM[2]",
     "slr": "",
     "spTag": ""
    },
    {
     "id": "8",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "17179869184",
     "base_address": "0x00000008",
     "tag": "PLRAM[3]",
     "slr": "",
     "spTag": ""
    }
   ],
   "design_intent": [
    "dataCenter",
    "externalHost",
    "serverManaged"
   ],
   "clocks": [
    {
     "name": "CPU",
     "orig_name": "CPU",
     "id": -1,
     "default": false,
     "type": "RESERVED",
     "spec_frequency": 1,
     "spec_period": 1000,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 2",
     "orig_name": "ii_level1_wire_ulp_m_aclk_ctrl_00",
     "id": 2,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 50,
     "spec_period": 20,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 3",
     "orig_name": "ii_level1_wire_ulp_m_aclk_pcie_user_00",
     "id": 3,
     "default": false,
     "type": "FIXED",
     "spec_frequency": 250,
     "spec_period": 4,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 0",
     "orig_name": "ss_ucs_clk_kernel",
     "id": 0,
     "default": false,
     "type": "SCALABLE",
     "spec_frequency": 300,
     "spec_period": 3.333333,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    },
    {
     "name": "PL 1",
     "orig_name": "ss_ucs_clk_kernel2",
     "id": 1,
     "default": false,
     "type": "SCALABLE",
     "spec_frequency": 500,
     "spec_period": 2,
     "requested_frequency": 0,
     "achieved_frequency": 0,
     "clock_domain": "",
     "inst_ref": "",
     "comp_ref": "",
     "xclbin_name": ""
    }
   ]
  },
  "xclbin": {
   "generated_by": {
    "name": "v++",
    "version": "2022.1",
    "cl": "3524075",
    "time_stamp": "2022-04-13-17:42:45",
    "options": "/home/zohra/Vitis/2022.1/bin/unwrapped/lnx64.o/v++ --target sw_emu --link --config vadd-link.cfg -ovadd.xclbin ../../sorting_big_data_kernels/Emulation-SW/build/vadd.xo ",
    "xclbin_name": "vadd",
    "uuid": "2ddd7e17-b394-4c4a-9777-2f98f02e8ef1",
    "link_uuid": "2ddd7e17-b394-4c4a-9777-2f98f02e8ef1",
    "package_uuid": "",
    "system_compile_flow": false
   },
   "user_regions": [
    {
     "name": "OCL_REGION_0",
     "type": "clc_region",
     "instance_path": "level0_i/level1/level1_i/ulp",
     "available_resources": {
      "LUT": "1466288",
      "REG": "2932576",
      "BRAM": "2317",
      "DSP": "10656",
      "by_SLR": [],
      "URAM": ""
     },
     "kernels": [],
     "compute_units": [
      {
       "id": "0",
       "kernel_name": "vadd",
       "cu_name": "vadd_1",
       "base_address": "",
       "actual_resources": [],
       "clock_name": "",
       "clock_id": 0,
       "clocks": [],
       "reset_port_name": ""
      }
     ],
     "connectivity": [
      {
       "id": "0",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "0",
        "arg_name": "in1",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      },
      {
       "id": "1",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "1",
        "arg_name": "out_r",
        "mode": "Master",
        "name": "",
        "port_name": ""
       },
       "node2": {
        "type": "memory",
        "id": "0",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": "",
        "name": "",
        "port_name": ""
       }
      }
     ]
    }
   ]
  }
 }
}

