
lcdagain.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e464  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  0800e5f8  0800e5f8  0000f5f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ea88  0800ea88  000101f8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ea88  0800ea88  0000fa88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ea90  0800ea90  000101f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ea90  0800ea90  0000fa90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ea94  0800ea94  0000fa94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  0800ea98  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000101f8  2**0
                  CONTENTS
 10 .bss          00000a7c  200001f8  200001f8  000101f8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000c74  20000c74  000101f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000101f8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a06d  00000000  00000000  00010228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f22  00000000  00000000  0002a295  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001638  00000000  00000000  0002e1b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001119  00000000  00000000  0002f7f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026c2a  00000000  00000000  00030909  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c20d  00000000  00000000  00057533  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e115b  00000000  00000000  00073740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0015489b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000072e8  00000000  00000000  001548e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005c  00000000  00000000  0015bbc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f8 	.word	0x200001f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e5dc 	.word	0x0800e5dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	0800e5dc 	.word	0x0800e5dc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <delay_us>:

#define DHT_PORT GPIOB
#define DHT_PIN  GPIO_PIN_5

void delay_us(uint16_t time)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000f7e:	4b09      	ldr	r3, [pc, #36]	@ (8000fa4 <delay_us+0x30>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	2200      	movs	r2, #0
 8000f84:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim2) < time);
 8000f86:	bf00      	nop
 8000f88:	4b06      	ldr	r3, [pc, #24]	@ (8000fa4 <delay_us+0x30>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f8e:	88fb      	ldrh	r3, [r7, #6]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	d3f9      	bcc.n	8000f88 <delay_us+0x14>
}
 8000f94:	bf00      	nop
 8000f96:	bf00      	nop
 8000f98:	370c      	adds	r7, #12
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	200002b4 	.word	0x200002b4

08000fa8 <DHT22_Read>:

uint8_t DHT22_Read(DHT22_Data *data)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b08c      	sub	sp, #48	@ 0x30
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
    uint8_t bits[5] = {0};
 8000fb0:	f107 0320 	add.w	r3, r7, #32
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	711a      	strb	r2, [r3, #4]
    uint32_t i, j = 0;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	62bb      	str	r3, [r7, #40]	@ 0x28

    // Set pin as output
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbe:	f107 030c 	add.w	r3, r7, #12
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]
 8000fcc:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = DHT_PIN;
 8000fce:	2320      	movs	r3, #32
 8000fd0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT_PORT, &GPIO_InitStruct);
 8000fd6:	f107 030c 	add.w	r3, r7, #12
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4855      	ldr	r0, [pc, #340]	@ (8001134 <DHT22_Read+0x18c>)
 8000fde:	f001 fe71 	bl	8002cc4 <HAL_GPIO_Init>

    // Start signal
    HAL_GPIO_WritePin(DHT_PORT, DHT_PIN, GPIO_PIN_RESET);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2120      	movs	r1, #32
 8000fe6:	4853      	ldr	r0, [pc, #332]	@ (8001134 <DHT22_Read+0x18c>)
 8000fe8:	f002 f820 	bl	800302c <HAL_GPIO_WritePin>
    HAL_Delay(2);  // > 1ms
 8000fec:	2002      	movs	r0, #2
 8000fee:	f001 f967 	bl	80022c0 <HAL_Delay>
    HAL_GPIO_WritePin(DHT_PORT, DHT_PIN, GPIO_PIN_SET);
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	2120      	movs	r1, #32
 8000ff6:	484f      	ldr	r0, [pc, #316]	@ (8001134 <DHT22_Read+0x18c>)
 8000ff8:	f002 f818 	bl	800302c <HAL_GPIO_WritePin>

    delay_us(30);
 8000ffc:	201e      	movs	r0, #30
 8000ffe:	f7ff ffb9 	bl	8000f74 <delay_us>

    // Switch to input
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001002:	2300      	movs	r3, #0
 8001004:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DHT_PORT, &GPIO_InitStruct);
 8001006:	f107 030c 	add.w	r3, r7, #12
 800100a:	4619      	mov	r1, r3
 800100c:	4849      	ldr	r0, [pc, #292]	@ (8001134 <DHT22_Read+0x18c>)
 800100e:	f001 fe59 	bl	8002cc4 <HAL_GPIO_Init>

    delay_us(40);
 8001012:	2028      	movs	r0, #40	@ 0x28
 8001014:	f7ff ffae 	bl	8000f74 <delay_us>
    if (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN)) return 1;
 8001018:	2120      	movs	r1, #32
 800101a:	4846      	ldr	r0, [pc, #280]	@ (8001134 <DHT22_Read+0x18c>)
 800101c:	f001 ffee 	bl	8002ffc <HAL_GPIO_ReadPin>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <DHT22_Read+0x82>
 8001026:	2301      	movs	r3, #1
 8001028:	e07f      	b.n	800112a <DHT22_Read+0x182>
    delay_us(80);
 800102a:	2050      	movs	r0, #80	@ 0x50
 800102c:	f7ff ffa2 	bl	8000f74 <delay_us>
    if (!HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN)) return 1;
 8001030:	2120      	movs	r1, #32
 8001032:	4840      	ldr	r0, [pc, #256]	@ (8001134 <DHT22_Read+0x18c>)
 8001034:	f001 ffe2 	bl	8002ffc <HAL_GPIO_ReadPin>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d101      	bne.n	8001042 <DHT22_Read+0x9a>
 800103e:	2301      	movs	r3, #1
 8001040:	e073      	b.n	800112a <DHT22_Read+0x182>

    while (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN));
 8001042:	bf00      	nop
 8001044:	2120      	movs	r1, #32
 8001046:	483b      	ldr	r0, [pc, #236]	@ (8001134 <DHT22_Read+0x18c>)
 8001048:	f001 ffd8 	bl	8002ffc <HAL_GPIO_ReadPin>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d1f8      	bne.n	8001044 <DHT22_Read+0x9c>

    // Read 40 bits
    for (i = 0; i < 40; i++)
 8001052:	2300      	movs	r3, #0
 8001054:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001056:	e036      	b.n	80010c6 <DHT22_Read+0x11e>
    {
        while (!HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN));
 8001058:	bf00      	nop
 800105a:	2120      	movs	r1, #32
 800105c:	4835      	ldr	r0, [pc, #212]	@ (8001134 <DHT22_Read+0x18c>)
 800105e:	f001 ffcd 	bl	8002ffc <HAL_GPIO_ReadPin>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d0f8      	beq.n	800105a <DHT22_Read+0xb2>
        delay_us(40);
 8001068:	2028      	movs	r0, #40	@ 0x28
 800106a:	f7ff ff83 	bl	8000f74 <delay_us>

        if (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN))
 800106e:	2120      	movs	r1, #32
 8001070:	4830      	ldr	r0, [pc, #192]	@ (8001134 <DHT22_Read+0x18c>)
 8001072:	f001 ffc3 	bl	8002ffc <HAL_GPIO_ReadPin>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d016      	beq.n	80010aa <DHT22_Read+0x102>
            bits[j/8] |= (1 << (7 - (j % 8)));
 800107c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800107e:	08db      	lsrs	r3, r3, #3
 8001080:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8001084:	443a      	add	r2, r7
 8001086:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 800108a:	b251      	sxtb	r1, r2
 800108c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800108e:	43d2      	mvns	r2, r2
 8001090:	f002 0207 	and.w	r2, r2, #7
 8001094:	2001      	movs	r0, #1
 8001096:	fa00 f202 	lsl.w	r2, r0, r2
 800109a:	b252      	sxtb	r2, r2
 800109c:	430a      	orrs	r2, r1
 800109e:	b252      	sxtb	r2, r2
 80010a0:	b2d2      	uxtb	r2, r2
 80010a2:	3330      	adds	r3, #48	@ 0x30
 80010a4:	443b      	add	r3, r7
 80010a6:	f803 2c10 	strb.w	r2, [r3, #-16]

        while (HAL_GPIO_ReadPin(DHT_PORT, DHT_PIN));
 80010aa:	bf00      	nop
 80010ac:	2120      	movs	r1, #32
 80010ae:	4821      	ldr	r0, [pc, #132]	@ (8001134 <DHT22_Read+0x18c>)
 80010b0:	f001 ffa4 	bl	8002ffc <HAL_GPIO_ReadPin>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d1f8      	bne.n	80010ac <DHT22_Read+0x104>
        j++;
 80010ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010bc:	3301      	adds	r3, #1
 80010be:	62bb      	str	r3, [r7, #40]	@ 0x28
    for (i = 0; i < 40; i++)
 80010c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010c2:	3301      	adds	r3, #1
 80010c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80010c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010c8:	2b27      	cmp	r3, #39	@ 0x27
 80010ca:	d9c5      	bls.n	8001058 <DHT22_Read+0xb0>
    }

    data->Humidity = (bits[0] << 8 | bits[1]) / 10.0;
 80010cc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80010d0:	021b      	lsls	r3, r3, #8
 80010d2:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 80010d6:	4313      	orrs	r3, r2
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff fa23 	bl	8000524 <__aeabi_i2d>
 80010de:	f04f 0200 	mov.w	r2, #0
 80010e2:	4b15      	ldr	r3, [pc, #84]	@ (8001138 <DHT22_Read+0x190>)
 80010e4:	f7ff fbb2 	bl	800084c <__aeabi_ddiv>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4610      	mov	r0, r2
 80010ee:	4619      	mov	r1, r3
 80010f0:	f7ff fd5a 	bl	8000ba8 <__aeabi_d2f>
 80010f4:	4602      	mov	r2, r0
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	605a      	str	r2, [r3, #4]
    data->Temperature = (bits[2] << 8 | bits[3]) / 10.0;
 80010fa:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80010fe:	021b      	lsls	r3, r3, #8
 8001100:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001104:	4313      	orrs	r3, r2
 8001106:	4618      	mov	r0, r3
 8001108:	f7ff fa0c 	bl	8000524 <__aeabi_i2d>
 800110c:	f04f 0200 	mov.w	r2, #0
 8001110:	4b09      	ldr	r3, [pc, #36]	@ (8001138 <DHT22_Read+0x190>)
 8001112:	f7ff fb9b 	bl	800084c <__aeabi_ddiv>
 8001116:	4602      	mov	r2, r0
 8001118:	460b      	mov	r3, r1
 800111a:	4610      	mov	r0, r2
 800111c:	4619      	mov	r1, r3
 800111e:	f7ff fd43 	bl	8000ba8 <__aeabi_d2f>
 8001122:	4602      	mov	r2, r0
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	601a      	str	r2, [r3, #0]

    return 0; // OK
 8001128:	2300      	movs	r3, #0
}
 800112a:	4618      	mov	r0, r3
 800112c:	3730      	adds	r7, #48	@ 0x30
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40020400 	.word	0x40020400
 8001138:	40240000 	.word	0x40240000

0800113c <LCD_EnablePulse>:
#include "lcd.h"
#include "stm32f4xx_hal.h"
#include <stdio.h>


static void LCD_EnablePulse() {
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EN_Port, EN_Pin, GPIO_PIN_SET);
 8001140:	2201      	movs	r2, #1
 8001142:	2102      	movs	r1, #2
 8001144:	4807      	ldr	r0, [pc, #28]	@ (8001164 <LCD_EnablePulse+0x28>)
 8001146:	f001 ff71 	bl	800302c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800114a:	2001      	movs	r0, #1
 800114c:	f001 f8b8 	bl	80022c0 <HAL_Delay>
    HAL_GPIO_WritePin(EN_Port, EN_Pin, GPIO_PIN_RESET);
 8001150:	2200      	movs	r2, #0
 8001152:	2102      	movs	r1, #2
 8001154:	4803      	ldr	r0, [pc, #12]	@ (8001164 <LCD_EnablePulse+0x28>)
 8001156:	f001 ff69 	bl	800302c <HAL_GPIO_WritePin>
    HAL_Delay(1);
 800115a:	2001      	movs	r0, #1
 800115c:	f001 f8b0 	bl	80022c0 <HAL_Delay>
}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40020400 	.word	0x40020400

08001168 <LCD_Send4Bits>:

static void LCD_Send4Bits(uint8_t data) {
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	4603      	mov	r3, r0
 8001170:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(D4_Port, D4_Pin, (data >> 0) & 0x01);
 8001172:	79fb      	ldrb	r3, [r7, #7]
 8001174:	f003 0301 	and.w	r3, r3, #1
 8001178:	b2db      	uxtb	r3, r3
 800117a:	461a      	mov	r2, r3
 800117c:	2104      	movs	r1, #4
 800117e:	4815      	ldr	r0, [pc, #84]	@ (80011d4 <LCD_Send4Bits+0x6c>)
 8001180:	f001 ff54 	bl	800302c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D5_Port, D5_Pin, (data >> 1) & 0x01);
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	085b      	lsrs	r3, r3, #1
 8001188:	b2db      	uxtb	r3, r3
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	b2db      	uxtb	r3, r3
 8001190:	461a      	mov	r2, r3
 8001192:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001196:	480f      	ldr	r0, [pc, #60]	@ (80011d4 <LCD_Send4Bits+0x6c>)
 8001198:	f001 ff48 	bl	800302c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D6_Port, D6_Pin, (data >> 2) & 0x01);
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	089b      	lsrs	r3, r3, #2
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	461a      	mov	r2, r3
 80011aa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011ae:	4809      	ldr	r0, [pc, #36]	@ (80011d4 <LCD_Send4Bits+0x6c>)
 80011b0:	f001 ff3c 	bl	800302c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D7_Port, D7_Pin, (data >> 3) & 0x01);
 80011b4:	79fb      	ldrb	r3, [r7, #7]
 80011b6:	08db      	lsrs	r3, r3, #3
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	f003 0301 	and.w	r3, r3, #1
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	461a      	mov	r2, r3
 80011c2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011c6:	4803      	ldr	r0, [pc, #12]	@ (80011d4 <LCD_Send4Bits+0x6c>)
 80011c8:	f001 ff30 	bl	800302c <HAL_GPIO_WritePin>
}
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	40020400 	.word	0x40020400

080011d8 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t cmd) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	4603      	mov	r3, r0
 80011e0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(RS_Port, RS_Pin, GPIO_PIN_RESET);
 80011e2:	2200      	movs	r2, #0
 80011e4:	2101      	movs	r1, #1
 80011e6:	480d      	ldr	r0, [pc, #52]	@ (800121c <LCD_SendCommand+0x44>)
 80011e8:	f001 ff20 	bl	800302c <HAL_GPIO_WritePin>

    LCD_Send4Bits(cmd >> 4);
 80011ec:	79fb      	ldrb	r3, [r7, #7]
 80011ee:	091b      	lsrs	r3, r3, #4
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff ffb8 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 80011f8:	f7ff ffa0 	bl	800113c <LCD_EnablePulse>

    LCD_Send4Bits(cmd & 0x0F);
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	f003 030f 	and.w	r3, r3, #15
 8001202:	b2db      	uxtb	r3, r3
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff ffaf 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 800120a:	f7ff ff97 	bl	800113c <LCD_EnablePulse>

    HAL_Delay(2);
 800120e:	2002      	movs	r0, #2
 8001210:	f001 f856 	bl	80022c0 <HAL_Delay>
}
 8001214:	bf00      	nop
 8001216:	3708      	adds	r7, #8
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40020400 	.word	0x40020400

08001220 <LCD_SendData>:

void LCD_SendData(uint8_t data) {
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	4603      	mov	r3, r0
 8001228:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(RS_Port, RS_Pin, GPIO_PIN_SET);
 800122a:	2201      	movs	r2, #1
 800122c:	2101      	movs	r1, #1
 800122e:	480c      	ldr	r0, [pc, #48]	@ (8001260 <LCD_SendData+0x40>)
 8001230:	f001 fefc 	bl	800302c <HAL_GPIO_WritePin>

    LCD_Send4Bits(data >> 4);
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	091b      	lsrs	r3, r3, #4
 8001238:	b2db      	uxtb	r3, r3
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ff94 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001240:	f7ff ff7c 	bl	800113c <LCD_EnablePulse>

    LCD_Send4Bits(data & 0x0F);
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	f003 030f 	and.w	r3, r3, #15
 800124a:	b2db      	uxtb	r3, r3
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff ff8b 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001252:	f7ff ff73 	bl	800113c <LCD_EnablePulse>
}
 8001256:	bf00      	nop
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40020400 	.word	0x40020400

08001264 <LCD_SendString>:

void LCD_SendString(char *str) {
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
    while (*str) {
 800126c:	e006      	b.n	800127c <LCD_SendString+0x18>
        LCD_SendData(*str++);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	1c5a      	adds	r2, r3, #1
 8001272:	607a      	str	r2, [r7, #4]
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff ffd2 	bl	8001220 <LCD_SendData>
    while (*str) {
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d1f4      	bne.n	800126e <LCD_SendString+0xa>
    }
}
 8001284:	bf00      	nop
 8001286:	bf00      	nop
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}

0800128e <LCD_Init>:

void LCD_Init() {
 800128e:	b580      	push	{r7, lr}
 8001290:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 8001292:	2032      	movs	r0, #50	@ 0x32
 8001294:	f001 f814 	bl	80022c0 <HAL_Delay>

    LCD_Send4Bits(0x03);
 8001298:	2003      	movs	r0, #3
 800129a:	f7ff ff65 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 800129e:	f7ff ff4d 	bl	800113c <LCD_EnablePulse>
    HAL_Delay(5);
 80012a2:	2005      	movs	r0, #5
 80012a4:	f001 f80c 	bl	80022c0 <HAL_Delay>

    LCD_Send4Bits(0x03);
 80012a8:	2003      	movs	r0, #3
 80012aa:	f7ff ff5d 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 80012ae:	f7ff ff45 	bl	800113c <LCD_EnablePulse>
    HAL_Delay(1);
 80012b2:	2001      	movs	r0, #1
 80012b4:	f001 f804 	bl	80022c0 <HAL_Delay>

    LCD_Send4Bits(0x02); // 4-bit mode
 80012b8:	2002      	movs	r0, #2
 80012ba:	f7ff ff55 	bl	8001168 <LCD_Send4Bits>
    LCD_EnablePulse();
 80012be:	f7ff ff3d 	bl	800113c <LCD_EnablePulse>

    LCD_SendCommand(0x28); // 4-bit, 2-line, 5x8 dots
 80012c2:	2028      	movs	r0, #40	@ 0x28
 80012c4:	f7ff ff88 	bl	80011d8 <LCD_SendCommand>
    LCD_SendCommand(0x0C); // Display on, cursor off
 80012c8:	200c      	movs	r0, #12
 80012ca:	f7ff ff85 	bl	80011d8 <LCD_SendCommand>
    LCD_SendCommand(0x06); // Shift cursor right
 80012ce:	2006      	movs	r0, #6
 80012d0:	f7ff ff82 	bl	80011d8 <LCD_SendCommand>
    LCD_SendCommand(0x01); // Clear
 80012d4:	2001      	movs	r0, #1
 80012d6:	f7ff ff7f 	bl	80011d8 <LCD_SendCommand>
    HAL_Delay(2);
 80012da:	2002      	movs	r0, #2
 80012dc:	f000 fff0 	bl	80022c0 <HAL_Delay>
}
 80012e0:	bf00      	nop
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	0000      	movs	r0, r0
	...

080012e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80012ec:	b0d0      	sub	sp, #320	@ 0x140
 80012ee:	af0e      	add	r7, sp, #56	@ 0x38
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012f0:	f000 ff74 	bl	80021dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012f4:	f000 fa74 	bl	80017e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012f8:	f000 fbda 	bl	8001ab0 <MX_GPIO_Init>
  MX_SPI1_Init();
 80012fc:	f000 fb2c 	bl	8001958 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8001300:	f008 fe20 	bl	8009f44 <MX_USB_HOST_Init>
  MX_ADC1_Init();
 8001304:	f000 fad6 	bl	80018b4 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8001308:	f000 fba8 	bl	8001a5c <MX_USART3_UART_Init>
  MX_TIM2_Init();
 800130c:	f000 fb5a 	bl	80019c4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8001310:	48cb      	ldr	r0, [pc, #812]	@ (8001640 <main+0x358>)
 8001312:	f004 fd25 	bl	8005d60 <HAL_TIM_Base_Start>

  LCD_Init();
 8001316:	f7ff ffba 	bl	800128e <LCD_Init>
  HAL_Delay(500);
 800131a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800131e:	f000 ffcf 	bl	80022c0 <HAL_Delay>
  LCD_SendCommand(0x01);
 8001322:	2001      	movs	r0, #1
 8001324:	f7ff ff58 	bl	80011d8 <LCD_SendCommand>
  LCD_SendString("MQ2 Initializing");
 8001328:	48c6      	ldr	r0, [pc, #792]	@ (8001644 <main+0x35c>)
 800132a:	f7ff ff9b 	bl	8001264 <LCD_SendString>
  HAL_Delay(2000);
 800132e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001332:	f000 ffc5 	bl	80022c0 <HAL_Delay>

  // Start ADC
  HAL_ADC_Start(&hadc1);
 8001336:	48c4      	ldr	r0, [pc, #784]	@ (8001648 <main+0x360>)
 8001338:	f001 f82a 	bl	8002390 <HAL_ADC_Start>

  LCD_SendCommand(0x01);
 800133c:	2001      	movs	r0, #1
 800133e:	f7ff ff4b 	bl	80011d8 <LCD_SendCommand>
  LCD_SendString("MQ2 Ready");
 8001342:	48c2      	ldr	r0, [pc, #776]	@ (800164c <main+0x364>)
 8001344:	f7ff ff8e 	bl	8001264 <LCD_SendString>
  HAL_Delay(1000);
 8001348:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800134c:	f000 ffb8 	bl	80022c0 <HAL_Delay>

  // ---- Initialize LCD ----
  LCD_Init();
 8001350:	f7ff ff9d 	bl	800128e <LCD_Init>
  HAL_Delay(500);
 8001354:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001358:	f000 ffb2 	bl	80022c0 <HAL_Delay>


  LCD_SendCommand(0x01);
 800135c:	2001      	movs	r0, #1
 800135e:	f7ff ff3b 	bl	80011d8 <LCD_SendCommand>
  LCD_SendString("Sending start...");
 8001362:	48bb      	ldr	r0, [pc, #748]	@ (8001650 <main+0x368>)
 8001364:	f7ff ff7e 	bl	8001264 <LCD_SendString>
  HAL_Delay(2000);
 8001368:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800136c:	f000 ffa8 	bl	80022c0 <HAL_Delay>
  HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_RESET);
 8001370:	2200      	movs	r2, #0
 8001372:	2120      	movs	r1, #32
 8001374:	48b7      	ldr	r0, [pc, #732]	@ (8001654 <main+0x36c>)
 8001376:	f001 fe59 	bl	800302c <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  MX_USB_HOST_Process();
 800137a:	f008 fe09 	bl	8009f90 <MX_USB_HOST_Process>

	      // --------- LDR Read ---------
	      ldr_state = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 800137e:	2101      	movs	r1, #1
 8001380:	48b5      	ldr	r0, [pc, #724]	@ (8001658 <main+0x370>)
 8001382:	f001 fe3b 	bl	8002ffc <HAL_GPIO_ReadPin>
 8001386:	4603      	mov	r3, r0
 8001388:	461a      	mov	r2, r3
 800138a:	4bb4      	ldr	r3, [pc, #720]	@ (800165c <main+0x374>)
 800138c:	701a      	strb	r2, [r3, #0]
	      int L = (ldr_state == GPIO_PIN_RESET) ? 1 : 0;
 800138e:	4bb3      	ldr	r3, [pc, #716]	@ (800165c <main+0x374>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	2b00      	cmp	r3, #0
 8001394:	bf0c      	ite	eq
 8001396:	2301      	moveq	r3, #1
 8001398:	2300      	movne	r3, #0
 800139a:	b2db      	uxtb	r3, r3
 800139c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
	      char *ldr_text = (L == 1) ? "BRIGHT" : "DARK";
 80013a0:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d101      	bne.n	80013ac <main+0xc4>
 80013a8:	4bad      	ldr	r3, [pc, #692]	@ (8001660 <main+0x378>)
 80013aa:	e000      	b.n	80013ae <main+0xc6>
 80013ac:	4bad      	ldr	r3, [pc, #692]	@ (8001664 <main+0x37c>)
 80013ae:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc

	      // --------- MQ-2 ADC Read ---------
	      HAL_ADC_Start(&hadc1);
 80013b2:	48a5      	ldr	r0, [pc, #660]	@ (8001648 <main+0x360>)
 80013b4:	f000 ffec 	bl	8002390 <HAL_ADC_Start>
	      HAL_ADC_PollForConversion(&hadc1, 100);
 80013b8:	2164      	movs	r1, #100	@ 0x64
 80013ba:	48a3      	ldr	r0, [pc, #652]	@ (8001648 <main+0x360>)
 80013bc:	f001 f8ba 	bl	8002534 <HAL_ADC_PollForConversion>
	      mq_raw = HAL_ADC_GetValue(&hadc1);
 80013c0:	48a1      	ldr	r0, [pc, #644]	@ (8001648 <main+0x360>)
 80013c2:	f001 f942 	bl	800264a <HAL_ADC_GetValue>
 80013c6:	4603      	mov	r3, r0
 80013c8:	4aa7      	ldr	r2, [pc, #668]	@ (8001668 <main+0x380>)
 80013ca:	6013      	str	r3, [r2, #0]

	      mq_voltage = (mq_raw * 3.3f) / 4095.0f;
 80013cc:	4ba6      	ldr	r3, [pc, #664]	@ (8001668 <main+0x380>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	ee07 3a90 	vmov	s15, r3
 80013d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013d8:	ed9f 7aa4 	vldr	s14, [pc, #656]	@ 800166c <main+0x384>
 80013dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80013e0:	eddf 6aa3 	vldr	s13, [pc, #652]	@ 8001670 <main+0x388>
 80013e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013e8:	4ba2      	ldr	r3, [pc, #648]	@ (8001674 <main+0x38c>)
 80013ea:	edc3 7a00 	vstr	s15, [r3]
	      Rs = (3.3f - mq_voltage) / (mq_voltage + 1e-6f);
 80013ee:	4ba1      	ldr	r3, [pc, #644]	@ (8001674 <main+0x38c>)
 80013f0:	edd3 7a00 	vldr	s15, [r3]
 80013f4:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 800166c <main+0x384>
 80013f8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80013fc:	4b9d      	ldr	r3, [pc, #628]	@ (8001674 <main+0x38c>)
 80013fe:	edd3 7a00 	vldr	s15, [r3]
 8001402:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 8001678 <main+0x390>
 8001406:	ee37 7a87 	vadd.f32	s14, s15, s14
 800140a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800140e:	4b9b      	ldr	r3, [pc, #620]	@ (800167c <main+0x394>)
 8001410:	edc3 7a00 	vstr	s15, [r3]
	      ratio = Rs / Ro;
 8001414:	4b99      	ldr	r3, [pc, #612]	@ (800167c <main+0x394>)
 8001416:	edd3 6a00 	vldr	s13, [r3]
 800141a:	4b99      	ldr	r3, [pc, #612]	@ (8001680 <main+0x398>)
 800141c:	ed93 7a00 	vldr	s14, [r3]
 8001420:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001424:	4b97      	ldr	r3, [pc, #604]	@ (8001684 <main+0x39c>)
 8001426:	edc3 7a00 	vstr	s15, [r3]

	      float ppm_lpg   = pow(10, ((log10(ratio) - (-0.47)) / (-0.36)));
 800142a:	4b96      	ldr	r3, [pc, #600]	@ (8001684 <main+0x39c>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4618      	mov	r0, r3
 8001430:	f7ff f88a 	bl	8000548 <__aeabi_f2d>
 8001434:	4602      	mov	r2, r0
 8001436:	460b      	mov	r3, r1
 8001438:	ec43 2b10 	vmov	d0, r2, r3
 800143c:	f00b fee4 	bl	800d208 <log10>
 8001440:	ec51 0b10 	vmov	r0, r1, d0
 8001444:	a370      	add	r3, pc, #448	@ (adr r3, 8001608 <main+0x320>)
 8001446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800144a:	f7fe ff1f 	bl	800028c <__adddf3>
 800144e:	4602      	mov	r2, r0
 8001450:	460b      	mov	r3, r1
 8001452:	4610      	mov	r0, r2
 8001454:	4619      	mov	r1, r3
 8001456:	a36e      	add	r3, pc, #440	@ (adr r3, 8001610 <main+0x328>)
 8001458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800145c:	f7ff f9f6 	bl	800084c <__aeabi_ddiv>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	ec43 2b17 	vmov	d7, r2, r3
 8001468:	eeb0 1a47 	vmov.f32	s2, s14
 800146c:	eef0 1a67 	vmov.f32	s3, s15
 8001470:	ed9f 0b69 	vldr	d0, [pc, #420]	@ 8001618 <main+0x330>
 8001474:	f00b ff06 	bl	800d284 <pow>
 8001478:	ec53 2b10 	vmov	r2, r3, d0
 800147c:	4610      	mov	r0, r2
 800147e:	4619      	mov	r1, r3
 8001480:	f7ff fb92 	bl	8000ba8 <__aeabi_d2f>
 8001484:	4603      	mov	r3, r0
 8001486:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
	      float ppm_smoke = pow(10, ((log10(ratio) - (-0.42)) / (-0.48)));
 800148a:	4b7e      	ldr	r3, [pc, #504]	@ (8001684 <main+0x39c>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff f85a 	bl	8000548 <__aeabi_f2d>
 8001494:	4602      	mov	r2, r0
 8001496:	460b      	mov	r3, r1
 8001498:	ec43 2b10 	vmov	d0, r2, r3
 800149c:	f00b feb4 	bl	800d208 <log10>
 80014a0:	ec51 0b10 	vmov	r0, r1, d0
 80014a4:	a35e      	add	r3, pc, #376	@ (adr r3, 8001620 <main+0x338>)
 80014a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014aa:	f7fe feef 	bl	800028c <__adddf3>
 80014ae:	4602      	mov	r2, r0
 80014b0:	460b      	mov	r3, r1
 80014b2:	4610      	mov	r0, r2
 80014b4:	4619      	mov	r1, r3
 80014b6:	a35c      	add	r3, pc, #368	@ (adr r3, 8001628 <main+0x340>)
 80014b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014bc:	f7ff f9c6 	bl	800084c <__aeabi_ddiv>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	ec43 2b17 	vmov	d7, r2, r3
 80014c8:	eeb0 1a47 	vmov.f32	s2, s14
 80014cc:	eef0 1a67 	vmov.f32	s3, s15
 80014d0:	ed9f 0b51 	vldr	d0, [pc, #324]	@ 8001618 <main+0x330>
 80014d4:	f00b fed6 	bl	800d284 <pow>
 80014d8:	ec53 2b10 	vmov	r2, r3, d0
 80014dc:	4610      	mov	r0, r2
 80014de:	4619      	mov	r1, r3
 80014e0:	f7ff fb62 	bl	8000ba8 <__aeabi_d2f>
 80014e4:	4603      	mov	r3, r0
 80014e6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
	      float ppm_co    = pow(10, ((log10(ratio) - (-0.37)) / (-0.33)));
 80014ea:	4b66      	ldr	r3, [pc, #408]	@ (8001684 <main+0x39c>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff f82a 	bl	8000548 <__aeabi_f2d>
 80014f4:	4602      	mov	r2, r0
 80014f6:	460b      	mov	r3, r1
 80014f8:	ec43 2b10 	vmov	d0, r2, r3
 80014fc:	f00b fe84 	bl	800d208 <log10>
 8001500:	ec51 0b10 	vmov	r0, r1, d0
 8001504:	a34a      	add	r3, pc, #296	@ (adr r3, 8001630 <main+0x348>)
 8001506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150a:	f7fe febf 	bl	800028c <__adddf3>
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	4610      	mov	r0, r2
 8001514:	4619      	mov	r1, r3
 8001516:	a348      	add	r3, pc, #288	@ (adr r3, 8001638 <main+0x350>)
 8001518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800151c:	f7ff f996 	bl	800084c <__aeabi_ddiv>
 8001520:	4602      	mov	r2, r0
 8001522:	460b      	mov	r3, r1
 8001524:	ec43 2b17 	vmov	d7, r2, r3
 8001528:	eeb0 1a47 	vmov.f32	s2, s14
 800152c:	eef0 1a67 	vmov.f32	s3, s15
 8001530:	ed9f 0b39 	vldr	d0, [pc, #228]	@ 8001618 <main+0x330>
 8001534:	f00b fea6 	bl	800d284 <pow>
 8001538:	ec53 2b10 	vmov	r2, r3, d0
 800153c:	4610      	mov	r0, r2
 800153e:	4619      	mov	r1, r3
 8001540:	f7ff fb32 	bl	8000ba8 <__aeabi_d2f>
 8001544:	4603      	mov	r3, r0
 8001546:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0

	      // --------- DHT22 every 2 sec ---------
	      if (HAL_GetTick() - dht_last_ms >= 2100)
 800154a:	f000 fead 	bl	80022a8 <HAL_GetTick>
 800154e:	4602      	mov	r2, r0
 8001550:	4b4d      	ldr	r3, [pc, #308]	@ (8001688 <main+0x3a0>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	f640 0233 	movw	r2, #2099	@ 0x833
 800155a:	4293      	cmp	r3, r2
 800155c:	d907      	bls.n	800156e <main+0x286>
	      {
	          DHT22_Read(&dht);
 800155e:	484b      	ldr	r0, [pc, #300]	@ (800168c <main+0x3a4>)
 8001560:	f7ff fd22 	bl	8000fa8 <DHT22_Read>
	          dht_last_ms = HAL_GetTick();
 8001564:	f000 fea0 	bl	80022a8 <HAL_GetTick>
 8001568:	4603      	mov	r3, r0
 800156a:	4a47      	ldr	r2, [pc, #284]	@ (8001688 <main+0x3a0>)
 800156c:	6013      	str	r3, [r2, #0]
	      }

	      // --------- ALARM CHECK ---------
	      int alarm = 0;
 800156e:	2300      	movs	r3, #0
 8001570:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

	      if (dht.Temperature > 35.0) alarm = 1;
 8001574:	4b45      	ldr	r3, [pc, #276]	@ (800168c <main+0x3a4>)
 8001576:	edd3 7a00 	vldr	s15, [r3]
 800157a:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8001690 <main+0x3a8>
 800157e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001586:	dd02      	ble.n	800158e <main+0x2a6>
 8001588:	2301      	movs	r3, #1
 800158a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	      if (dht.Humidity > 70.0) alarm = 1;
 800158e:	4b3f      	ldr	r3, [pc, #252]	@ (800168c <main+0x3a4>)
 8001590:	edd3 7a01 	vldr	s15, [r3, #4]
 8001594:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8001694 <main+0x3ac>
 8001598:	eef4 7ac7 	vcmpe.f32	s15, s14
 800159c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015a0:	dd02      	ble.n	80015a8 <main+0x2c0>
 80015a2:	2301      	movs	r3, #1
 80015a4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	      if (ppm_lpg   > 200.0)     alarm = 1;
 80015a8:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 80015ac:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001698 <main+0x3b0>
 80015b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015b8:	dd02      	ble.n	80015c0 <main+0x2d8>
 80015ba:	2301      	movs	r3, #1
 80015bc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	      if (ppm_smoke > 300.0)     alarm = 1;
 80015c0:	edd7 7a3d 	vldr	s15, [r7, #244]	@ 0xf4
 80015c4:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 800169c <main+0x3b4>
 80015c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015d0:	dd02      	ble.n	80015d8 <main+0x2f0>
 80015d2:	2301      	movs	r3, #1
 80015d4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	      if (ppm_co    > 50.0)      alarm = 1;
 80015d8:	edd7 7a3c 	vldr	s15, [r7, #240]	@ 0xf0
 80015dc:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80016a0 <main+0x3b8>
 80015e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e8:	dd02      	ble.n	80015f0 <main+0x308>
 80015ea:	2301      	movs	r3, #1
 80015ec:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

	      if (alarm)
 80015f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d055      	beq.n	80016a4 <main+0x3bc>
	          HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_SET);     // ON
 80015f8:	2201      	movs	r2, #1
 80015fa:	2120      	movs	r1, #32
 80015fc:	4815      	ldr	r0, [pc, #84]	@ (8001654 <main+0x36c>)
 80015fe:	f001 fd15 	bl	800302c <HAL_GPIO_WritePin>
 8001602:	e054      	b.n	80016ae <main+0x3c6>
 8001604:	f3af 8000 	nop.w
 8001608:	e147ae14 	.word	0xe147ae14
 800160c:	3fde147a 	.word	0x3fde147a
 8001610:	70a3d70a 	.word	0x70a3d70a
 8001614:	bfd70a3d 	.word	0xbfd70a3d
 8001618:	00000000 	.word	0x00000000
 800161c:	40240000 	.word	0x40240000
 8001620:	ae147ae1 	.word	0xae147ae1
 8001624:	3fdae147 	.word	0x3fdae147
 8001628:	eb851eb8 	.word	0xeb851eb8
 800162c:	bfdeb851 	.word	0xbfdeb851
 8001630:	7ae147ae 	.word	0x7ae147ae
 8001634:	3fd7ae14 	.word	0x3fd7ae14
 8001638:	51eb851f 	.word	0x51eb851f
 800163c:	bfd51eb8 	.word	0xbfd51eb8
 8001640:	200002b4 	.word	0x200002b4
 8001644:	0800e5f8 	.word	0x0800e5f8
 8001648:	20000214 	.word	0x20000214
 800164c:	0800e60c 	.word	0x0800e60c
 8001650:	0800e618 	.word	0x0800e618
 8001654:	40020800 	.word	0x40020800
 8001658:	40020000 	.word	0x40020000
 800165c:	20000360 	.word	0x20000360
 8001660:	0800e62c 	.word	0x0800e62c
 8001664:	0800e634 	.word	0x0800e634
 8001668:	20000350 	.word	0x20000350
 800166c:	40533333 	.word	0x40533333
 8001670:	457ff000 	.word	0x457ff000
 8001674:	20000354 	.word	0x20000354
 8001678:	358637bd 	.word	0x358637bd
 800167c:	20000358 	.word	0x20000358
 8001680:	20000000 	.word	0x20000000
 8001684:	2000035c 	.word	0x2000035c
 8001688:	2000034c 	.word	0x2000034c
 800168c:	20000344 	.word	0x20000344
 8001690:	420c0000 	.word	0x420c0000
 8001694:	428c0000 	.word	0x428c0000
 8001698:	43480000 	.word	0x43480000
 800169c:	43960000 	.word	0x43960000
 80016a0:	42480000 	.word	0x42480000
	      else
	          HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_RESET);   // OFF
 80016a4:	2200      	movs	r2, #0
 80016a6:	2120      	movs	r1, #32
 80016a8:	4847      	ldr	r0, [pc, #284]	@ (80017c8 <main+0x4e0>)
 80016aa:	f001 fcbf 	bl	800302c <HAL_GPIO_WritePin>

	      // --------- LCD PAGE 1: Temp & Humidity ---------
	      LCD_SendCommand(0x01);
 80016ae:	2001      	movs	r0, #1
 80016b0:	f7ff fd92 	bl	80011d8 <LCD_SendCommand>
	      char line[32];
	      snprintf(line, sizeof(line), "T:%.1fC H:%.1f%%", dht.Temperature, dht.Humidity);
 80016b4:	4b45      	ldr	r3, [pc, #276]	@ (80017cc <main+0x4e4>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7fe ff45 	bl	8000548 <__aeabi_f2d>
 80016be:	4604      	mov	r4, r0
 80016c0:	460d      	mov	r5, r1
 80016c2:	4b42      	ldr	r3, [pc, #264]	@ (80017cc <main+0x4e4>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	4618      	mov	r0, r3
 80016c8:	f7fe ff3e 	bl	8000548 <__aeabi_f2d>
 80016cc:	4602      	mov	r2, r0
 80016ce:	460b      	mov	r3, r1
 80016d0:	f107 0008 	add.w	r0, r7, #8
 80016d4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80016d8:	e9cd 4500 	strd	r4, r5, [sp]
 80016dc:	4a3c      	ldr	r2, [pc, #240]	@ (80017d0 <main+0x4e8>)
 80016de:	2120      	movs	r1, #32
 80016e0:	f009 fcfe 	bl	800b0e0 <sniprintf>
	      LCD_SendString(line);
 80016e4:	f107 0308 	add.w	r3, r7, #8
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff fdbb 	bl	8001264 <LCD_SendString>
	      HAL_Delay(1000);
 80016ee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016f2:	f000 fde5 	bl	80022c0 <HAL_Delay>

	      // --------- LCD PAGE 2: Gas & LDR ---------
	      LCD_SendCommand(0x01);
 80016f6:	2001      	movs	r0, #1
 80016f8:	f7ff fd6e 	bl	80011d8 <LCD_SendCommand>
	      snprintf(line, sizeof(line), "LPG:%0.0f CO:%0.0f", ppm_lpg, ppm_co);
 80016fc:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 8001700:	f7fe ff22 	bl	8000548 <__aeabi_f2d>
 8001704:	4604      	mov	r4, r0
 8001706:	460d      	mov	r5, r1
 8001708:	f8d7 00f0 	ldr.w	r0, [r7, #240]	@ 0xf0
 800170c:	f7fe ff1c 	bl	8000548 <__aeabi_f2d>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	f107 0008 	add.w	r0, r7, #8
 8001718:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800171c:	e9cd 4500 	strd	r4, r5, [sp]
 8001720:	4a2c      	ldr	r2, [pc, #176]	@ (80017d4 <main+0x4ec>)
 8001722:	2120      	movs	r1, #32
 8001724:	f009 fcdc 	bl	800b0e0 <sniprintf>
	      LCD_SendString(line);
 8001728:	f107 0308 	add.w	r3, r7, #8
 800172c:	4618      	mov	r0, r3
 800172e:	f7ff fd99 	bl	8001264 <LCD_SendString>
	      HAL_Delay(1000);
 8001732:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001736:	f000 fdc3 	bl	80022c0 <HAL_Delay>

	      // --------- BLUETOOTH MESSAGE ---------
	      char bt_msg[200];
	      snprintf(bt_msg, sizeof(bt_msg),
	               "TEMP=%.1fC,HUM=%.1f%%,LDR=%s,LPG=%.0fppm,SMOKE=%.0fppm,CO=%.0fppm,ALARM=%d\r\n",
	               dht.Temperature, dht.Humidity, ldr_text, ppm_lpg, ppm_smoke, ppm_co, alarm);
 800173a:	4b24      	ldr	r3, [pc, #144]	@ (80017cc <main+0x4e4>)
 800173c:	681b      	ldr	r3, [r3, #0]
	      snprintf(bt_msg, sizeof(bt_msg),
 800173e:	4618      	mov	r0, r3
 8001740:	f7fe ff02 	bl	8000548 <__aeabi_f2d>
 8001744:	4604      	mov	r4, r0
 8001746:	460d      	mov	r5, r1
	               dht.Temperature, dht.Humidity, ldr_text, ppm_lpg, ppm_smoke, ppm_co, alarm);
 8001748:	4b20      	ldr	r3, [pc, #128]	@ (80017cc <main+0x4e4>)
 800174a:	685b      	ldr	r3, [r3, #4]
	      snprintf(bt_msg, sizeof(bt_msg),
 800174c:	4618      	mov	r0, r3
 800174e:	f7fe fefb 	bl	8000548 <__aeabi_f2d>
 8001752:	4680      	mov	r8, r0
 8001754:	4689      	mov	r9, r1
 8001756:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 800175a:	f7fe fef5 	bl	8000548 <__aeabi_f2d>
 800175e:	4682      	mov	sl, r0
 8001760:	468b      	mov	fp, r1
 8001762:	f8d7 00f4 	ldr.w	r0, [r7, #244]	@ 0xf4
 8001766:	f7fe feef 	bl	8000548 <__aeabi_f2d>
 800176a:	e9c7 0100 	strd	r0, r1, [r7]
 800176e:	f8d7 00f0 	ldr.w	r0, [r7, #240]	@ 0xf0
 8001772:	f7fe fee9 	bl	8000548 <__aeabi_f2d>
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 800177e:	f8d7 1104 	ldr.w	r1, [r7, #260]	@ 0x104
 8001782:	910c      	str	r1, [sp, #48]	@ 0x30
 8001784:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8001788:	ed97 7b00 	vldr	d7, [r7]
 800178c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001790:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8001794:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001798:	9304      	str	r3, [sp, #16]
 800179a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800179e:	e9cd 4500 	strd	r4, r5, [sp]
 80017a2:	4a0d      	ldr	r2, [pc, #52]	@ (80017d8 <main+0x4f0>)
 80017a4:	21c8      	movs	r1, #200	@ 0xc8
 80017a6:	f009 fc9b 	bl	800b0e0 <sniprintf>

	      HAL_UART_Transmit(&huart3, (uint8_t*)bt_msg, strlen(bt_msg), 100);
 80017aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7fe fd5e 	bl	8000270 <strlen>
 80017b4:	4603      	mov	r3, r0
 80017b6:	b29a      	uxth	r2, r3
 80017b8:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80017bc:	2364      	movs	r3, #100	@ 0x64
 80017be:	4807      	ldr	r0, [pc, #28]	@ (80017dc <main+0x4f4>)
 80017c0:	f004 fe0a 	bl	80063d8 <HAL_UART_Transmit>
  {
 80017c4:	e5d9      	b.n	800137a <main+0x92>
 80017c6:	bf00      	nop
 80017c8:	40020800 	.word	0x40020800
 80017cc:	20000344 	.word	0x20000344
 80017d0:	0800e63c 	.word	0x0800e63c
 80017d4:	0800e650 	.word	0x0800e650
 80017d8:	0800e664 	.word	0x0800e664
 80017dc:	200002fc 	.word	0x200002fc

080017e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b094      	sub	sp, #80	@ 0x50
 80017e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017e6:	f107 0320 	add.w	r3, r7, #32
 80017ea:	2230      	movs	r2, #48	@ 0x30
 80017ec:	2100      	movs	r1, #0
 80017ee:	4618      	mov	r0, r3
 80017f0:	f009 fcef 	bl	800b1d2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017f4:	f107 030c 	add.w	r3, r7, #12
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
 8001802:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001804:	2300      	movs	r3, #0
 8001806:	60bb      	str	r3, [r7, #8]
 8001808:	4b28      	ldr	r3, [pc, #160]	@ (80018ac <SystemClock_Config+0xcc>)
 800180a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180c:	4a27      	ldr	r2, [pc, #156]	@ (80018ac <SystemClock_Config+0xcc>)
 800180e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001812:	6413      	str	r3, [r2, #64]	@ 0x40
 8001814:	4b25      	ldr	r3, [pc, #148]	@ (80018ac <SystemClock_Config+0xcc>)
 8001816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001818:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800181c:	60bb      	str	r3, [r7, #8]
 800181e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001820:	2300      	movs	r3, #0
 8001822:	607b      	str	r3, [r7, #4]
 8001824:	4b22      	ldr	r3, [pc, #136]	@ (80018b0 <SystemClock_Config+0xd0>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a21      	ldr	r2, [pc, #132]	@ (80018b0 <SystemClock_Config+0xd0>)
 800182a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800182e:	6013      	str	r3, [r2, #0]
 8001830:	4b1f      	ldr	r3, [pc, #124]	@ (80018b0 <SystemClock_Config+0xd0>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001838:	607b      	str	r3, [r7, #4]
 800183a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800183c:	2301      	movs	r3, #1
 800183e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001840:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001844:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001846:	2302      	movs	r3, #2
 8001848:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800184a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800184e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001850:	2308      	movs	r3, #8
 8001852:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001854:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001858:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800185a:	2302      	movs	r3, #2
 800185c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800185e:	2307      	movs	r3, #7
 8001860:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001862:	f107 0320 	add.w	r3, r7, #32
 8001866:	4618      	mov	r0, r3
 8001868:	f003 fd0a 	bl	8005280 <HAL_RCC_OscConfig>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001872:	f000 fa55 	bl	8001d20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001876:	230f      	movs	r3, #15
 8001878:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800187a:	2302      	movs	r3, #2
 800187c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800187e:	2300      	movs	r3, #0
 8001880:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001882:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001886:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001888:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800188c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800188e:	f107 030c 	add.w	r3, r7, #12
 8001892:	2105      	movs	r1, #5
 8001894:	4618      	mov	r0, r3
 8001896:	f003 ff6b 	bl	8005770 <HAL_RCC_ClockConfig>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80018a0:	f000 fa3e 	bl	8001d20 <Error_Handler>
  }
}
 80018a4:	bf00      	nop
 80018a6:	3750      	adds	r7, #80	@ 0x50
 80018a8:	46bd      	mov	sp, r7
 80018aa:	bd80      	pop	{r7, pc}
 80018ac:	40023800 	.word	0x40023800
 80018b0:	40007000 	.word	0x40007000

080018b4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018ba:	463b      	mov	r3, r7
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80018c6:	4b21      	ldr	r3, [pc, #132]	@ (800194c <MX_ADC1_Init+0x98>)
 80018c8:	4a21      	ldr	r2, [pc, #132]	@ (8001950 <MX_ADC1_Init+0x9c>)
 80018ca:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80018cc:	4b1f      	ldr	r3, [pc, #124]	@ (800194c <MX_ADC1_Init+0x98>)
 80018ce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80018d2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80018d4:	4b1d      	ldr	r3, [pc, #116]	@ (800194c <MX_ADC1_Init+0x98>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80018da:	4b1c      	ldr	r3, [pc, #112]	@ (800194c <MX_ADC1_Init+0x98>)
 80018dc:	2200      	movs	r2, #0
 80018de:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80018e0:	4b1a      	ldr	r3, [pc, #104]	@ (800194c <MX_ADC1_Init+0x98>)
 80018e2:	2200      	movs	r2, #0
 80018e4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018e6:	4b19      	ldr	r3, [pc, #100]	@ (800194c <MX_ADC1_Init+0x98>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018ee:	4b17      	ldr	r3, [pc, #92]	@ (800194c <MX_ADC1_Init+0x98>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018f4:	4b15      	ldr	r3, [pc, #84]	@ (800194c <MX_ADC1_Init+0x98>)
 80018f6:	4a17      	ldr	r2, [pc, #92]	@ (8001954 <MX_ADC1_Init+0xa0>)
 80018f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018fa:	4b14      	ldr	r3, [pc, #80]	@ (800194c <MX_ADC1_Init+0x98>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001900:	4b12      	ldr	r3, [pc, #72]	@ (800194c <MX_ADC1_Init+0x98>)
 8001902:	2201      	movs	r2, #1
 8001904:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001906:	4b11      	ldr	r3, [pc, #68]	@ (800194c <MX_ADC1_Init+0x98>)
 8001908:	2200      	movs	r2, #0
 800190a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800190e:	4b0f      	ldr	r3, [pc, #60]	@ (800194c <MX_ADC1_Init+0x98>)
 8001910:	2201      	movs	r2, #1
 8001912:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001914:	480d      	ldr	r0, [pc, #52]	@ (800194c <MX_ADC1_Init+0x98>)
 8001916:	f000 fcf7 	bl	8002308 <HAL_ADC_Init>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001920:	f000 f9fe 	bl	8001d20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001924:	2301      	movs	r3, #1
 8001926:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001928:	2301      	movs	r3, #1
 800192a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800192c:	2300      	movs	r3, #0
 800192e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001930:	463b      	mov	r3, r7
 8001932:	4619      	mov	r1, r3
 8001934:	4805      	ldr	r0, [pc, #20]	@ (800194c <MX_ADC1_Init+0x98>)
 8001936:	f000 fe95 	bl	8002664 <HAL_ADC_ConfigChannel>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d001      	beq.n	8001944 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001940:	f000 f9ee 	bl	8001d20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001944:	bf00      	nop
 8001946:	3710      	adds	r7, #16
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}
 800194c:	20000214 	.word	0x20000214
 8001950:	40012000 	.word	0x40012000
 8001954:	0f000001 	.word	0x0f000001

08001958 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800195c:	4b17      	ldr	r3, [pc, #92]	@ (80019bc <MX_SPI1_Init+0x64>)
 800195e:	4a18      	ldr	r2, [pc, #96]	@ (80019c0 <MX_SPI1_Init+0x68>)
 8001960:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001962:	4b16      	ldr	r3, [pc, #88]	@ (80019bc <MX_SPI1_Init+0x64>)
 8001964:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001968:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800196a:	4b14      	ldr	r3, [pc, #80]	@ (80019bc <MX_SPI1_Init+0x64>)
 800196c:	2200      	movs	r2, #0
 800196e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001970:	4b12      	ldr	r3, [pc, #72]	@ (80019bc <MX_SPI1_Init+0x64>)
 8001972:	2200      	movs	r2, #0
 8001974:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001976:	4b11      	ldr	r3, [pc, #68]	@ (80019bc <MX_SPI1_Init+0x64>)
 8001978:	2200      	movs	r2, #0
 800197a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800197c:	4b0f      	ldr	r3, [pc, #60]	@ (80019bc <MX_SPI1_Init+0x64>)
 800197e:	2200      	movs	r2, #0
 8001980:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001982:	4b0e      	ldr	r3, [pc, #56]	@ (80019bc <MX_SPI1_Init+0x64>)
 8001984:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001988:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800198a:	4b0c      	ldr	r3, [pc, #48]	@ (80019bc <MX_SPI1_Init+0x64>)
 800198c:	2200      	movs	r2, #0
 800198e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001990:	4b0a      	ldr	r3, [pc, #40]	@ (80019bc <MX_SPI1_Init+0x64>)
 8001992:	2200      	movs	r2, #0
 8001994:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001996:	4b09      	ldr	r3, [pc, #36]	@ (80019bc <MX_SPI1_Init+0x64>)
 8001998:	2200      	movs	r2, #0
 800199a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800199c:	4b07      	ldr	r3, [pc, #28]	@ (80019bc <MX_SPI1_Init+0x64>)
 800199e:	2200      	movs	r2, #0
 80019a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80019a2:	4b06      	ldr	r3, [pc, #24]	@ (80019bc <MX_SPI1_Init+0x64>)
 80019a4:	220a      	movs	r2, #10
 80019a6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80019a8:	4804      	ldr	r0, [pc, #16]	@ (80019bc <MX_SPI1_Init+0x64>)
 80019aa:	f004 f901 	bl	8005bb0 <HAL_SPI_Init>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d001      	beq.n	80019b8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80019b4:	f000 f9b4 	bl	8001d20 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80019b8:	bf00      	nop
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	2000025c 	.word	0x2000025c
 80019c0:	40013000 	.word	0x40013000

080019c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b086      	sub	sp, #24
 80019c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019ca:	f107 0308 	add.w	r3, r7, #8
 80019ce:	2200      	movs	r2, #0
 80019d0:	601a      	str	r2, [r3, #0]
 80019d2:	605a      	str	r2, [r3, #4]
 80019d4:	609a      	str	r2, [r3, #8]
 80019d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019d8:	463b      	mov	r3, r7
 80019da:	2200      	movs	r2, #0
 80019dc:	601a      	str	r2, [r3, #0]
 80019de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001a58 <MX_TIM2_Init+0x94>)
 80019e2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 80019e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a58 <MX_TIM2_Init+0x94>)
 80019ea:	2253      	movs	r2, #83	@ 0x53
 80019ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001a58 <MX_TIM2_Init+0x94>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80019f4:	4b18      	ldr	r3, [pc, #96]	@ (8001a58 <MX_TIM2_Init+0x94>)
 80019f6:	f04f 32ff 	mov.w	r2, #4294967295
 80019fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019fc:	4b16      	ldr	r3, [pc, #88]	@ (8001a58 <MX_TIM2_Init+0x94>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a02:	4b15      	ldr	r3, [pc, #84]	@ (8001a58 <MX_TIM2_Init+0x94>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001a08:	4813      	ldr	r0, [pc, #76]	@ (8001a58 <MX_TIM2_Init+0x94>)
 8001a0a:	f004 f95a 	bl	8005cc2 <HAL_TIM_Base_Init>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001a14:	f000 f984 	bl	8001d20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a1c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001a1e:	f107 0308 	add.w	r3, r7, #8
 8001a22:	4619      	mov	r1, r3
 8001a24:	480c      	ldr	r0, [pc, #48]	@ (8001a58 <MX_TIM2_Init+0x94>)
 8001a26:	f004 fa03 	bl	8005e30 <HAL_TIM_ConfigClockSource>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d001      	beq.n	8001a34 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001a30:	f000 f976 	bl	8001d20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a34:	2300      	movs	r3, #0
 8001a36:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a3c:	463b      	mov	r3, r7
 8001a3e:	4619      	mov	r1, r3
 8001a40:	4805      	ldr	r0, [pc, #20]	@ (8001a58 <MX_TIM2_Init+0x94>)
 8001a42:	f004 fbfd 	bl	8006240 <HAL_TIMEx_MasterConfigSynchronization>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001a4c:	f000 f968 	bl	8001d20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a50:	bf00      	nop
 8001a52:	3718      	adds	r7, #24
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	200002b4 	.word	0x200002b4

08001a5c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001a60:	4b11      	ldr	r3, [pc, #68]	@ (8001aa8 <MX_USART3_UART_Init+0x4c>)
 8001a62:	4a12      	ldr	r2, [pc, #72]	@ (8001aac <MX_USART3_UART_Init+0x50>)
 8001a64:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001a66:	4b10      	ldr	r3, [pc, #64]	@ (8001aa8 <MX_USART3_UART_Init+0x4c>)
 8001a68:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001a6c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa8 <MX_USART3_UART_Init+0x4c>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001a74:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa8 <MX_USART3_UART_Init+0x4c>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa8 <MX_USART3_UART_Init+0x4c>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001a80:	4b09      	ldr	r3, [pc, #36]	@ (8001aa8 <MX_USART3_UART_Init+0x4c>)
 8001a82:	220c      	movs	r2, #12
 8001a84:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a86:	4b08      	ldr	r3, [pc, #32]	@ (8001aa8 <MX_USART3_UART_Init+0x4c>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a8c:	4b06      	ldr	r3, [pc, #24]	@ (8001aa8 <MX_USART3_UART_Init+0x4c>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001a92:	4805      	ldr	r0, [pc, #20]	@ (8001aa8 <MX_USART3_UART_Init+0x4c>)
 8001a94:	f004 fc50 	bl	8006338 <HAL_UART_Init>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001a9e:	f000 f93f 	bl	8001d20 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001aa2:	bf00      	nop
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	200002fc 	.word	0x200002fc
 8001aac:	40004800 	.word	0x40004800

08001ab0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08c      	sub	sp, #48	@ 0x30
 8001ab4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab6:	f107 031c 	add.w	r3, r7, #28
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	605a      	str	r2, [r3, #4]
 8001ac0:	609a      	str	r2, [r3, #8]
 8001ac2:	60da      	str	r2, [r3, #12]
 8001ac4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	61bb      	str	r3, [r7, #24]
 8001aca:	4b8f      	ldr	r3, [pc, #572]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ace:	4a8e      	ldr	r2, [pc, #568]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001ad0:	f043 0310 	orr.w	r3, r3, #16
 8001ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ad6:	4b8c      	ldr	r3, [pc, #560]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ada:	f003 0310 	and.w	r3, r3, #16
 8001ade:	61bb      	str	r3, [r7, #24]
 8001ae0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]
 8001ae6:	4b88      	ldr	r3, [pc, #544]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aea:	4a87      	ldr	r2, [pc, #540]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001aec:	f043 0304 	orr.w	r3, r3, #4
 8001af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001af2:	4b85      	ldr	r3, [pc, #532]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af6:	f003 0304 	and.w	r3, r3, #4
 8001afa:	617b      	str	r3, [r7, #20]
 8001afc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	4b81      	ldr	r3, [pc, #516]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b06:	4a80      	ldr	r2, [pc, #512]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001b08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001b0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b0e:	4b7e      	ldr	r3, [pc, #504]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001b16:	613b      	str	r3, [r7, #16]
 8001b18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	4b7a      	ldr	r3, [pc, #488]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b22:	4a79      	ldr	r2, [pc, #484]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001b24:	f043 0301 	orr.w	r3, r3, #1
 8001b28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b2a:	4b77      	ldr	r3, [pc, #476]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	60fb      	str	r3, [r7, #12]
 8001b34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	60bb      	str	r3, [r7, #8]
 8001b3a:	4b73      	ldr	r3, [pc, #460]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b3e:	4a72      	ldr	r2, [pc, #456]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001b40:	f043 0302 	orr.w	r3, r3, #2
 8001b44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b46:	4b70      	ldr	r3, [pc, #448]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b4a:	f003 0302 	and.w	r3, r3, #2
 8001b4e:	60bb      	str	r3, [r7, #8]
 8001b50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b52:	2300      	movs	r3, #0
 8001b54:	607b      	str	r3, [r7, #4]
 8001b56:	4b6c      	ldr	r3, [pc, #432]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5a:	4a6b      	ldr	r2, [pc, #428]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001b5c:	f043 0308 	orr.w	r3, r3, #8
 8001b60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b62:	4b69      	ldr	r3, [pc, #420]	@ (8001d08 <MX_GPIO_Init+0x258>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b66:	f003 0308 	and.w	r3, r3, #8
 8001b6a:	607b      	str	r3, [r7, #4]
 8001b6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8001b6e:	2200      	movs	r2, #0
 8001b70:	2108      	movs	r1, #8
 8001b72:	4866      	ldr	r0, [pc, #408]	@ (8001d0c <MX_GPIO_Init+0x25c>)
 8001b74:	f001 fa5a 	bl	800302c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001b78:	2201      	movs	r2, #1
 8001b7a:	2101      	movs	r1, #1
 8001b7c:	4864      	ldr	r0, [pc, #400]	@ (8001d10 <MX_GPIO_Init+0x260>)
 8001b7e:	f001 fa55 	bl	800302c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2120      	movs	r1, #32
 8001b86:	4862      	ldr	r0, [pc, #392]	@ (8001d10 <MX_GPIO_Init+0x260>)
 8001b88:	f001 fa50 	bl	800302c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f245 4127 	movw	r1, #21543	@ 0x5427
 8001b92:	4860      	ldr	r0, [pc, #384]	@ (8001d14 <MX_GPIO_Init+0x264>)
 8001b94:	f001 fa4a 	bl	800302c <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001b9e:	485e      	ldr	r0, [pc, #376]	@ (8001d18 <MX_GPIO_Init+0x268>)
 8001ba0:	f001 fa44 	bl	800302c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001ba4:	2308      	movs	r3, #8
 8001ba6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba8:	2301      	movs	r3, #1
 8001baa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bac:	2300      	movs	r3, #0
 8001bae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001bb4:	f107 031c 	add.w	r3, r7, #28
 8001bb8:	4619      	mov	r1, r3
 8001bba:	4854      	ldr	r0, [pc, #336]	@ (8001d0c <MX_GPIO_Init+0x25c>)
 8001bbc:	f001 f882 	bl	8002cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin PC5 */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|GPIO_PIN_5;
 8001bc0:	2321      	movs	r3, #33	@ 0x21
 8001bc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bd0:	f107 031c 	add.w	r3, r7, #28
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	484e      	ldr	r0, [pc, #312]	@ (8001d10 <MX_GPIO_Init+0x260>)
 8001bd8:	f001 f874 	bl	8002cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001bdc:	2308      	movs	r3, #8
 8001bde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be0:	2302      	movs	r3, #2
 8001be2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be4:	2300      	movs	r3, #0
 8001be6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be8:	2300      	movs	r3, #0
 8001bea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001bec:	2305      	movs	r3, #5
 8001bee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001bf0:	f107 031c 	add.w	r3, r7, #28
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	4846      	ldr	r0, [pc, #280]	@ (8001d10 <MX_GPIO_Init+0x260>)
 8001bf8:	f001 f864 	bl	8002cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c00:	2300      	movs	r3, #0
 8001c02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c04:	2301      	movs	r3, #1
 8001c06:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c08:	f107 031c 	add.w	r3, r7, #28
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4843      	ldr	r0, [pc, #268]	@ (8001d1c <MX_GPIO_Init+0x26c>)
 8001c10:	f001 f858 	bl	8002cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001c14:	2310      	movs	r3, #16
 8001c16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c18:	2302      	movs	r3, #2
 8001c1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c20:	2300      	movs	r3, #0
 8001c22:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c24:	2306      	movs	r3, #6
 8001c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001c28:	f107 031c 	add.w	r3, r7, #28
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	483b      	ldr	r0, [pc, #236]	@ (8001d1c <MX_GPIO_Init+0x26c>)
 8001c30:	f001 f848 	bl	8002cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB12 PB14 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8001c34:	f245 4327 	movw	r3, #21543	@ 0x5427
 8001c38:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c42:	2300      	movs	r3, #0
 8001c44:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c46:	f107 031c 	add.w	r3, r7, #28
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4831      	ldr	r0, [pc, #196]	@ (8001d14 <MX_GPIO_Init+0x264>)
 8001c4e:	f001 f839 	bl	8002cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001c52:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001c56:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c60:	2300      	movs	r3, #0
 8001c62:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c64:	f107 031c 	add.w	r3, r7, #28
 8001c68:	4619      	mov	r1, r3
 8001c6a:	482b      	ldr	r0, [pc, #172]	@ (8001d18 <MX_GPIO_Init+0x268>)
 8001c6c:	f001 f82a 	bl	8002cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SD_Pin;
 8001c70:	f44f 5384 	mov.w	r3, #4224	@ 0x1080
 8001c74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c76:	2302      	movs	r3, #2
 8001c78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001c82:	2306      	movs	r3, #6
 8001c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c86:	f107 031c 	add.w	r3, r7, #28
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4820      	ldr	r0, [pc, #128]	@ (8001d10 <MX_GPIO_Init+0x260>)
 8001c8e:	f001 f819 	bl	8002cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001c92:	2320      	movs	r3, #32
 8001c94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c96:	2300      	movs	r3, #0
 8001c98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001c9e:	f107 031c 	add.w	r3, r7, #28
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	481c      	ldr	r0, [pc, #112]	@ (8001d18 <MX_GPIO_Init+0x268>)
 8001ca6:	f001 f80d 	bl	8002cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_SCL_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin;
 8001caa:	2340      	movs	r3, #64	@ 0x40
 8001cac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cae:	2312      	movs	r3, #18
 8001cb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cba:	2304      	movs	r3, #4
 8001cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Audio_SCL_GPIO_Port, &GPIO_InitStruct);
 8001cbe:	f107 031c 	add.w	r3, r7, #28
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4813      	ldr	r0, [pc, #76]	@ (8001d14 <MX_GPIO_Init+0x264>)
 8001cc6:	f000 fffd 	bl	8002cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001cca:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001cce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd8:	f107 031c 	add.w	r3, r7, #28
 8001cdc:	4619      	mov	r1, r3
 8001cde:	480d      	ldr	r0, [pc, #52]	@ (8001d14 <MX_GPIO_Init+0x264>)
 8001ce0:	f000 fff0 	bl	8002cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001ce8:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001cec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001cf2:	f107 031c 	add.w	r3, r7, #28
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	4804      	ldr	r0, [pc, #16]	@ (8001d0c <MX_GPIO_Init+0x25c>)
 8001cfa:	f000 ffe3 	bl	8002cc4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001cfe:	bf00      	nop
 8001d00:	3730      	adds	r7, #48	@ 0x30
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	40021000 	.word	0x40021000
 8001d10:	40020800 	.word	0x40020800
 8001d14:	40020400 	.word	0x40020400
 8001d18:	40020c00 	.word	0x40020c00
 8001d1c:	40020000 	.word	0x40020000

08001d20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d24:	b672      	cpsid	i
}
 8001d26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d28:	bf00      	nop
 8001d2a:	e7fd      	b.n	8001d28 <Error_Handler+0x8>

08001d2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d32:	2300      	movs	r3, #0
 8001d34:	607b      	str	r3, [r7, #4]
 8001d36:	4b10      	ldr	r3, [pc, #64]	@ (8001d78 <HAL_MspInit+0x4c>)
 8001d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d3a:	4a0f      	ldr	r2, [pc, #60]	@ (8001d78 <HAL_MspInit+0x4c>)
 8001d3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d40:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d42:	4b0d      	ldr	r3, [pc, #52]	@ (8001d78 <HAL_MspInit+0x4c>)
 8001d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d4a:	607b      	str	r3, [r7, #4]
 8001d4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d4e:	2300      	movs	r3, #0
 8001d50:	603b      	str	r3, [r7, #0]
 8001d52:	4b09      	ldr	r3, [pc, #36]	@ (8001d78 <HAL_MspInit+0x4c>)
 8001d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d56:	4a08      	ldr	r2, [pc, #32]	@ (8001d78 <HAL_MspInit+0x4c>)
 8001d58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d5e:	4b06      	ldr	r3, [pc, #24]	@ (8001d78 <HAL_MspInit+0x4c>)
 8001d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d66:	603b      	str	r3, [r7, #0]
 8001d68:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d6a:	2007      	movs	r0, #7
 8001d6c:	f000 ff68 	bl	8002c40 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d70:	bf00      	nop
 8001d72:	3708      	adds	r7, #8
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40023800 	.word	0x40023800

08001d7c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b08a      	sub	sp, #40	@ 0x28
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d84:	f107 0314 	add.w	r3, r7, #20
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
 8001d90:	60da      	str	r2, [r3, #12]
 8001d92:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a17      	ldr	r2, [pc, #92]	@ (8001df8 <HAL_ADC_MspInit+0x7c>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d127      	bne.n	8001dee <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	613b      	str	r3, [r7, #16]
 8001da2:	4b16      	ldr	r3, [pc, #88]	@ (8001dfc <HAL_ADC_MspInit+0x80>)
 8001da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001da6:	4a15      	ldr	r2, [pc, #84]	@ (8001dfc <HAL_ADC_MspInit+0x80>)
 8001da8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dac:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dae:	4b13      	ldr	r3, [pc, #76]	@ (8001dfc <HAL_ADC_MspInit+0x80>)
 8001db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001db2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001db6:	613b      	str	r3, [r7, #16]
 8001db8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60fb      	str	r3, [r7, #12]
 8001dbe:	4b0f      	ldr	r3, [pc, #60]	@ (8001dfc <HAL_ADC_MspInit+0x80>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc2:	4a0e      	ldr	r2, [pc, #56]	@ (8001dfc <HAL_ADC_MspInit+0x80>)
 8001dc4:	f043 0301 	orr.w	r3, r3, #1
 8001dc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dca:	4b0c      	ldr	r3, [pc, #48]	@ (8001dfc <HAL_ADC_MspInit+0x80>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	f003 0301 	and.w	r3, r3, #1
 8001dd2:	60fb      	str	r3, [r7, #12]
 8001dd4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dde:	2300      	movs	r3, #0
 8001de0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001de2:	f107 0314 	add.w	r3, r7, #20
 8001de6:	4619      	mov	r1, r3
 8001de8:	4805      	ldr	r0, [pc, #20]	@ (8001e00 <HAL_ADC_MspInit+0x84>)
 8001dea:	f000 ff6b 	bl	8002cc4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001dee:	bf00      	nop
 8001df0:	3728      	adds	r7, #40	@ 0x28
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	40012000 	.word	0x40012000
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	40020000 	.word	0x40020000

08001e04 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b08a      	sub	sp, #40	@ 0x28
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e0c:	f107 0314 	add.w	r3, r7, #20
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]
 8001e1a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a19      	ldr	r2, [pc, #100]	@ (8001e88 <HAL_SPI_MspInit+0x84>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d12b      	bne.n	8001e7e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	613b      	str	r3, [r7, #16]
 8001e2a:	4b18      	ldr	r3, [pc, #96]	@ (8001e8c <HAL_SPI_MspInit+0x88>)
 8001e2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e2e:	4a17      	ldr	r2, [pc, #92]	@ (8001e8c <HAL_SPI_MspInit+0x88>)
 8001e30:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001e34:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e36:	4b15      	ldr	r3, [pc, #84]	@ (8001e8c <HAL_SPI_MspInit+0x88>)
 8001e38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e3e:	613b      	str	r3, [r7, #16]
 8001e40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e42:	2300      	movs	r3, #0
 8001e44:	60fb      	str	r3, [r7, #12]
 8001e46:	4b11      	ldr	r3, [pc, #68]	@ (8001e8c <HAL_SPI_MspInit+0x88>)
 8001e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e4a:	4a10      	ldr	r2, [pc, #64]	@ (8001e8c <HAL_SPI_MspInit+0x88>)
 8001e4c:	f043 0301 	orr.w	r3, r3, #1
 8001e50:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e52:	4b0e      	ldr	r3, [pc, #56]	@ (8001e8c <HAL_SPI_MspInit+0x88>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e56:	f003 0301 	and.w	r3, r3, #1
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001e5e:	23e0      	movs	r3, #224	@ 0xe0
 8001e60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e62:	2302      	movs	r3, #2
 8001e64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	2300      	movs	r3, #0
 8001e68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001e6e:	2305      	movs	r3, #5
 8001e70:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e72:	f107 0314 	add.w	r3, r7, #20
 8001e76:	4619      	mov	r1, r3
 8001e78:	4805      	ldr	r0, [pc, #20]	@ (8001e90 <HAL_SPI_MspInit+0x8c>)
 8001e7a:	f000 ff23 	bl	8002cc4 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001e7e:	bf00      	nop
 8001e80:	3728      	adds	r7, #40	@ 0x28
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	40013000 	.word	0x40013000
 8001e8c:	40023800 	.word	0x40023800
 8001e90:	40020000 	.word	0x40020000

08001e94 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b085      	sub	sp, #20
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ea4:	d10d      	bne.n	8001ec2 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60fb      	str	r3, [r7, #12]
 8001eaa:	4b09      	ldr	r3, [pc, #36]	@ (8001ed0 <HAL_TIM_Base_MspInit+0x3c>)
 8001eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eae:	4a08      	ldr	r2, [pc, #32]	@ (8001ed0 <HAL_TIM_Base_MspInit+0x3c>)
 8001eb0:	f043 0301 	orr.w	r3, r3, #1
 8001eb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001eb6:	4b06      	ldr	r3, [pc, #24]	@ (8001ed0 <HAL_TIM_Base_MspInit+0x3c>)
 8001eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eba:	f003 0301 	and.w	r3, r3, #1
 8001ebe:	60fb      	str	r3, [r7, #12]
 8001ec0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001ec2:	bf00      	nop
 8001ec4:	3714      	adds	r7, #20
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop
 8001ed0:	40023800 	.word	0x40023800

08001ed4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b08a      	sub	sp, #40	@ 0x28
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001edc:	f107 0314 	add.w	r3, r7, #20
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	605a      	str	r2, [r3, #4]
 8001ee6:	609a      	str	r2, [r3, #8]
 8001ee8:	60da      	str	r2, [r3, #12]
 8001eea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a19      	ldr	r2, [pc, #100]	@ (8001f58 <HAL_UART_MspInit+0x84>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d12c      	bne.n	8001f50 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	613b      	str	r3, [r7, #16]
 8001efa:	4b18      	ldr	r3, [pc, #96]	@ (8001f5c <HAL_UART_MspInit+0x88>)
 8001efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efe:	4a17      	ldr	r2, [pc, #92]	@ (8001f5c <HAL_UART_MspInit+0x88>)
 8001f00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f04:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f06:	4b15      	ldr	r3, [pc, #84]	@ (8001f5c <HAL_UART_MspInit+0x88>)
 8001f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f0e:	613b      	str	r3, [r7, #16]
 8001f10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f12:	2300      	movs	r3, #0
 8001f14:	60fb      	str	r3, [r7, #12]
 8001f16:	4b11      	ldr	r3, [pc, #68]	@ (8001f5c <HAL_UART_MspInit+0x88>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1a:	4a10      	ldr	r2, [pc, #64]	@ (8001f5c <HAL_UART_MspInit+0x88>)
 8001f1c:	f043 0304 	orr.w	r3, r3, #4
 8001f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f22:	4b0e      	ldr	r3, [pc, #56]	@ (8001f5c <HAL_UART_MspInit+0x88>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f26:	f003 0304 	and.w	r3, r3, #4
 8001f2a:	60fb      	str	r3, [r7, #12]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001f2e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001f32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f34:	2302      	movs	r3, #2
 8001f36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001f40:	2307      	movs	r3, #7
 8001f42:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f44:	f107 0314 	add.w	r3, r7, #20
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4805      	ldr	r0, [pc, #20]	@ (8001f60 <HAL_UART_MspInit+0x8c>)
 8001f4c:	f000 feba 	bl	8002cc4 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001f50:	bf00      	nop
 8001f52:	3728      	adds	r7, #40	@ 0x28
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40004800 	.word	0x40004800
 8001f5c:	40023800 	.word	0x40023800
 8001f60:	40020800 	.word	0x40020800

08001f64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f68:	bf00      	nop
 8001f6a:	e7fd      	b.n	8001f68 <NMI_Handler+0x4>

08001f6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f70:	bf00      	nop
 8001f72:	e7fd      	b.n	8001f70 <HardFault_Handler+0x4>

08001f74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f78:	bf00      	nop
 8001f7a:	e7fd      	b.n	8001f78 <MemManage_Handler+0x4>

08001f7c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f80:	bf00      	nop
 8001f82:	e7fd      	b.n	8001f80 <BusFault_Handler+0x4>

08001f84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f84:	b480      	push	{r7}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f88:	bf00      	nop
 8001f8a:	e7fd      	b.n	8001f88 <UsageFault_Handler+0x4>

08001f8c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f90:	bf00      	nop
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr

08001f9a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f9e:	bf00      	nop
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fac:	bf00      	nop
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr

08001fb6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fba:	f000 f961 	bl	8002280 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fbe:	bf00      	nop
 8001fc0:	bd80      	pop	{r7, pc}
	...

08001fc4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001fc8:	4802      	ldr	r0, [pc, #8]	@ (8001fd4 <OTG_FS_IRQHandler+0x10>)
 8001fca:	f001 fb05 	bl	80035d8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001fce:	bf00      	nop
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	20000748 	.word	0x20000748

08001fd8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  return 1;
 8001fdc:	2301      	movs	r3, #1
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <_kill>:

int _kill(int pid, int sig)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
 8001ff0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ff2:	f009 f951 	bl	800b298 <__errno>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2216      	movs	r2, #22
 8001ffa:	601a      	str	r2, [r3, #0]
  return -1;
 8001ffc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002000:	4618      	mov	r0, r3
 8002002:	3708      	adds	r7, #8
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <_exit>:

void _exit (int status)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002010:	f04f 31ff 	mov.w	r1, #4294967295
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7ff ffe7 	bl	8001fe8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800201a:	bf00      	nop
 800201c:	e7fd      	b.n	800201a <_exit+0x12>

0800201e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	b086      	sub	sp, #24
 8002022:	af00      	add	r7, sp, #0
 8002024:	60f8      	str	r0, [r7, #12]
 8002026:	60b9      	str	r1, [r7, #8]
 8002028:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800202a:	2300      	movs	r3, #0
 800202c:	617b      	str	r3, [r7, #20]
 800202e:	e00a      	b.n	8002046 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002030:	f3af 8000 	nop.w
 8002034:	4601      	mov	r1, r0
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	1c5a      	adds	r2, r3, #1
 800203a:	60ba      	str	r2, [r7, #8]
 800203c:	b2ca      	uxtb	r2, r1
 800203e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	3301      	adds	r3, #1
 8002044:	617b      	str	r3, [r7, #20]
 8002046:	697a      	ldr	r2, [r7, #20]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	429a      	cmp	r2, r3
 800204c:	dbf0      	blt.n	8002030 <_read+0x12>
  }

  return len;
 800204e:	687b      	ldr	r3, [r7, #4]
}
 8002050:	4618      	mov	r0, r3
 8002052:	3718      	adds	r7, #24
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b086      	sub	sp, #24
 800205c:	af00      	add	r7, sp, #0
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002064:	2300      	movs	r3, #0
 8002066:	617b      	str	r3, [r7, #20]
 8002068:	e009      	b.n	800207e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	1c5a      	adds	r2, r3, #1
 800206e:	60ba      	str	r2, [r7, #8]
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	4618      	mov	r0, r3
 8002074:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	3301      	adds	r3, #1
 800207c:	617b      	str	r3, [r7, #20]
 800207e:	697a      	ldr	r2, [r7, #20]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	429a      	cmp	r2, r3
 8002084:	dbf1      	blt.n	800206a <_write+0x12>
  }
  return len;
 8002086:	687b      	ldr	r3, [r7, #4]
}
 8002088:	4618      	mov	r0, r3
 800208a:	3718      	adds	r7, #24
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}

08002090 <_close>:

int _close(int file)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002098:	f04f 33ff 	mov.w	r3, #4294967295
}
 800209c:	4618      	mov	r0, r3
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020b8:	605a      	str	r2, [r3, #4]
  return 0;
 80020ba:	2300      	movs	r3, #0
}
 80020bc:	4618      	mov	r0, r3
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <_isatty>:

int _isatty(int file)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020d0:	2301      	movs	r3, #1
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr

080020de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020de:	b480      	push	{r7}
 80020e0:	b085      	sub	sp, #20
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	60f8      	str	r0, [r7, #12]
 80020e6:	60b9      	str	r1, [r7, #8]
 80020e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	3714      	adds	r7, #20
 80020f0:	46bd      	mov	sp, r7
 80020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f6:	4770      	bx	lr

080020f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b086      	sub	sp, #24
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002100:	4a14      	ldr	r2, [pc, #80]	@ (8002154 <_sbrk+0x5c>)
 8002102:	4b15      	ldr	r3, [pc, #84]	@ (8002158 <_sbrk+0x60>)
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800210c:	4b13      	ldr	r3, [pc, #76]	@ (800215c <_sbrk+0x64>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d102      	bne.n	800211a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002114:	4b11      	ldr	r3, [pc, #68]	@ (800215c <_sbrk+0x64>)
 8002116:	4a12      	ldr	r2, [pc, #72]	@ (8002160 <_sbrk+0x68>)
 8002118:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800211a:	4b10      	ldr	r3, [pc, #64]	@ (800215c <_sbrk+0x64>)
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4413      	add	r3, r2
 8002122:	693a      	ldr	r2, [r7, #16]
 8002124:	429a      	cmp	r2, r3
 8002126:	d207      	bcs.n	8002138 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002128:	f009 f8b6 	bl	800b298 <__errno>
 800212c:	4603      	mov	r3, r0
 800212e:	220c      	movs	r2, #12
 8002130:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002132:	f04f 33ff 	mov.w	r3, #4294967295
 8002136:	e009      	b.n	800214c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002138:	4b08      	ldr	r3, [pc, #32]	@ (800215c <_sbrk+0x64>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800213e:	4b07      	ldr	r3, [pc, #28]	@ (800215c <_sbrk+0x64>)
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4413      	add	r3, r2
 8002146:	4a05      	ldr	r2, [pc, #20]	@ (800215c <_sbrk+0x64>)
 8002148:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800214a:	68fb      	ldr	r3, [r7, #12]
}
 800214c:	4618      	mov	r0, r3
 800214e:	3718      	adds	r7, #24
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	20020000 	.word	0x20020000
 8002158:	00000400 	.word	0x00000400
 800215c:	20000364 	.word	0x20000364
 8002160:	20000c78 	.word	0x20000c78

08002164 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002168:	4b06      	ldr	r3, [pc, #24]	@ (8002184 <SystemInit+0x20>)
 800216a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800216e:	4a05      	ldr	r2, [pc, #20]	@ (8002184 <SystemInit+0x20>)
 8002170:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002174:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002178:	bf00      	nop
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	e000ed00 	.word	0xe000ed00

08002188 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002188:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021c0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800218c:	f7ff ffea 	bl	8002164 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002190:	480c      	ldr	r0, [pc, #48]	@ (80021c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002192:	490d      	ldr	r1, [pc, #52]	@ (80021c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002194:	4a0d      	ldr	r2, [pc, #52]	@ (80021cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002196:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002198:	e002      	b.n	80021a0 <LoopCopyDataInit>

0800219a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800219a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800219c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800219e:	3304      	adds	r3, #4

080021a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021a4:	d3f9      	bcc.n	800219a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021a6:	4a0a      	ldr	r2, [pc, #40]	@ (80021d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80021a8:	4c0a      	ldr	r4, [pc, #40]	@ (80021d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80021aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021ac:	e001      	b.n	80021b2 <LoopFillZerobss>

080021ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021b0:	3204      	adds	r2, #4

080021b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021b4:	d3fb      	bcc.n	80021ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021b6:	f009 f875 	bl	800b2a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021ba:	f7ff f895 	bl	80012e8 <main>
  bx  lr    
 80021be:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80021c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021c8:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 80021cc:	0800ea98 	.word	0x0800ea98
  ldr r2, =_sbss
 80021d0:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 80021d4:	20000c74 	.word	0x20000c74

080021d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021d8:	e7fe      	b.n	80021d8 <ADC_IRQHandler>
	...

080021dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021e0:	4b0e      	ldr	r3, [pc, #56]	@ (800221c <HAL_Init+0x40>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a0d      	ldr	r2, [pc, #52]	@ (800221c <HAL_Init+0x40>)
 80021e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021ec:	4b0b      	ldr	r3, [pc, #44]	@ (800221c <HAL_Init+0x40>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a0a      	ldr	r2, [pc, #40]	@ (800221c <HAL_Init+0x40>)
 80021f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021f8:	4b08      	ldr	r3, [pc, #32]	@ (800221c <HAL_Init+0x40>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a07      	ldr	r2, [pc, #28]	@ (800221c <HAL_Init+0x40>)
 80021fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002202:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002204:	2003      	movs	r0, #3
 8002206:	f000 fd1b 	bl	8002c40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800220a:	2000      	movs	r0, #0
 800220c:	f000 f808 	bl	8002220 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002210:	f7ff fd8c 	bl	8001d2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002214:	2300      	movs	r3, #0
}
 8002216:	4618      	mov	r0, r3
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40023c00 	.word	0x40023c00

08002220 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002228:	4b12      	ldr	r3, [pc, #72]	@ (8002274 <HAL_InitTick+0x54>)
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	4b12      	ldr	r3, [pc, #72]	@ (8002278 <HAL_InitTick+0x58>)
 800222e:	781b      	ldrb	r3, [r3, #0]
 8002230:	4619      	mov	r1, r3
 8002232:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002236:	fbb3 f3f1 	udiv	r3, r3, r1
 800223a:	fbb2 f3f3 	udiv	r3, r2, r3
 800223e:	4618      	mov	r0, r3
 8002240:	f000 fd33 	bl	8002caa <HAL_SYSTICK_Config>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800224a:	2301      	movs	r3, #1
 800224c:	e00e      	b.n	800226c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2b0f      	cmp	r3, #15
 8002252:	d80a      	bhi.n	800226a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002254:	2200      	movs	r2, #0
 8002256:	6879      	ldr	r1, [r7, #4]
 8002258:	f04f 30ff 	mov.w	r0, #4294967295
 800225c:	f000 fcfb 	bl	8002c56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002260:	4a06      	ldr	r2, [pc, #24]	@ (800227c <HAL_InitTick+0x5c>)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002266:	2300      	movs	r3, #0
 8002268:	e000      	b.n	800226c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
}
 800226c:	4618      	mov	r0, r3
 800226e:	3708      	adds	r7, #8
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	20000004 	.word	0x20000004
 8002278:	2000000c 	.word	0x2000000c
 800227c:	20000008 	.word	0x20000008

08002280 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002284:	4b06      	ldr	r3, [pc, #24]	@ (80022a0 <HAL_IncTick+0x20>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	461a      	mov	r2, r3
 800228a:	4b06      	ldr	r3, [pc, #24]	@ (80022a4 <HAL_IncTick+0x24>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4413      	add	r3, r2
 8002290:	4a04      	ldr	r2, [pc, #16]	@ (80022a4 <HAL_IncTick+0x24>)
 8002292:	6013      	str	r3, [r2, #0]
}
 8002294:	bf00      	nop
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop
 80022a0:	2000000c 	.word	0x2000000c
 80022a4:	20000368 	.word	0x20000368

080022a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022a8:	b480      	push	{r7}
 80022aa:	af00      	add	r7, sp, #0
  return uwTick;
 80022ac:	4b03      	ldr	r3, [pc, #12]	@ (80022bc <HAL_GetTick+0x14>)
 80022ae:	681b      	ldr	r3, [r3, #0]
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	20000368 	.word	0x20000368

080022c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022c8:	f7ff ffee 	bl	80022a8 <HAL_GetTick>
 80022cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022d8:	d005      	beq.n	80022e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022da:	4b0a      	ldr	r3, [pc, #40]	@ (8002304 <HAL_Delay+0x44>)
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	461a      	mov	r2, r3
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	4413      	add	r3, r2
 80022e4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022e6:	bf00      	nop
 80022e8:	f7ff ffde 	bl	80022a8 <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d8f7      	bhi.n	80022e8 <HAL_Delay+0x28>
  {
  }
}
 80022f8:	bf00      	nop
 80022fa:	bf00      	nop
 80022fc:	3710      	adds	r7, #16
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	2000000c 	.word	0x2000000c

08002308 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b084      	sub	sp, #16
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002310:	2300      	movs	r3, #0
 8002312:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d101      	bne.n	800231e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e033      	b.n	8002386 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002322:	2b00      	cmp	r3, #0
 8002324:	d109      	bne.n	800233a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f7ff fd28 	bl	8001d7c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233e:	f003 0310 	and.w	r3, r3, #16
 8002342:	2b00      	cmp	r3, #0
 8002344:	d118      	bne.n	8002378 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800234e:	f023 0302 	bic.w	r3, r3, #2
 8002352:	f043 0202 	orr.w	r2, r3, #2
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	f000 faa4 	bl	80028a8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2200      	movs	r2, #0
 8002364:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800236a:	f023 0303 	bic.w	r3, r3, #3
 800236e:	f043 0201 	orr.w	r2, r3, #1
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	641a      	str	r2, [r3, #64]	@ 0x40
 8002376:	e001      	b.n	800237c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002378:	2301      	movs	r3, #1
 800237a:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002384:	7bfb      	ldrb	r3, [r7, #15]
}
 8002386:	4618      	mov	r0, r3
 8002388:	3710      	adds	r7, #16
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
	...

08002390 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002390:	b480      	push	{r7}
 8002392:	b085      	sub	sp, #20
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002398:	2300      	movs	r3, #0
 800239a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d101      	bne.n	80023aa <HAL_ADC_Start+0x1a>
 80023a6:	2302      	movs	r3, #2
 80023a8:	e0b2      	b.n	8002510 <HAL_ADC_Start+0x180>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2201      	movs	r2, #1
 80023ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	f003 0301 	and.w	r3, r3, #1
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d018      	beq.n	80023f2 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	689a      	ldr	r2, [r3, #8]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f042 0201 	orr.w	r2, r2, #1
 80023ce:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80023d0:	4b52      	ldr	r3, [pc, #328]	@ (800251c <HAL_ADC_Start+0x18c>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a52      	ldr	r2, [pc, #328]	@ (8002520 <HAL_ADC_Start+0x190>)
 80023d6:	fba2 2303 	umull	r2, r3, r2, r3
 80023da:	0c9a      	lsrs	r2, r3, #18
 80023dc:	4613      	mov	r3, r2
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	4413      	add	r3, r2
 80023e2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80023e4:	e002      	b.n	80023ec <HAL_ADC_Start+0x5c>
    {
      counter--;
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	3b01      	subs	r3, #1
 80023ea:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d1f9      	bne.n	80023e6 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	2b01      	cmp	r3, #1
 80023fe:	d17a      	bne.n	80024f6 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002404:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002408:	f023 0301 	bic.w	r3, r3, #1
 800240c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800241e:	2b00      	cmp	r3, #0
 8002420:	d007      	beq.n	8002432 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002426:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800242a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002436:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800243a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800243e:	d106      	bne.n	800244e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002444:	f023 0206 	bic.w	r2, r3, #6
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	645a      	str	r2, [r3, #68]	@ 0x44
 800244c:	e002      	b.n	8002454 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2200      	movs	r2, #0
 8002458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800245c:	4b31      	ldr	r3, [pc, #196]	@ (8002524 <HAL_ADC_Start+0x194>)
 800245e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002468:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	685b      	ldr	r3, [r3, #4]
 800246e:	f003 031f 	and.w	r3, r3, #31
 8002472:	2b00      	cmp	r3, #0
 8002474:	d12a      	bne.n	80024cc <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a2b      	ldr	r2, [pc, #172]	@ (8002528 <HAL_ADC_Start+0x198>)
 800247c:	4293      	cmp	r3, r2
 800247e:	d015      	beq.n	80024ac <HAL_ADC_Start+0x11c>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	4a29      	ldr	r2, [pc, #164]	@ (800252c <HAL_ADC_Start+0x19c>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d105      	bne.n	8002496 <HAL_ADC_Start+0x106>
 800248a:	4b26      	ldr	r3, [pc, #152]	@ (8002524 <HAL_ADC_Start+0x194>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f003 031f 	and.w	r3, r3, #31
 8002492:	2b00      	cmp	r3, #0
 8002494:	d00a      	beq.n	80024ac <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a25      	ldr	r2, [pc, #148]	@ (8002530 <HAL_ADC_Start+0x1a0>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d136      	bne.n	800250e <HAL_ADC_Start+0x17e>
 80024a0:	4b20      	ldr	r3, [pc, #128]	@ (8002524 <HAL_ADC_Start+0x194>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f003 0310 	and.w	r3, r3, #16
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d130      	bne.n	800250e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d129      	bne.n	800250e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	689a      	ldr	r2, [r3, #8]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80024c8:	609a      	str	r2, [r3, #8]
 80024ca:	e020      	b.n	800250e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4a15      	ldr	r2, [pc, #84]	@ (8002528 <HAL_ADC_Start+0x198>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d11b      	bne.n	800250e <HAL_ADC_Start+0x17e>
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d114      	bne.n	800250e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689a      	ldr	r2, [r3, #8]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80024f2:	609a      	str	r2, [r3, #8]
 80024f4:	e00b      	b.n	800250e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fa:	f043 0210 	orr.w	r2, r3, #16
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002506:	f043 0201 	orr.w	r2, r3, #1
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800250e:	2300      	movs	r3, #0
}
 8002510:	4618      	mov	r0, r3
 8002512:	3714      	adds	r7, #20
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr
 800251c:	20000004 	.word	0x20000004
 8002520:	431bde83 	.word	0x431bde83
 8002524:	40012300 	.word	0x40012300
 8002528:	40012000 	.word	0x40012000
 800252c:	40012100 	.word	0x40012100
 8002530:	40012200 	.word	0x40012200

08002534 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800253e:	2300      	movs	r3, #0
 8002540:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800254c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002550:	d113      	bne.n	800257a <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800255c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002560:	d10b      	bne.n	800257a <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002566:	f043 0220 	orr.w	r2, r3, #32
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e063      	b.n	8002642 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800257a:	f7ff fe95 	bl	80022a8 <HAL_GetTick>
 800257e:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002580:	e021      	b.n	80025c6 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002588:	d01d      	beq.n	80025c6 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d007      	beq.n	80025a0 <HAL_ADC_PollForConversion+0x6c>
 8002590:	f7ff fe8a 	bl	80022a8 <HAL_GetTick>
 8002594:	4602      	mov	r2, r0
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	683a      	ldr	r2, [r7, #0]
 800259c:	429a      	cmp	r2, r3
 800259e:	d212      	bcs.n	80025c6 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0302 	and.w	r3, r3, #2
 80025aa:	2b02      	cmp	r3, #2
 80025ac:	d00b      	beq.n	80025c6 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b2:	f043 0204 	orr.w	r2, r3, #4
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2200      	movs	r2, #0
 80025be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	e03d      	b.n	8002642 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 0302 	and.w	r3, r3, #2
 80025d0:	2b02      	cmp	r3, #2
 80025d2:	d1d6      	bne.n	8002582 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f06f 0212 	mvn.w	r2, #18
 80025dc:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d123      	bne.n	8002640 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d11f      	bne.n	8002640 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002606:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800260a:	2b00      	cmp	r3, #0
 800260c:	d006      	beq.n	800261c <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002618:	2b00      	cmp	r3, #0
 800261a:	d111      	bne.n	8002640 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002620:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002630:	2b00      	cmp	r3, #0
 8002632:	d105      	bne.n	8002640 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002638:	f043 0201 	orr.w	r2, r3, #1
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3710      	adds	r7, #16
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}

0800264a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800264a:	b480      	push	{r7}
 800264c:	b083      	sub	sp, #12
 800264e:	af00      	add	r7, sp, #0
 8002650:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002658:	4618      	mov	r0, r3
 800265a:	370c      	adds	r7, #12
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr

08002664 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002664:	b480      	push	{r7}
 8002666:	b085      	sub	sp, #20
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800266e:	2300      	movs	r3, #0
 8002670:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002678:	2b01      	cmp	r3, #1
 800267a:	d101      	bne.n	8002680 <HAL_ADC_ConfigChannel+0x1c>
 800267c:	2302      	movs	r3, #2
 800267e:	e105      	b.n	800288c <HAL_ADC_ConfigChannel+0x228>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2201      	movs	r2, #1
 8002684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	2b09      	cmp	r3, #9
 800268e:	d925      	bls.n	80026dc <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	68d9      	ldr	r1, [r3, #12]
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	b29b      	uxth	r3, r3
 800269c:	461a      	mov	r2, r3
 800269e:	4613      	mov	r3, r2
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	4413      	add	r3, r2
 80026a4:	3b1e      	subs	r3, #30
 80026a6:	2207      	movs	r2, #7
 80026a8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ac:	43da      	mvns	r2, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	400a      	ands	r2, r1
 80026b4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	68d9      	ldr	r1, [r3, #12]
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	689a      	ldr	r2, [r3, #8]
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	4618      	mov	r0, r3
 80026c8:	4603      	mov	r3, r0
 80026ca:	005b      	lsls	r3, r3, #1
 80026cc:	4403      	add	r3, r0
 80026ce:	3b1e      	subs	r3, #30
 80026d0:	409a      	lsls	r2, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	430a      	orrs	r2, r1
 80026d8:	60da      	str	r2, [r3, #12]
 80026da:	e022      	b.n	8002722 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	6919      	ldr	r1, [r3, #16]
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	461a      	mov	r2, r3
 80026ea:	4613      	mov	r3, r2
 80026ec:	005b      	lsls	r3, r3, #1
 80026ee:	4413      	add	r3, r2
 80026f0:	2207      	movs	r2, #7
 80026f2:	fa02 f303 	lsl.w	r3, r2, r3
 80026f6:	43da      	mvns	r2, r3
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	400a      	ands	r2, r1
 80026fe:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	6919      	ldr	r1, [r3, #16]
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	689a      	ldr	r2, [r3, #8]
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	b29b      	uxth	r3, r3
 8002710:	4618      	mov	r0, r3
 8002712:	4603      	mov	r3, r0
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	4403      	add	r3, r0
 8002718:	409a      	lsls	r2, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	2b06      	cmp	r3, #6
 8002728:	d824      	bhi.n	8002774 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	685a      	ldr	r2, [r3, #4]
 8002734:	4613      	mov	r3, r2
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	4413      	add	r3, r2
 800273a:	3b05      	subs	r3, #5
 800273c:	221f      	movs	r2, #31
 800273e:	fa02 f303 	lsl.w	r3, r2, r3
 8002742:	43da      	mvns	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	400a      	ands	r2, r1
 800274a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	b29b      	uxth	r3, r3
 8002758:	4618      	mov	r0, r3
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	685a      	ldr	r2, [r3, #4]
 800275e:	4613      	mov	r3, r2
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	4413      	add	r3, r2
 8002764:	3b05      	subs	r3, #5
 8002766:	fa00 f203 	lsl.w	r2, r0, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	430a      	orrs	r2, r1
 8002770:	635a      	str	r2, [r3, #52]	@ 0x34
 8002772:	e04c      	b.n	800280e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	2b0c      	cmp	r3, #12
 800277a:	d824      	bhi.n	80027c6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	685a      	ldr	r2, [r3, #4]
 8002786:	4613      	mov	r3, r2
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	4413      	add	r3, r2
 800278c:	3b23      	subs	r3, #35	@ 0x23
 800278e:	221f      	movs	r2, #31
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	43da      	mvns	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	400a      	ands	r2, r1
 800279c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	4618      	mov	r0, r3
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685a      	ldr	r2, [r3, #4]
 80027b0:	4613      	mov	r3, r2
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	4413      	add	r3, r2
 80027b6:	3b23      	subs	r3, #35	@ 0x23
 80027b8:	fa00 f203 	lsl.w	r2, r0, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	430a      	orrs	r2, r1
 80027c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80027c4:	e023      	b.n	800280e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685a      	ldr	r2, [r3, #4]
 80027d0:	4613      	mov	r3, r2
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	4413      	add	r3, r2
 80027d6:	3b41      	subs	r3, #65	@ 0x41
 80027d8:	221f      	movs	r2, #31
 80027da:	fa02 f303 	lsl.w	r3, r2, r3
 80027de:	43da      	mvns	r2, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	400a      	ands	r2, r1
 80027e6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	4618      	mov	r0, r3
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685a      	ldr	r2, [r3, #4]
 80027fa:	4613      	mov	r3, r2
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	4413      	add	r3, r2
 8002800:	3b41      	subs	r3, #65	@ 0x41
 8002802:	fa00 f203 	lsl.w	r2, r0, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	430a      	orrs	r2, r1
 800280c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800280e:	4b22      	ldr	r3, [pc, #136]	@ (8002898 <HAL_ADC_ConfigChannel+0x234>)
 8002810:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a21      	ldr	r2, [pc, #132]	@ (800289c <HAL_ADC_ConfigChannel+0x238>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d109      	bne.n	8002830 <HAL_ADC_ConfigChannel+0x1cc>
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	2b12      	cmp	r3, #18
 8002822:	d105      	bne.n	8002830 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a19      	ldr	r2, [pc, #100]	@ (800289c <HAL_ADC_ConfigChannel+0x238>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d123      	bne.n	8002882 <HAL_ADC_ConfigChannel+0x21e>
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2b10      	cmp	r3, #16
 8002840:	d003      	beq.n	800284a <HAL_ADC_ConfigChannel+0x1e6>
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	2b11      	cmp	r3, #17
 8002848:	d11b      	bne.n	8002882 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2b10      	cmp	r3, #16
 800285c:	d111      	bne.n	8002882 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800285e:	4b10      	ldr	r3, [pc, #64]	@ (80028a0 <HAL_ADC_ConfigChannel+0x23c>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	4a10      	ldr	r2, [pc, #64]	@ (80028a4 <HAL_ADC_ConfigChannel+0x240>)
 8002864:	fba2 2303 	umull	r2, r3, r2, r3
 8002868:	0c9a      	lsrs	r2, r3, #18
 800286a:	4613      	mov	r3, r2
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	4413      	add	r3, r2
 8002870:	005b      	lsls	r3, r3, #1
 8002872:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002874:	e002      	b.n	800287c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	3b01      	subs	r3, #1
 800287a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1f9      	bne.n	8002876 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800288a:	2300      	movs	r3, #0
}
 800288c:	4618      	mov	r0, r3
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	40012300 	.word	0x40012300
 800289c:	40012000 	.word	0x40012000
 80028a0:	20000004 	.word	0x20000004
 80028a4:	431bde83 	.word	0x431bde83

080028a8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028b0:	4b79      	ldr	r3, [pc, #484]	@ (8002a98 <ADC_Init+0x1f0>)
 80028b2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	431a      	orrs	r2, r3
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	685a      	ldr	r2, [r3, #4]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80028dc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	6859      	ldr	r1, [r3, #4]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	691b      	ldr	r3, [r3, #16]
 80028e8:	021a      	lsls	r2, r3, #8
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	430a      	orrs	r2, r1
 80028f0:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	685a      	ldr	r2, [r3, #4]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002900:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	6859      	ldr	r1, [r3, #4]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	689a      	ldr	r2, [r3, #8]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	430a      	orrs	r2, r1
 8002912:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	689a      	ldr	r2, [r3, #8]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002922:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	6899      	ldr	r1, [r3, #8]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	68da      	ldr	r2, [r3, #12]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	430a      	orrs	r2, r1
 8002934:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800293a:	4a58      	ldr	r2, [pc, #352]	@ (8002a9c <ADC_Init+0x1f4>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d022      	beq.n	8002986 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	689a      	ldr	r2, [r3, #8]
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800294e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	6899      	ldr	r1, [r3, #8]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	430a      	orrs	r2, r1
 8002960:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	689a      	ldr	r2, [r3, #8]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002970:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	6899      	ldr	r1, [r3, #8]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	430a      	orrs	r2, r1
 8002982:	609a      	str	r2, [r3, #8]
 8002984:	e00f      	b.n	80029a6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	689a      	ldr	r2, [r3, #8]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002994:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80029a4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	689a      	ldr	r2, [r3, #8]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f022 0202 	bic.w	r2, r2, #2
 80029b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	6899      	ldr	r1, [r3, #8]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	7e1b      	ldrb	r3, [r3, #24]
 80029c0:	005a      	lsls	r2, r3, #1
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	430a      	orrs	r2, r1
 80029c8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d01b      	beq.n	8002a0c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	685a      	ldr	r2, [r3, #4]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80029e2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80029f2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6859      	ldr	r1, [r3, #4]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029fe:	3b01      	subs	r3, #1
 8002a00:	035a      	lsls	r2, r3, #13
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	430a      	orrs	r2, r1
 8002a08:	605a      	str	r2, [r3, #4]
 8002a0a:	e007      	b.n	8002a1c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a1a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002a2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	69db      	ldr	r3, [r3, #28]
 8002a36:	3b01      	subs	r3, #1
 8002a38:	051a      	lsls	r2, r3, #20
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	689a      	ldr	r2, [r3, #8]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002a50:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	6899      	ldr	r1, [r3, #8]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002a5e:	025a      	lsls	r2, r3, #9
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	430a      	orrs	r2, r1
 8002a66:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	689a      	ldr	r2, [r3, #8]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a76:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	6899      	ldr	r1, [r3, #8]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	695b      	ldr	r3, [r3, #20]
 8002a82:	029a      	lsls	r2, r3, #10
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	609a      	str	r2, [r3, #8]
}
 8002a8c:	bf00      	nop
 8002a8e:	3714      	adds	r7, #20
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr
 8002a98:	40012300 	.word	0x40012300
 8002a9c:	0f000001 	.word	0x0f000001

08002aa0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f003 0307 	and.w	r3, r3, #7
 8002aae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ab6:	68ba      	ldr	r2, [r7, #8]
 8002ab8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002abc:	4013      	ands	r3, r2
 8002abe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ac8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002acc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ad0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ad2:	4a04      	ldr	r2, [pc, #16]	@ (8002ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	60d3      	str	r3, [r2, #12]
}
 8002ad8:	bf00      	nop
 8002ada:	3714      	adds	r7, #20
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr
 8002ae4:	e000ed00 	.word	0xe000ed00

08002ae8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002aec:	4b04      	ldr	r3, [pc, #16]	@ (8002b00 <__NVIC_GetPriorityGrouping+0x18>)
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	0a1b      	lsrs	r3, r3, #8
 8002af2:	f003 0307 	and.w	r3, r3, #7
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr
 8002b00:	e000ed00 	.word	0xe000ed00

08002b04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	db0b      	blt.n	8002b2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b16:	79fb      	ldrb	r3, [r7, #7]
 8002b18:	f003 021f 	and.w	r2, r3, #31
 8002b1c:	4907      	ldr	r1, [pc, #28]	@ (8002b3c <__NVIC_EnableIRQ+0x38>)
 8002b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b22:	095b      	lsrs	r3, r3, #5
 8002b24:	2001      	movs	r0, #1
 8002b26:	fa00 f202 	lsl.w	r2, r0, r2
 8002b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b2e:	bf00      	nop
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	e000e100 	.word	0xe000e100

08002b40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	4603      	mov	r3, r0
 8002b48:	6039      	str	r1, [r7, #0]
 8002b4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	db0a      	blt.n	8002b6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	b2da      	uxtb	r2, r3
 8002b58:	490c      	ldr	r1, [pc, #48]	@ (8002b8c <__NVIC_SetPriority+0x4c>)
 8002b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5e:	0112      	lsls	r2, r2, #4
 8002b60:	b2d2      	uxtb	r2, r2
 8002b62:	440b      	add	r3, r1
 8002b64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b68:	e00a      	b.n	8002b80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	b2da      	uxtb	r2, r3
 8002b6e:	4908      	ldr	r1, [pc, #32]	@ (8002b90 <__NVIC_SetPriority+0x50>)
 8002b70:	79fb      	ldrb	r3, [r7, #7]
 8002b72:	f003 030f 	and.w	r3, r3, #15
 8002b76:	3b04      	subs	r3, #4
 8002b78:	0112      	lsls	r2, r2, #4
 8002b7a:	b2d2      	uxtb	r2, r2
 8002b7c:	440b      	add	r3, r1
 8002b7e:	761a      	strb	r2, [r3, #24]
}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr
 8002b8c:	e000e100 	.word	0xe000e100
 8002b90:	e000ed00 	.word	0xe000ed00

08002b94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b089      	sub	sp, #36	@ 0x24
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f003 0307 	and.w	r3, r3, #7
 8002ba6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	f1c3 0307 	rsb	r3, r3, #7
 8002bae:	2b04      	cmp	r3, #4
 8002bb0:	bf28      	it	cs
 8002bb2:	2304      	movcs	r3, #4
 8002bb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bb6:	69fb      	ldr	r3, [r7, #28]
 8002bb8:	3304      	adds	r3, #4
 8002bba:	2b06      	cmp	r3, #6
 8002bbc:	d902      	bls.n	8002bc4 <NVIC_EncodePriority+0x30>
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	3b03      	subs	r3, #3
 8002bc2:	e000      	b.n	8002bc6 <NVIC_EncodePriority+0x32>
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bc8:	f04f 32ff 	mov.w	r2, #4294967295
 8002bcc:	69bb      	ldr	r3, [r7, #24]
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	43da      	mvns	r2, r3
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	401a      	ands	r2, r3
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	fa01 f303 	lsl.w	r3, r1, r3
 8002be6:	43d9      	mvns	r1, r3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bec:	4313      	orrs	r3, r2
         );
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3724      	adds	r7, #36	@ 0x24
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf8:	4770      	bx	lr
	...

08002bfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	3b01      	subs	r3, #1
 8002c08:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c0c:	d301      	bcc.n	8002c12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e00f      	b.n	8002c32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c12:	4a0a      	ldr	r2, [pc, #40]	@ (8002c3c <SysTick_Config+0x40>)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	3b01      	subs	r3, #1
 8002c18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c1a:	210f      	movs	r1, #15
 8002c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c20:	f7ff ff8e 	bl	8002b40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c24:	4b05      	ldr	r3, [pc, #20]	@ (8002c3c <SysTick_Config+0x40>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c2a:	4b04      	ldr	r3, [pc, #16]	@ (8002c3c <SysTick_Config+0x40>)
 8002c2c:	2207      	movs	r2, #7
 8002c2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c30:	2300      	movs	r3, #0
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	3708      	adds	r7, #8
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	e000e010 	.word	0xe000e010

08002c40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b082      	sub	sp, #8
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f7ff ff29 	bl	8002aa0 <__NVIC_SetPriorityGrouping>
}
 8002c4e:	bf00      	nop
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}

08002c56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c56:	b580      	push	{r7, lr}
 8002c58:	b086      	sub	sp, #24
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	60b9      	str	r1, [r7, #8]
 8002c60:	607a      	str	r2, [r7, #4]
 8002c62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c64:	2300      	movs	r3, #0
 8002c66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c68:	f7ff ff3e 	bl	8002ae8 <__NVIC_GetPriorityGrouping>
 8002c6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c6e:	687a      	ldr	r2, [r7, #4]
 8002c70:	68b9      	ldr	r1, [r7, #8]
 8002c72:	6978      	ldr	r0, [r7, #20]
 8002c74:	f7ff ff8e 	bl	8002b94 <NVIC_EncodePriority>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c7e:	4611      	mov	r1, r2
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff ff5d 	bl	8002b40 <__NVIC_SetPriority>
}
 8002c86:	bf00      	nop
 8002c88:	3718      	adds	r7, #24
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}

08002c8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	b082      	sub	sp, #8
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	4603      	mov	r3, r0
 8002c96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff ff31 	bl	8002b04 <__NVIC_EnableIRQ>
}
 8002ca2:	bf00      	nop
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b082      	sub	sp, #8
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f7ff ffa2 	bl	8002bfc <SysTick_Config>
 8002cb8:	4603      	mov	r3, r0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3708      	adds	r7, #8
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
	...

08002cc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b089      	sub	sp, #36	@ 0x24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cda:	2300      	movs	r3, #0
 8002cdc:	61fb      	str	r3, [r7, #28]
 8002cde:	e16b      	b.n	8002fb8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	697a      	ldr	r2, [r7, #20]
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002cf4:	693a      	ldr	r2, [r7, #16]
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	f040 815a 	bne.w	8002fb2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f003 0303 	and.w	r3, r3, #3
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d005      	beq.n	8002d16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d12:	2b02      	cmp	r3, #2
 8002d14:	d130      	bne.n	8002d78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	005b      	lsls	r3, r3, #1
 8002d20:	2203      	movs	r2, #3
 8002d22:	fa02 f303 	lsl.w	r3, r2, r3
 8002d26:	43db      	mvns	r3, r3
 8002d28:	69ba      	ldr	r2, [r7, #24]
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	68da      	ldr	r2, [r3, #12]
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	005b      	lsls	r3, r3, #1
 8002d36:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3a:	69ba      	ldr	r2, [r7, #24]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	69ba      	ldr	r2, [r7, #24]
 8002d44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	fa02 f303 	lsl.w	r3, r2, r3
 8002d54:	43db      	mvns	r3, r3
 8002d56:	69ba      	ldr	r2, [r7, #24]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	091b      	lsrs	r3, r3, #4
 8002d62:	f003 0201 	and.w	r2, r3, #1
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f003 0303 	and.w	r3, r3, #3
 8002d80:	2b03      	cmp	r3, #3
 8002d82:	d017      	beq.n	8002db4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	005b      	lsls	r3, r3, #1
 8002d8e:	2203      	movs	r2, #3
 8002d90:	fa02 f303 	lsl.w	r3, r2, r3
 8002d94:	43db      	mvns	r3, r3
 8002d96:	69ba      	ldr	r2, [r7, #24]
 8002d98:	4013      	ands	r3, r2
 8002d9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	689a      	ldr	r2, [r3, #8]
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	005b      	lsls	r3, r3, #1
 8002da4:	fa02 f303 	lsl.w	r3, r2, r3
 8002da8:	69ba      	ldr	r2, [r7, #24]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f003 0303 	and.w	r3, r3, #3
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	d123      	bne.n	8002e08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	08da      	lsrs	r2, r3, #3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	3208      	adds	r2, #8
 8002dc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002dce:	69fb      	ldr	r3, [r7, #28]
 8002dd0:	f003 0307 	and.w	r3, r3, #7
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	220f      	movs	r2, #15
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	69ba      	ldr	r2, [r7, #24]
 8002de0:	4013      	ands	r3, r2
 8002de2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	691a      	ldr	r2, [r3, #16]
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	f003 0307 	and.w	r3, r3, #7
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	fa02 f303 	lsl.w	r3, r2, r3
 8002df4:	69ba      	ldr	r2, [r7, #24]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	08da      	lsrs	r2, r3, #3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	3208      	adds	r2, #8
 8002e02:	69b9      	ldr	r1, [r7, #24]
 8002e04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	005b      	lsls	r3, r3, #1
 8002e12:	2203      	movs	r2, #3
 8002e14:	fa02 f303 	lsl.w	r3, r2, r3
 8002e18:	43db      	mvns	r3, r3
 8002e1a:	69ba      	ldr	r2, [r7, #24]
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f003 0203 	and.w	r2, r3, #3
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	69ba      	ldr	r2, [r7, #24]
 8002e3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	f000 80b4 	beq.w	8002fb2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	60fb      	str	r3, [r7, #12]
 8002e4e:	4b60      	ldr	r3, [pc, #384]	@ (8002fd0 <HAL_GPIO_Init+0x30c>)
 8002e50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e52:	4a5f      	ldr	r2, [pc, #380]	@ (8002fd0 <HAL_GPIO_Init+0x30c>)
 8002e54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e58:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e5a:	4b5d      	ldr	r3, [pc, #372]	@ (8002fd0 <HAL_GPIO_Init+0x30c>)
 8002e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e62:	60fb      	str	r3, [r7, #12]
 8002e64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e66:	4a5b      	ldr	r2, [pc, #364]	@ (8002fd4 <HAL_GPIO_Init+0x310>)
 8002e68:	69fb      	ldr	r3, [r7, #28]
 8002e6a:	089b      	lsrs	r3, r3, #2
 8002e6c:	3302      	adds	r3, #2
 8002e6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	f003 0303 	and.w	r3, r3, #3
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	220f      	movs	r2, #15
 8002e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e82:	43db      	mvns	r3, r3
 8002e84:	69ba      	ldr	r2, [r7, #24]
 8002e86:	4013      	ands	r3, r2
 8002e88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	4a52      	ldr	r2, [pc, #328]	@ (8002fd8 <HAL_GPIO_Init+0x314>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d02b      	beq.n	8002eea <HAL_GPIO_Init+0x226>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4a51      	ldr	r2, [pc, #324]	@ (8002fdc <HAL_GPIO_Init+0x318>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d025      	beq.n	8002ee6 <HAL_GPIO_Init+0x222>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	4a50      	ldr	r2, [pc, #320]	@ (8002fe0 <HAL_GPIO_Init+0x31c>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d01f      	beq.n	8002ee2 <HAL_GPIO_Init+0x21e>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4a4f      	ldr	r2, [pc, #316]	@ (8002fe4 <HAL_GPIO_Init+0x320>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d019      	beq.n	8002ede <HAL_GPIO_Init+0x21a>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	4a4e      	ldr	r2, [pc, #312]	@ (8002fe8 <HAL_GPIO_Init+0x324>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d013      	beq.n	8002eda <HAL_GPIO_Init+0x216>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	4a4d      	ldr	r2, [pc, #308]	@ (8002fec <HAL_GPIO_Init+0x328>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d00d      	beq.n	8002ed6 <HAL_GPIO_Init+0x212>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4a4c      	ldr	r2, [pc, #304]	@ (8002ff0 <HAL_GPIO_Init+0x32c>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d007      	beq.n	8002ed2 <HAL_GPIO_Init+0x20e>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	4a4b      	ldr	r2, [pc, #300]	@ (8002ff4 <HAL_GPIO_Init+0x330>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d101      	bne.n	8002ece <HAL_GPIO_Init+0x20a>
 8002eca:	2307      	movs	r3, #7
 8002ecc:	e00e      	b.n	8002eec <HAL_GPIO_Init+0x228>
 8002ece:	2308      	movs	r3, #8
 8002ed0:	e00c      	b.n	8002eec <HAL_GPIO_Init+0x228>
 8002ed2:	2306      	movs	r3, #6
 8002ed4:	e00a      	b.n	8002eec <HAL_GPIO_Init+0x228>
 8002ed6:	2305      	movs	r3, #5
 8002ed8:	e008      	b.n	8002eec <HAL_GPIO_Init+0x228>
 8002eda:	2304      	movs	r3, #4
 8002edc:	e006      	b.n	8002eec <HAL_GPIO_Init+0x228>
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e004      	b.n	8002eec <HAL_GPIO_Init+0x228>
 8002ee2:	2302      	movs	r3, #2
 8002ee4:	e002      	b.n	8002eec <HAL_GPIO_Init+0x228>
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e000      	b.n	8002eec <HAL_GPIO_Init+0x228>
 8002eea:	2300      	movs	r3, #0
 8002eec:	69fa      	ldr	r2, [r7, #28]
 8002eee:	f002 0203 	and.w	r2, r2, #3
 8002ef2:	0092      	lsls	r2, r2, #2
 8002ef4:	4093      	lsls	r3, r2
 8002ef6:	69ba      	ldr	r2, [r7, #24]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002efc:	4935      	ldr	r1, [pc, #212]	@ (8002fd4 <HAL_GPIO_Init+0x310>)
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	089b      	lsrs	r3, r3, #2
 8002f02:	3302      	adds	r3, #2
 8002f04:	69ba      	ldr	r2, [r7, #24]
 8002f06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f0a:	4b3b      	ldr	r3, [pc, #236]	@ (8002ff8 <HAL_GPIO_Init+0x334>)
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	43db      	mvns	r3, r3
 8002f14:	69ba      	ldr	r2, [r7, #24]
 8002f16:	4013      	ands	r3, r2
 8002f18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d003      	beq.n	8002f2e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	693b      	ldr	r3, [r7, #16]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f2e:	4a32      	ldr	r2, [pc, #200]	@ (8002ff8 <HAL_GPIO_Init+0x334>)
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f34:	4b30      	ldr	r3, [pc, #192]	@ (8002ff8 <HAL_GPIO_Init+0x334>)
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	43db      	mvns	r3, r3
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	4013      	ands	r3, r2
 8002f42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d003      	beq.n	8002f58 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	4313      	orrs	r3, r2
 8002f56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f58:	4a27      	ldr	r2, [pc, #156]	@ (8002ff8 <HAL_GPIO_Init+0x334>)
 8002f5a:	69bb      	ldr	r3, [r7, #24]
 8002f5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f5e:	4b26      	ldr	r3, [pc, #152]	@ (8002ff8 <HAL_GPIO_Init+0x334>)
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	43db      	mvns	r3, r3
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d003      	beq.n	8002f82 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002f7a:	69ba      	ldr	r2, [r7, #24]
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f82:	4a1d      	ldr	r2, [pc, #116]	@ (8002ff8 <HAL_GPIO_Init+0x334>)
 8002f84:	69bb      	ldr	r3, [r7, #24]
 8002f86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f88:	4b1b      	ldr	r3, [pc, #108]	@ (8002ff8 <HAL_GPIO_Init+0x334>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	43db      	mvns	r3, r3
 8002f92:	69ba      	ldr	r2, [r7, #24]
 8002f94:	4013      	ands	r3, r2
 8002f96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d003      	beq.n	8002fac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002fa4:	69ba      	ldr	r2, [r7, #24]
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002fac:	4a12      	ldr	r2, [pc, #72]	@ (8002ff8 <HAL_GPIO_Init+0x334>)
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	61fb      	str	r3, [r7, #28]
 8002fb8:	69fb      	ldr	r3, [r7, #28]
 8002fba:	2b0f      	cmp	r3, #15
 8002fbc:	f67f ae90 	bls.w	8002ce0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002fc0:	bf00      	nop
 8002fc2:	bf00      	nop
 8002fc4:	3724      	adds	r7, #36	@ 0x24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	40023800 	.word	0x40023800
 8002fd4:	40013800 	.word	0x40013800
 8002fd8:	40020000 	.word	0x40020000
 8002fdc:	40020400 	.word	0x40020400
 8002fe0:	40020800 	.word	0x40020800
 8002fe4:	40020c00 	.word	0x40020c00
 8002fe8:	40021000 	.word	0x40021000
 8002fec:	40021400 	.word	0x40021400
 8002ff0:	40021800 	.word	0x40021800
 8002ff4:	40021c00 	.word	0x40021c00
 8002ff8:	40013c00 	.word	0x40013c00

08002ffc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b085      	sub	sp, #20
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	460b      	mov	r3, r1
 8003006:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	691a      	ldr	r2, [r3, #16]
 800300c:	887b      	ldrh	r3, [r7, #2]
 800300e:	4013      	ands	r3, r2
 8003010:	2b00      	cmp	r3, #0
 8003012:	d002      	beq.n	800301a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003014:	2301      	movs	r3, #1
 8003016:	73fb      	strb	r3, [r7, #15]
 8003018:	e001      	b.n	800301e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800301a:	2300      	movs	r3, #0
 800301c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800301e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003020:	4618      	mov	r0, r3
 8003022:	3714      	adds	r7, #20
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr

0800302c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	460b      	mov	r3, r1
 8003036:	807b      	strh	r3, [r7, #2]
 8003038:	4613      	mov	r3, r2
 800303a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800303c:	787b      	ldrb	r3, [r7, #1]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d003      	beq.n	800304a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003042:	887a      	ldrh	r2, [r7, #2]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003048:	e003      	b.n	8003052 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800304a:	887b      	ldrh	r3, [r7, #2]
 800304c:	041a      	lsls	r2, r3, #16
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	619a      	str	r2, [r3, #24]
}
 8003052:	bf00      	nop
 8003054:	370c      	adds	r7, #12
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr

0800305e <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b086      	sub	sp, #24
 8003062:	af02      	add	r7, sp, #8
 8003064:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d101      	bne.n	8003070 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e059      	b.n	8003124 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 800307c:	b2db      	uxtb	r3, r3
 800307e:	2b00      	cmp	r3, #0
 8003080:	d106      	bne.n	8003090 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2200      	movs	r2, #0
 8003086:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800308a:	6878      	ldr	r0, [r7, #4]
 800308c:	f006 ffb8 	bl	800a000 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2203      	movs	r2, #3
 8003094:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800309e:	d102      	bne.n	80030a6 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2200      	movs	r2, #0
 80030a4:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4618      	mov	r0, r3
 80030ac:	f003 fdc5 	bl	8006c3a <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6818      	ldr	r0, [r3, #0]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	7c1a      	ldrb	r2, [r3, #16]
 80030b8:	f88d 2000 	strb.w	r2, [sp]
 80030bc:	3304      	adds	r3, #4
 80030be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80030c0:	f003 fd46 	bl	8006b50 <USB_CoreInit>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d005      	beq.n	80030d6 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2202      	movs	r2, #2
 80030ce:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e026      	b.n	8003124 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2101      	movs	r1, #1
 80030dc:	4618      	mov	r0, r3
 80030de:	f003 fdbd 	bl	8006c5c <USB_SetCurrentMode>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d005      	beq.n	80030f4 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2202      	movs	r2, #2
 80030ec:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	e017      	b.n	8003124 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6818      	ldr	r0, [r3, #0]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	7c1a      	ldrb	r2, [r3, #16]
 80030fc:	f88d 2000 	strb.w	r2, [sp]
 8003100:	3304      	adds	r3, #4
 8003102:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003104:	f003 ff66 	bl	8006fd4 <USB_HostInit>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d005      	beq.n	800311a <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2202      	movs	r2, #2
 8003112:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e004      	b.n	8003124 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8003122:	2300      	movs	r3, #0
}
 8003124:	4618      	mov	r0, r3
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}

0800312c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800312c:	b590      	push	{r4, r7, lr}
 800312e:	b08b      	sub	sp, #44	@ 0x2c
 8003130:	af04      	add	r7, sp, #16
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	4608      	mov	r0, r1
 8003136:	4611      	mov	r1, r2
 8003138:	461a      	mov	r2, r3
 800313a:	4603      	mov	r3, r0
 800313c:	70fb      	strb	r3, [r7, #3]
 800313e:	460b      	mov	r3, r1
 8003140:	70bb      	strb	r3, [r7, #2]
 8003142:	4613      	mov	r3, r2
 8003144:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8003146:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003148:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003150:	2b01      	cmp	r3, #1
 8003152:	d101      	bne.n	8003158 <HAL_HCD_HC_Init+0x2c>
 8003154:	2302      	movs	r3, #2
 8003156:	e09d      	b.n	8003294 <HAL_HCD_HC_Init+0x168>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2201      	movs	r2, #1
 800315c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8003160:	78fa      	ldrb	r2, [r7, #3]
 8003162:	6879      	ldr	r1, [r7, #4]
 8003164:	4613      	mov	r3, r2
 8003166:	011b      	lsls	r3, r3, #4
 8003168:	1a9b      	subs	r3, r3, r2
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	440b      	add	r3, r1
 800316e:	3319      	adds	r3, #25
 8003170:	2200      	movs	r2, #0
 8003172:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003174:	78fa      	ldrb	r2, [r7, #3]
 8003176:	6879      	ldr	r1, [r7, #4]
 8003178:	4613      	mov	r3, r2
 800317a:	011b      	lsls	r3, r3, #4
 800317c:	1a9b      	subs	r3, r3, r2
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	440b      	add	r3, r1
 8003182:	3314      	adds	r3, #20
 8003184:	787a      	ldrb	r2, [r7, #1]
 8003186:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003188:	78fa      	ldrb	r2, [r7, #3]
 800318a:	6879      	ldr	r1, [r7, #4]
 800318c:	4613      	mov	r3, r2
 800318e:	011b      	lsls	r3, r3, #4
 8003190:	1a9b      	subs	r3, r3, r2
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	440b      	add	r3, r1
 8003196:	3315      	adds	r3, #21
 8003198:	78fa      	ldrb	r2, [r7, #3]
 800319a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 800319c:	78fa      	ldrb	r2, [r7, #3]
 800319e:	6879      	ldr	r1, [r7, #4]
 80031a0:	4613      	mov	r3, r2
 80031a2:	011b      	lsls	r3, r3, #4
 80031a4:	1a9b      	subs	r3, r3, r2
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	440b      	add	r3, r1
 80031aa:	3326      	adds	r3, #38	@ 0x26
 80031ac:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80031b0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80031b2:	78fa      	ldrb	r2, [r7, #3]
 80031b4:	78bb      	ldrb	r3, [r7, #2]
 80031b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031ba:	b2d8      	uxtb	r0, r3
 80031bc:	6879      	ldr	r1, [r7, #4]
 80031be:	4613      	mov	r3, r2
 80031c0:	011b      	lsls	r3, r3, #4
 80031c2:	1a9b      	subs	r3, r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	440b      	add	r3, r1
 80031c8:	3316      	adds	r3, #22
 80031ca:	4602      	mov	r2, r0
 80031cc:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80031ce:	78fb      	ldrb	r3, [r7, #3]
 80031d0:	4619      	mov	r1, r3
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f000 fba4 	bl	8003920 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80031d8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	da0a      	bge.n	80031f6 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80031e0:	78fa      	ldrb	r2, [r7, #3]
 80031e2:	6879      	ldr	r1, [r7, #4]
 80031e4:	4613      	mov	r3, r2
 80031e6:	011b      	lsls	r3, r3, #4
 80031e8:	1a9b      	subs	r3, r3, r2
 80031ea:	009b      	lsls	r3, r3, #2
 80031ec:	440b      	add	r3, r1
 80031ee:	3317      	adds	r3, #23
 80031f0:	2201      	movs	r2, #1
 80031f2:	701a      	strb	r2, [r3, #0]
 80031f4:	e009      	b.n	800320a <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80031f6:	78fa      	ldrb	r2, [r7, #3]
 80031f8:	6879      	ldr	r1, [r7, #4]
 80031fa:	4613      	mov	r3, r2
 80031fc:	011b      	lsls	r3, r3, #4
 80031fe:	1a9b      	subs	r3, r3, r2
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	440b      	add	r3, r1
 8003204:	3317      	adds	r3, #23
 8003206:	2200      	movs	r2, #0
 8003208:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4618      	mov	r0, r3
 8003210:	f004 f844 	bl	800729c <USB_GetHostSpeed>
 8003214:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8003216:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800321a:	2b01      	cmp	r3, #1
 800321c:	d10b      	bne.n	8003236 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 800321e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003222:	2b01      	cmp	r3, #1
 8003224:	d107      	bne.n	8003236 <HAL_HCD_HC_Init+0x10a>
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d104      	bne.n	8003236 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	2bbc      	cmp	r3, #188	@ 0xbc
 8003230:	d901      	bls.n	8003236 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8003232:	23bc      	movs	r3, #188	@ 0xbc
 8003234:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8003236:	78fa      	ldrb	r2, [r7, #3]
 8003238:	6879      	ldr	r1, [r7, #4]
 800323a:	4613      	mov	r3, r2
 800323c:	011b      	lsls	r3, r3, #4
 800323e:	1a9b      	subs	r3, r3, r2
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	440b      	add	r3, r1
 8003244:	3318      	adds	r3, #24
 8003246:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800324a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 800324c:	78fa      	ldrb	r2, [r7, #3]
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	b298      	uxth	r0, r3
 8003252:	6879      	ldr	r1, [r7, #4]
 8003254:	4613      	mov	r3, r2
 8003256:	011b      	lsls	r3, r3, #4
 8003258:	1a9b      	subs	r3, r3, r2
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	440b      	add	r3, r1
 800325e:	3328      	adds	r3, #40	@ 0x28
 8003260:	4602      	mov	r2, r0
 8003262:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6818      	ldr	r0, [r3, #0]
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	b29b      	uxth	r3, r3
 800326c:	787c      	ldrb	r4, [r7, #1]
 800326e:	78ba      	ldrb	r2, [r7, #2]
 8003270:	78f9      	ldrb	r1, [r7, #3]
 8003272:	9302      	str	r3, [sp, #8]
 8003274:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003278:	9301      	str	r3, [sp, #4]
 800327a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800327e:	9300      	str	r3, [sp, #0]
 8003280:	4623      	mov	r3, r4
 8003282:	f004 f833 	bl	80072ec <USB_HC_Init>
 8003286:	4603      	mov	r3, r0
 8003288:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2200      	movs	r2, #0
 800328e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8003292:	7bfb      	ldrb	r3, [r7, #15]
}
 8003294:	4618      	mov	r0, r3
 8003296:	371c      	adds	r7, #28
 8003298:	46bd      	mov	sp, r7
 800329a:	bd90      	pop	{r4, r7, pc}

0800329c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b082      	sub	sp, #8
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	4608      	mov	r0, r1
 80032a6:	4611      	mov	r1, r2
 80032a8:	461a      	mov	r2, r3
 80032aa:	4603      	mov	r3, r0
 80032ac:	70fb      	strb	r3, [r7, #3]
 80032ae:	460b      	mov	r3, r1
 80032b0:	70bb      	strb	r3, [r7, #2]
 80032b2:	4613      	mov	r3, r2
 80032b4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80032b6:	78fa      	ldrb	r2, [r7, #3]
 80032b8:	6879      	ldr	r1, [r7, #4]
 80032ba:	4613      	mov	r3, r2
 80032bc:	011b      	lsls	r3, r3, #4
 80032be:	1a9b      	subs	r3, r3, r2
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	440b      	add	r3, r1
 80032c4:	3317      	adds	r3, #23
 80032c6:	78ba      	ldrb	r2, [r7, #2]
 80032c8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80032ca:	78fa      	ldrb	r2, [r7, #3]
 80032cc:	6879      	ldr	r1, [r7, #4]
 80032ce:	4613      	mov	r3, r2
 80032d0:	011b      	lsls	r3, r3, #4
 80032d2:	1a9b      	subs	r3, r3, r2
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	440b      	add	r3, r1
 80032d8:	3326      	adds	r3, #38	@ 0x26
 80032da:	787a      	ldrb	r2, [r7, #1]
 80032dc:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80032de:	7c3b      	ldrb	r3, [r7, #16]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d114      	bne.n	800330e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80032e4:	78fa      	ldrb	r2, [r7, #3]
 80032e6:	6879      	ldr	r1, [r7, #4]
 80032e8:	4613      	mov	r3, r2
 80032ea:	011b      	lsls	r3, r3, #4
 80032ec:	1a9b      	subs	r3, r3, r2
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	440b      	add	r3, r1
 80032f2:	332a      	adds	r3, #42	@ 0x2a
 80032f4:	2203      	movs	r2, #3
 80032f6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80032f8:	78fa      	ldrb	r2, [r7, #3]
 80032fa:	6879      	ldr	r1, [r7, #4]
 80032fc:	4613      	mov	r3, r2
 80032fe:	011b      	lsls	r3, r3, #4
 8003300:	1a9b      	subs	r3, r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	440b      	add	r3, r1
 8003306:	3319      	adds	r3, #25
 8003308:	7f3a      	ldrb	r2, [r7, #28]
 800330a:	701a      	strb	r2, [r3, #0]
 800330c:	e009      	b.n	8003322 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800330e:	78fa      	ldrb	r2, [r7, #3]
 8003310:	6879      	ldr	r1, [r7, #4]
 8003312:	4613      	mov	r3, r2
 8003314:	011b      	lsls	r3, r3, #4
 8003316:	1a9b      	subs	r3, r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	440b      	add	r3, r1
 800331c:	332a      	adds	r3, #42	@ 0x2a
 800331e:	2202      	movs	r2, #2
 8003320:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8003322:	787b      	ldrb	r3, [r7, #1]
 8003324:	2b03      	cmp	r3, #3
 8003326:	f200 8102 	bhi.w	800352e <HAL_HCD_HC_SubmitRequest+0x292>
 800332a:	a201      	add	r2, pc, #4	@ (adr r2, 8003330 <HAL_HCD_HC_SubmitRequest+0x94>)
 800332c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003330:	08003341 	.word	0x08003341
 8003334:	08003519 	.word	0x08003519
 8003338:	08003405 	.word	0x08003405
 800333c:	0800348f 	.word	0x0800348f
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8003340:	7c3b      	ldrb	r3, [r7, #16]
 8003342:	2b01      	cmp	r3, #1
 8003344:	f040 80f5 	bne.w	8003532 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8003348:	78bb      	ldrb	r3, [r7, #2]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d12d      	bne.n	80033aa <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 800334e:	8b3b      	ldrh	r3, [r7, #24]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d109      	bne.n	8003368 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8003354:	78fa      	ldrb	r2, [r7, #3]
 8003356:	6879      	ldr	r1, [r7, #4]
 8003358:	4613      	mov	r3, r2
 800335a:	011b      	lsls	r3, r3, #4
 800335c:	1a9b      	subs	r3, r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	440b      	add	r3, r1
 8003362:	333d      	adds	r3, #61	@ 0x3d
 8003364:	2201      	movs	r2, #1
 8003366:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8003368:	78fa      	ldrb	r2, [r7, #3]
 800336a:	6879      	ldr	r1, [r7, #4]
 800336c:	4613      	mov	r3, r2
 800336e:	011b      	lsls	r3, r3, #4
 8003370:	1a9b      	subs	r3, r3, r2
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	440b      	add	r3, r1
 8003376:	333d      	adds	r3, #61	@ 0x3d
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d10a      	bne.n	8003394 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800337e:	78fa      	ldrb	r2, [r7, #3]
 8003380:	6879      	ldr	r1, [r7, #4]
 8003382:	4613      	mov	r3, r2
 8003384:	011b      	lsls	r3, r3, #4
 8003386:	1a9b      	subs	r3, r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	440b      	add	r3, r1
 800338c:	332a      	adds	r3, #42	@ 0x2a
 800338e:	2200      	movs	r2, #0
 8003390:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8003392:	e0ce      	b.n	8003532 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003394:	78fa      	ldrb	r2, [r7, #3]
 8003396:	6879      	ldr	r1, [r7, #4]
 8003398:	4613      	mov	r3, r2
 800339a:	011b      	lsls	r3, r3, #4
 800339c:	1a9b      	subs	r3, r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	440b      	add	r3, r1
 80033a2:	332a      	adds	r3, #42	@ 0x2a
 80033a4:	2202      	movs	r2, #2
 80033a6:	701a      	strb	r2, [r3, #0]
      break;
 80033a8:	e0c3      	b.n	8003532 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 80033aa:	78fa      	ldrb	r2, [r7, #3]
 80033ac:	6879      	ldr	r1, [r7, #4]
 80033ae:	4613      	mov	r3, r2
 80033b0:	011b      	lsls	r3, r3, #4
 80033b2:	1a9b      	subs	r3, r3, r2
 80033b4:	009b      	lsls	r3, r3, #2
 80033b6:	440b      	add	r3, r1
 80033b8:	331a      	adds	r3, #26
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	f040 80b8 	bne.w	8003532 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 80033c2:	78fa      	ldrb	r2, [r7, #3]
 80033c4:	6879      	ldr	r1, [r7, #4]
 80033c6:	4613      	mov	r3, r2
 80033c8:	011b      	lsls	r3, r3, #4
 80033ca:	1a9b      	subs	r3, r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	440b      	add	r3, r1
 80033d0:	333c      	adds	r3, #60	@ 0x3c
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d10a      	bne.n	80033ee <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80033d8:	78fa      	ldrb	r2, [r7, #3]
 80033da:	6879      	ldr	r1, [r7, #4]
 80033dc:	4613      	mov	r3, r2
 80033de:	011b      	lsls	r3, r3, #4
 80033e0:	1a9b      	subs	r3, r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	440b      	add	r3, r1
 80033e6:	332a      	adds	r3, #42	@ 0x2a
 80033e8:	2200      	movs	r2, #0
 80033ea:	701a      	strb	r2, [r3, #0]
      break;
 80033ec:	e0a1      	b.n	8003532 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80033ee:	78fa      	ldrb	r2, [r7, #3]
 80033f0:	6879      	ldr	r1, [r7, #4]
 80033f2:	4613      	mov	r3, r2
 80033f4:	011b      	lsls	r3, r3, #4
 80033f6:	1a9b      	subs	r3, r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	440b      	add	r3, r1
 80033fc:	332a      	adds	r3, #42	@ 0x2a
 80033fe:	2202      	movs	r2, #2
 8003400:	701a      	strb	r2, [r3, #0]
      break;
 8003402:	e096      	b.n	8003532 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003404:	78bb      	ldrb	r3, [r7, #2]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d120      	bne.n	800344c <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800340a:	78fa      	ldrb	r2, [r7, #3]
 800340c:	6879      	ldr	r1, [r7, #4]
 800340e:	4613      	mov	r3, r2
 8003410:	011b      	lsls	r3, r3, #4
 8003412:	1a9b      	subs	r3, r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	440b      	add	r3, r1
 8003418:	333d      	adds	r3, #61	@ 0x3d
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d10a      	bne.n	8003436 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003420:	78fa      	ldrb	r2, [r7, #3]
 8003422:	6879      	ldr	r1, [r7, #4]
 8003424:	4613      	mov	r3, r2
 8003426:	011b      	lsls	r3, r3, #4
 8003428:	1a9b      	subs	r3, r3, r2
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	440b      	add	r3, r1
 800342e:	332a      	adds	r3, #42	@ 0x2a
 8003430:	2200      	movs	r2, #0
 8003432:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8003434:	e07e      	b.n	8003534 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003436:	78fa      	ldrb	r2, [r7, #3]
 8003438:	6879      	ldr	r1, [r7, #4]
 800343a:	4613      	mov	r3, r2
 800343c:	011b      	lsls	r3, r3, #4
 800343e:	1a9b      	subs	r3, r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	440b      	add	r3, r1
 8003444:	332a      	adds	r3, #42	@ 0x2a
 8003446:	2202      	movs	r2, #2
 8003448:	701a      	strb	r2, [r3, #0]
      break;
 800344a:	e073      	b.n	8003534 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800344c:	78fa      	ldrb	r2, [r7, #3]
 800344e:	6879      	ldr	r1, [r7, #4]
 8003450:	4613      	mov	r3, r2
 8003452:	011b      	lsls	r3, r3, #4
 8003454:	1a9b      	subs	r3, r3, r2
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	440b      	add	r3, r1
 800345a:	333c      	adds	r3, #60	@ 0x3c
 800345c:	781b      	ldrb	r3, [r3, #0]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10a      	bne.n	8003478 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003462:	78fa      	ldrb	r2, [r7, #3]
 8003464:	6879      	ldr	r1, [r7, #4]
 8003466:	4613      	mov	r3, r2
 8003468:	011b      	lsls	r3, r3, #4
 800346a:	1a9b      	subs	r3, r3, r2
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	440b      	add	r3, r1
 8003470:	332a      	adds	r3, #42	@ 0x2a
 8003472:	2200      	movs	r2, #0
 8003474:	701a      	strb	r2, [r3, #0]
      break;
 8003476:	e05d      	b.n	8003534 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003478:	78fa      	ldrb	r2, [r7, #3]
 800347a:	6879      	ldr	r1, [r7, #4]
 800347c:	4613      	mov	r3, r2
 800347e:	011b      	lsls	r3, r3, #4
 8003480:	1a9b      	subs	r3, r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	440b      	add	r3, r1
 8003486:	332a      	adds	r3, #42	@ 0x2a
 8003488:	2202      	movs	r2, #2
 800348a:	701a      	strb	r2, [r3, #0]
      break;
 800348c:	e052      	b.n	8003534 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800348e:	78bb      	ldrb	r3, [r7, #2]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d120      	bne.n	80034d6 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003494:	78fa      	ldrb	r2, [r7, #3]
 8003496:	6879      	ldr	r1, [r7, #4]
 8003498:	4613      	mov	r3, r2
 800349a:	011b      	lsls	r3, r3, #4
 800349c:	1a9b      	subs	r3, r3, r2
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	440b      	add	r3, r1
 80034a2:	333d      	adds	r3, #61	@ 0x3d
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d10a      	bne.n	80034c0 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80034aa:	78fa      	ldrb	r2, [r7, #3]
 80034ac:	6879      	ldr	r1, [r7, #4]
 80034ae:	4613      	mov	r3, r2
 80034b0:	011b      	lsls	r3, r3, #4
 80034b2:	1a9b      	subs	r3, r3, r2
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	440b      	add	r3, r1
 80034b8:	332a      	adds	r3, #42	@ 0x2a
 80034ba:	2200      	movs	r2, #0
 80034bc:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80034be:	e039      	b.n	8003534 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80034c0:	78fa      	ldrb	r2, [r7, #3]
 80034c2:	6879      	ldr	r1, [r7, #4]
 80034c4:	4613      	mov	r3, r2
 80034c6:	011b      	lsls	r3, r3, #4
 80034c8:	1a9b      	subs	r3, r3, r2
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	440b      	add	r3, r1
 80034ce:	332a      	adds	r3, #42	@ 0x2a
 80034d0:	2202      	movs	r2, #2
 80034d2:	701a      	strb	r2, [r3, #0]
      break;
 80034d4:	e02e      	b.n	8003534 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80034d6:	78fa      	ldrb	r2, [r7, #3]
 80034d8:	6879      	ldr	r1, [r7, #4]
 80034da:	4613      	mov	r3, r2
 80034dc:	011b      	lsls	r3, r3, #4
 80034de:	1a9b      	subs	r3, r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	440b      	add	r3, r1
 80034e4:	333c      	adds	r3, #60	@ 0x3c
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d10a      	bne.n	8003502 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80034ec:	78fa      	ldrb	r2, [r7, #3]
 80034ee:	6879      	ldr	r1, [r7, #4]
 80034f0:	4613      	mov	r3, r2
 80034f2:	011b      	lsls	r3, r3, #4
 80034f4:	1a9b      	subs	r3, r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	440b      	add	r3, r1
 80034fa:	332a      	adds	r3, #42	@ 0x2a
 80034fc:	2200      	movs	r2, #0
 80034fe:	701a      	strb	r2, [r3, #0]
      break;
 8003500:	e018      	b.n	8003534 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003502:	78fa      	ldrb	r2, [r7, #3]
 8003504:	6879      	ldr	r1, [r7, #4]
 8003506:	4613      	mov	r3, r2
 8003508:	011b      	lsls	r3, r3, #4
 800350a:	1a9b      	subs	r3, r3, r2
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	440b      	add	r3, r1
 8003510:	332a      	adds	r3, #42	@ 0x2a
 8003512:	2202      	movs	r2, #2
 8003514:	701a      	strb	r2, [r3, #0]
      break;
 8003516:	e00d      	b.n	8003534 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003518:	78fa      	ldrb	r2, [r7, #3]
 800351a:	6879      	ldr	r1, [r7, #4]
 800351c:	4613      	mov	r3, r2
 800351e:	011b      	lsls	r3, r3, #4
 8003520:	1a9b      	subs	r3, r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	440b      	add	r3, r1
 8003526:	332a      	adds	r3, #42	@ 0x2a
 8003528:	2200      	movs	r2, #0
 800352a:	701a      	strb	r2, [r3, #0]
      break;
 800352c:	e002      	b.n	8003534 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800352e:	bf00      	nop
 8003530:	e000      	b.n	8003534 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8003532:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003534:	78fa      	ldrb	r2, [r7, #3]
 8003536:	6879      	ldr	r1, [r7, #4]
 8003538:	4613      	mov	r3, r2
 800353a:	011b      	lsls	r3, r3, #4
 800353c:	1a9b      	subs	r3, r3, r2
 800353e:	009b      	lsls	r3, r3, #2
 8003540:	440b      	add	r3, r1
 8003542:	332c      	adds	r3, #44	@ 0x2c
 8003544:	697a      	ldr	r2, [r7, #20]
 8003546:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003548:	78fa      	ldrb	r2, [r7, #3]
 800354a:	8b39      	ldrh	r1, [r7, #24]
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	4613      	mov	r3, r2
 8003550:	011b      	lsls	r3, r3, #4
 8003552:	1a9b      	subs	r3, r3, r2
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	4403      	add	r3, r0
 8003558:	3334      	adds	r3, #52	@ 0x34
 800355a:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800355c:	78fa      	ldrb	r2, [r7, #3]
 800355e:	6879      	ldr	r1, [r7, #4]
 8003560:	4613      	mov	r3, r2
 8003562:	011b      	lsls	r3, r3, #4
 8003564:	1a9b      	subs	r3, r3, r2
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	440b      	add	r3, r1
 800356a:	334c      	adds	r3, #76	@ 0x4c
 800356c:	2200      	movs	r2, #0
 800356e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003570:	78fa      	ldrb	r2, [r7, #3]
 8003572:	6879      	ldr	r1, [r7, #4]
 8003574:	4613      	mov	r3, r2
 8003576:	011b      	lsls	r3, r3, #4
 8003578:	1a9b      	subs	r3, r3, r2
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	440b      	add	r3, r1
 800357e:	3338      	adds	r3, #56	@ 0x38
 8003580:	2200      	movs	r2, #0
 8003582:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003584:	78fa      	ldrb	r2, [r7, #3]
 8003586:	6879      	ldr	r1, [r7, #4]
 8003588:	4613      	mov	r3, r2
 800358a:	011b      	lsls	r3, r3, #4
 800358c:	1a9b      	subs	r3, r3, r2
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	440b      	add	r3, r1
 8003592:	3315      	adds	r3, #21
 8003594:	78fa      	ldrb	r2, [r7, #3]
 8003596:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003598:	78fa      	ldrb	r2, [r7, #3]
 800359a:	6879      	ldr	r1, [r7, #4]
 800359c:	4613      	mov	r3, r2
 800359e:	011b      	lsls	r3, r3, #4
 80035a0:	1a9b      	subs	r3, r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	440b      	add	r3, r1
 80035a6:	334d      	adds	r3, #77	@ 0x4d
 80035a8:	2200      	movs	r2, #0
 80035aa:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6818      	ldr	r0, [r3, #0]
 80035b0:	78fa      	ldrb	r2, [r7, #3]
 80035b2:	4613      	mov	r3, r2
 80035b4:	011b      	lsls	r3, r3, #4
 80035b6:	1a9b      	subs	r3, r3, r2
 80035b8:	009b      	lsls	r3, r3, #2
 80035ba:	3310      	adds	r3, #16
 80035bc:	687a      	ldr	r2, [r7, #4]
 80035be:	4413      	add	r3, r2
 80035c0:	1d19      	adds	r1, r3, #4
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	799b      	ldrb	r3, [r3, #6]
 80035c6:	461a      	mov	r2, r3
 80035c8:	f003 ffbc 	bl	8007544 <USB_HC_StartXfer>
 80035cc:	4603      	mov	r3, r0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3708      	adds	r7, #8
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop

080035d8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b086      	sub	sp, #24
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4618      	mov	r0, r3
 80035f0:	f003 fcaa 	bl	8006f48 <USB_GetMode>
 80035f4:	4603      	mov	r3, r0
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	f040 80fb 	bne.w	80037f2 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4618      	mov	r0, r3
 8003602:	f003 fc6d 	bl	8006ee0 <USB_ReadInterrupts>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	f000 80f1 	beq.w	80037f0 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4618      	mov	r0, r3
 8003614:	f003 fc64 	bl	8006ee0 <USB_ReadInterrupts>
 8003618:	4603      	mov	r3, r0
 800361a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800361e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003622:	d104      	bne.n	800362e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800362c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4618      	mov	r0, r3
 8003634:	f003 fc54 	bl	8006ee0 <USB_ReadInterrupts>
 8003638:	4603      	mov	r3, r0
 800363a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800363e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003642:	d104      	bne.n	800364e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800364c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4618      	mov	r0, r3
 8003654:	f003 fc44 	bl	8006ee0 <USB_ReadInterrupts>
 8003658:	4603      	mov	r3, r0
 800365a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800365e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003662:	d104      	bne.n	800366e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800366c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4618      	mov	r0, r3
 8003674:	f003 fc34 	bl	8006ee0 <USB_ReadInterrupts>
 8003678:	4603      	mov	r3, r0
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	2b02      	cmp	r3, #2
 8003680:	d103      	bne.n	800368a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	2202      	movs	r2, #2
 8003688:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f003 fc26 	bl	8006ee0 <USB_ReadInterrupts>
 8003694:	4603      	mov	r3, r0
 8003696:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800369a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800369e:	d120      	bne.n	80036e2 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80036a8:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d113      	bne.n	80036e2 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80036ba:	2110      	movs	r1, #16
 80036bc:	6938      	ldr	r0, [r7, #16]
 80036be:	f003 fb19 	bl	8006cf4 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80036c2:	6938      	ldr	r0, [r7, #16]
 80036c4:	f003 fb48 	bl	8006d58 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	7a5b      	ldrb	r3, [r3, #9]
 80036cc:	2b02      	cmp	r3, #2
 80036ce:	d105      	bne.n	80036dc <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	2101      	movs	r1, #1
 80036d6:	4618      	mov	r0, r3
 80036d8:	f003 fd40 	bl	800715c <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f006 fd0d 	bl	800a0fc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4618      	mov	r0, r3
 80036e8:	f003 fbfa 	bl	8006ee0 <USB_ReadInterrupts>
 80036ec:	4603      	mov	r3, r0
 80036ee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80036f2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036f6:	d102      	bne.n	80036fe <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f001 fd4d 	bl	8005198 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4618      	mov	r0, r3
 8003704:	f003 fbec 	bl	8006ee0 <USB_ReadInterrupts>
 8003708:	4603      	mov	r3, r0
 800370a:	f003 0308 	and.w	r3, r3, #8
 800370e:	2b08      	cmp	r3, #8
 8003710:	d106      	bne.n	8003720 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f006 fcd6 	bl	800a0c4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	2208      	movs	r2, #8
 800371e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4618      	mov	r0, r3
 8003726:	f003 fbdb 	bl	8006ee0 <USB_ReadInterrupts>
 800372a:	4603      	mov	r3, r0
 800372c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003730:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003734:	d139      	bne.n	80037aa <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4618      	mov	r0, r3
 800373c:	f004 f97c 	bl	8007a38 <USB_HC_ReadInterrupt>
 8003740:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003742:	2300      	movs	r3, #0
 8003744:	617b      	str	r3, [r7, #20]
 8003746:	e025      	b.n	8003794 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	f003 030f 	and.w	r3, r3, #15
 800374e:	68ba      	ldr	r2, [r7, #8]
 8003750:	fa22 f303 	lsr.w	r3, r2, r3
 8003754:	f003 0301 	and.w	r3, r3, #1
 8003758:	2b00      	cmp	r3, #0
 800375a:	d018      	beq.n	800378e <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	015a      	lsls	r2, r3, #5
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	4413      	add	r3, r2
 8003764:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800376e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003772:	d106      	bne.n	8003782 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003774:	697b      	ldr	r3, [r7, #20]
 8003776:	b2db      	uxtb	r3, r3
 8003778:	4619      	mov	r1, r3
 800377a:	6878      	ldr	r0, [r7, #4]
 800377c:	f000 f905 	bl	800398a <HCD_HC_IN_IRQHandler>
 8003780:	e005      	b.n	800378e <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	b2db      	uxtb	r3, r3
 8003786:	4619      	mov	r1, r3
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f000 ff67 	bl	800465c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	3301      	adds	r3, #1
 8003792:	617b      	str	r3, [r7, #20]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	795b      	ldrb	r3, [r3, #5]
 8003798:	461a      	mov	r2, r3
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	4293      	cmp	r3, r2
 800379e:	d3d3      	bcc.n	8003748 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80037a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	4618      	mov	r0, r3
 80037b0:	f003 fb96 	bl	8006ee0 <USB_ReadInterrupts>
 80037b4:	4603      	mov	r3, r0
 80037b6:	f003 0310 	and.w	r3, r3, #16
 80037ba:	2b10      	cmp	r3, #16
 80037bc:	d101      	bne.n	80037c2 <HAL_HCD_IRQHandler+0x1ea>
 80037be:	2301      	movs	r3, #1
 80037c0:	e000      	b.n	80037c4 <HAL_HCD_IRQHandler+0x1ec>
 80037c2:	2300      	movs	r3, #0
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d014      	beq.n	80037f2 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	699a      	ldr	r2, [r3, #24]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f022 0210 	bic.w	r2, r2, #16
 80037d6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f001 fbfe 	bl	8004fda <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	699a      	ldr	r2, [r3, #24]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f042 0210 	orr.w	r2, r2, #16
 80037ec:	619a      	str	r2, [r3, #24]
 80037ee:	e000      	b.n	80037f2 <HAL_HCD_IRQHandler+0x21a>
      return;
 80037f0:	bf00      	nop
    }
  }
}
 80037f2:	3718      	adds	r7, #24
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003806:	2b01      	cmp	r3, #1
 8003808:	d101      	bne.n	800380e <HAL_HCD_Start+0x16>
 800380a:	2302      	movs	r3, #2
 800380c:	e013      	b.n	8003836 <HAL_HCD_Start+0x3e>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2201      	movs	r2, #1
 8003812:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	2101      	movs	r1, #1
 800381c:	4618      	mov	r0, r3
 800381e:	f003 fd04 	bl	800722a <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4618      	mov	r0, r3
 8003828:	f003 f9f6 	bl	8006c18 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3708      	adds	r7, #8
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}

0800383e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800383e:	b580      	push	{r7, lr}
 8003840:	b082      	sub	sp, #8
 8003842:	af00      	add	r7, sp, #0
 8003844:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 800384c:	2b01      	cmp	r3, #1
 800384e:	d101      	bne.n	8003854 <HAL_HCD_Stop+0x16>
 8003850:	2302      	movs	r3, #2
 8003852:	e00d      	b.n	8003870 <HAL_HCD_Stop+0x32>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4618      	mov	r0, r3
 8003862:	f004 fa57 	bl	8007d14 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 800386e:	2300      	movs	r3, #0
}
 8003870:	4618      	mov	r0, r3
 8003872:	3708      	adds	r7, #8
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}

08003878 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	4618      	mov	r0, r3
 8003886:	f003 fca6 	bl	80071d6 <USB_ResetPort>
 800388a:	4603      	mov	r3, r0
}
 800388c:	4618      	mov	r0, r3
 800388e:	3708      	adds	r7, #8
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}

08003894 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003894:	b480      	push	{r7}
 8003896:	b083      	sub	sp, #12
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	460b      	mov	r3, r1
 800389e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80038a0:	78fa      	ldrb	r2, [r7, #3]
 80038a2:	6879      	ldr	r1, [r7, #4]
 80038a4:	4613      	mov	r3, r2
 80038a6:	011b      	lsls	r3, r3, #4
 80038a8:	1a9b      	subs	r3, r3, r2
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	440b      	add	r3, r1
 80038ae:	334c      	adds	r3, #76	@ 0x4c
 80038b0:	781b      	ldrb	r3, [r3, #0]
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	370c      	adds	r7, #12
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr

080038be <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80038be:	b480      	push	{r7}
 80038c0:	b083      	sub	sp, #12
 80038c2:	af00      	add	r7, sp, #0
 80038c4:	6078      	str	r0, [r7, #4]
 80038c6:	460b      	mov	r3, r1
 80038c8:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80038ca:	78fa      	ldrb	r2, [r7, #3]
 80038cc:	6879      	ldr	r1, [r7, #4]
 80038ce:	4613      	mov	r3, r2
 80038d0:	011b      	lsls	r3, r3, #4
 80038d2:	1a9b      	subs	r3, r3, r2
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	440b      	add	r3, r1
 80038d8:	3338      	adds	r3, #56	@ 0x38
 80038da:	681b      	ldr	r3, [r3, #0]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	370c      	adds	r7, #12
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr

080038e8 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4618      	mov	r0, r3
 80038f6:	f003 fce8 	bl	80072ca <USB_GetCurrentFrame>
 80038fa:	4603      	mov	r3, r0
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3708      	adds	r7, #8
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b082      	sub	sp, #8
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4618      	mov	r0, r3
 8003912:	f003 fcc3 	bl	800729c <USB_GetHostSpeed>
 8003916:	4603      	mov	r3, r0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3708      	adds	r7, #8
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}

08003920 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	460b      	mov	r3, r1
 800392a:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 800392c:	78fa      	ldrb	r2, [r7, #3]
 800392e:	6879      	ldr	r1, [r7, #4]
 8003930:	4613      	mov	r3, r2
 8003932:	011b      	lsls	r3, r3, #4
 8003934:	1a9b      	subs	r3, r3, r2
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	440b      	add	r3, r1
 800393a:	331a      	adds	r3, #26
 800393c:	2200      	movs	r2, #0
 800393e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003940:	78fa      	ldrb	r2, [r7, #3]
 8003942:	6879      	ldr	r1, [r7, #4]
 8003944:	4613      	mov	r3, r2
 8003946:	011b      	lsls	r3, r3, #4
 8003948:	1a9b      	subs	r3, r3, r2
 800394a:	009b      	lsls	r3, r3, #2
 800394c:	440b      	add	r3, r1
 800394e:	331b      	adds	r3, #27
 8003950:	2200      	movs	r2, #0
 8003952:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003954:	78fa      	ldrb	r2, [r7, #3]
 8003956:	6879      	ldr	r1, [r7, #4]
 8003958:	4613      	mov	r3, r2
 800395a:	011b      	lsls	r3, r3, #4
 800395c:	1a9b      	subs	r3, r3, r2
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	440b      	add	r3, r1
 8003962:	3325      	adds	r3, #37	@ 0x25
 8003964:	2200      	movs	r2, #0
 8003966:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8003968:	78fa      	ldrb	r2, [r7, #3]
 800396a:	6879      	ldr	r1, [r7, #4]
 800396c:	4613      	mov	r3, r2
 800396e:	011b      	lsls	r3, r3, #4
 8003970:	1a9b      	subs	r3, r3, r2
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	440b      	add	r3, r1
 8003976:	3324      	adds	r3, #36	@ 0x24
 8003978:	2200      	movs	r2, #0
 800397a:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 800397c:	2300      	movs	r3, #0
}
 800397e:	4618      	mov	r0, r3
 8003980:	370c      	adds	r7, #12
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr

0800398a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800398a:	b580      	push	{r7, lr}
 800398c:	b086      	sub	sp, #24
 800398e:	af00      	add	r7, sp, #0
 8003990:	6078      	str	r0, [r7, #4]
 8003992:	460b      	mov	r3, r1
 8003994:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	78fa      	ldrb	r2, [r7, #3]
 80039a6:	4611      	mov	r1, r2
 80039a8:	4618      	mov	r0, r3
 80039aa:	f003 faac 	bl	8006f06 <USB_ReadChInterrupts>
 80039ae:	4603      	mov	r3, r0
 80039b0:	f003 0304 	and.w	r3, r3, #4
 80039b4:	2b04      	cmp	r3, #4
 80039b6:	d11a      	bne.n	80039ee <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80039b8:	78fb      	ldrb	r3, [r7, #3]
 80039ba:	015a      	lsls	r2, r3, #5
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	4413      	add	r3, r2
 80039c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039c4:	461a      	mov	r2, r3
 80039c6:	2304      	movs	r3, #4
 80039c8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80039ca:	78fa      	ldrb	r2, [r7, #3]
 80039cc:	6879      	ldr	r1, [r7, #4]
 80039ce:	4613      	mov	r3, r2
 80039d0:	011b      	lsls	r3, r3, #4
 80039d2:	1a9b      	subs	r3, r3, r2
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	440b      	add	r3, r1
 80039d8:	334d      	adds	r3, #77	@ 0x4d
 80039da:	2207      	movs	r2, #7
 80039dc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	78fa      	ldrb	r2, [r7, #3]
 80039e4:	4611      	mov	r1, r2
 80039e6:	4618      	mov	r0, r3
 80039e8:	f004 f837 	bl	8007a5a <USB_HC_Halt>
 80039ec:	e09e      	b.n	8003b2c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	78fa      	ldrb	r2, [r7, #3]
 80039f4:	4611      	mov	r1, r2
 80039f6:	4618      	mov	r0, r3
 80039f8:	f003 fa85 	bl	8006f06 <USB_ReadChInterrupts>
 80039fc:	4603      	mov	r3, r0
 80039fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a06:	d11b      	bne.n	8003a40 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003a08:	78fb      	ldrb	r3, [r7, #3]
 8003a0a:	015a      	lsls	r2, r3, #5
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	4413      	add	r3, r2
 8003a10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a14:	461a      	mov	r2, r3
 8003a16:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003a1a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003a1c:	78fa      	ldrb	r2, [r7, #3]
 8003a1e:	6879      	ldr	r1, [r7, #4]
 8003a20:	4613      	mov	r3, r2
 8003a22:	011b      	lsls	r3, r3, #4
 8003a24:	1a9b      	subs	r3, r3, r2
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	440b      	add	r3, r1
 8003a2a:	334d      	adds	r3, #77	@ 0x4d
 8003a2c:	2208      	movs	r2, #8
 8003a2e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	78fa      	ldrb	r2, [r7, #3]
 8003a36:	4611      	mov	r1, r2
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f004 f80e 	bl	8007a5a <USB_HC_Halt>
 8003a3e:	e075      	b.n	8003b2c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	78fa      	ldrb	r2, [r7, #3]
 8003a46:	4611      	mov	r1, r2
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f003 fa5c 	bl	8006f06 <USB_ReadChInterrupts>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	f003 0308 	and.w	r3, r3, #8
 8003a54:	2b08      	cmp	r3, #8
 8003a56:	d11a      	bne.n	8003a8e <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003a58:	78fb      	ldrb	r3, [r7, #3]
 8003a5a:	015a      	lsls	r2, r3, #5
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	4413      	add	r3, r2
 8003a60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a64:	461a      	mov	r2, r3
 8003a66:	2308      	movs	r3, #8
 8003a68:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8003a6a:	78fa      	ldrb	r2, [r7, #3]
 8003a6c:	6879      	ldr	r1, [r7, #4]
 8003a6e:	4613      	mov	r3, r2
 8003a70:	011b      	lsls	r3, r3, #4
 8003a72:	1a9b      	subs	r3, r3, r2
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	440b      	add	r3, r1
 8003a78:	334d      	adds	r3, #77	@ 0x4d
 8003a7a:	2206      	movs	r2, #6
 8003a7c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	78fa      	ldrb	r2, [r7, #3]
 8003a84:	4611      	mov	r1, r2
 8003a86:	4618      	mov	r0, r3
 8003a88:	f003 ffe7 	bl	8007a5a <USB_HC_Halt>
 8003a8c:	e04e      	b.n	8003b2c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	78fa      	ldrb	r2, [r7, #3]
 8003a94:	4611      	mov	r1, r2
 8003a96:	4618      	mov	r0, r3
 8003a98:	f003 fa35 	bl	8006f06 <USB_ReadChInterrupts>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aa2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003aa6:	d11b      	bne.n	8003ae0 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003aa8:	78fb      	ldrb	r3, [r7, #3]
 8003aaa:	015a      	lsls	r2, r3, #5
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	4413      	add	r3, r2
 8003ab0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ab4:	461a      	mov	r2, r3
 8003ab6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003aba:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003abc:	78fa      	ldrb	r2, [r7, #3]
 8003abe:	6879      	ldr	r1, [r7, #4]
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	011b      	lsls	r3, r3, #4
 8003ac4:	1a9b      	subs	r3, r3, r2
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	440b      	add	r3, r1
 8003aca:	334d      	adds	r3, #77	@ 0x4d
 8003acc:	2209      	movs	r2, #9
 8003ace:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	78fa      	ldrb	r2, [r7, #3]
 8003ad6:	4611      	mov	r1, r2
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f003 ffbe 	bl	8007a5a <USB_HC_Halt>
 8003ade:	e025      	b.n	8003b2c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	78fa      	ldrb	r2, [r7, #3]
 8003ae6:	4611      	mov	r1, r2
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f003 fa0c 	bl	8006f06 <USB_ReadChInterrupts>
 8003aee:	4603      	mov	r3, r0
 8003af0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003af4:	2b80      	cmp	r3, #128	@ 0x80
 8003af6:	d119      	bne.n	8003b2c <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003af8:	78fb      	ldrb	r3, [r7, #3]
 8003afa:	015a      	lsls	r2, r3, #5
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	4413      	add	r3, r2
 8003b00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b04:	461a      	mov	r2, r3
 8003b06:	2380      	movs	r3, #128	@ 0x80
 8003b08:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003b0a:	78fa      	ldrb	r2, [r7, #3]
 8003b0c:	6879      	ldr	r1, [r7, #4]
 8003b0e:	4613      	mov	r3, r2
 8003b10:	011b      	lsls	r3, r3, #4
 8003b12:	1a9b      	subs	r3, r3, r2
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	440b      	add	r3, r1
 8003b18:	334d      	adds	r3, #77	@ 0x4d
 8003b1a:	2207      	movs	r2, #7
 8003b1c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	78fa      	ldrb	r2, [r7, #3]
 8003b24:	4611      	mov	r1, r2
 8003b26:	4618      	mov	r0, r3
 8003b28:	f003 ff97 	bl	8007a5a <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	78fa      	ldrb	r2, [r7, #3]
 8003b32:	4611      	mov	r1, r2
 8003b34:	4618      	mov	r0, r3
 8003b36:	f003 f9e6 	bl	8006f06 <USB_ReadChInterrupts>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b44:	d112      	bne.n	8003b6c <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	78fa      	ldrb	r2, [r7, #3]
 8003b4c:	4611      	mov	r1, r2
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f003 ff83 	bl	8007a5a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003b54:	78fb      	ldrb	r3, [r7, #3]
 8003b56:	015a      	lsls	r2, r3, #5
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	4413      	add	r3, r2
 8003b5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b60:	461a      	mov	r2, r3
 8003b62:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003b66:	6093      	str	r3, [r2, #8]
 8003b68:	f000 bd75 	b.w	8004656 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	78fa      	ldrb	r2, [r7, #3]
 8003b72:	4611      	mov	r1, r2
 8003b74:	4618      	mov	r0, r3
 8003b76:	f003 f9c6 	bl	8006f06 <USB_ReadChInterrupts>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	f003 0301 	and.w	r3, r3, #1
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	f040 8128 	bne.w	8003dd6 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003b86:	78fb      	ldrb	r3, [r7, #3]
 8003b88:	015a      	lsls	r2, r3, #5
 8003b8a:	693b      	ldr	r3, [r7, #16]
 8003b8c:	4413      	add	r3, r2
 8003b8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b92:	461a      	mov	r2, r3
 8003b94:	2320      	movs	r3, #32
 8003b96:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003b98:	78fa      	ldrb	r2, [r7, #3]
 8003b9a:	6879      	ldr	r1, [r7, #4]
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	011b      	lsls	r3, r3, #4
 8003ba0:	1a9b      	subs	r3, r3, r2
 8003ba2:	009b      	lsls	r3, r3, #2
 8003ba4:	440b      	add	r3, r1
 8003ba6:	331b      	adds	r3, #27
 8003ba8:	781b      	ldrb	r3, [r3, #0]
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d119      	bne.n	8003be2 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003bae:	78fa      	ldrb	r2, [r7, #3]
 8003bb0:	6879      	ldr	r1, [r7, #4]
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	011b      	lsls	r3, r3, #4
 8003bb6:	1a9b      	subs	r3, r3, r2
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	440b      	add	r3, r1
 8003bbc:	331b      	adds	r3, #27
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003bc2:	78fb      	ldrb	r3, [r7, #3]
 8003bc4:	015a      	lsls	r2, r3, #5
 8003bc6:	693b      	ldr	r3, [r7, #16]
 8003bc8:	4413      	add	r3, r2
 8003bca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	78fa      	ldrb	r2, [r7, #3]
 8003bd2:	0151      	lsls	r1, r2, #5
 8003bd4:	693a      	ldr	r2, [r7, #16]
 8003bd6:	440a      	add	r2, r1
 8003bd8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003bdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003be0:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	799b      	ldrb	r3, [r3, #6]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d01b      	beq.n	8003c22 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003bea:	78fa      	ldrb	r2, [r7, #3]
 8003bec:	6879      	ldr	r1, [r7, #4]
 8003bee:	4613      	mov	r3, r2
 8003bf0:	011b      	lsls	r3, r3, #4
 8003bf2:	1a9b      	subs	r3, r3, r2
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	440b      	add	r3, r1
 8003bf8:	3330      	adds	r3, #48	@ 0x30
 8003bfa:	6819      	ldr	r1, [r3, #0]
 8003bfc:	78fb      	ldrb	r3, [r7, #3]
 8003bfe:	015a      	lsls	r2, r3, #5
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	4413      	add	r3, r2
 8003c04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c08:	691b      	ldr	r3, [r3, #16]
 8003c0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c0e:	78fa      	ldrb	r2, [r7, #3]
 8003c10:	1ac9      	subs	r1, r1, r3
 8003c12:	6878      	ldr	r0, [r7, #4]
 8003c14:	4613      	mov	r3, r2
 8003c16:	011b      	lsls	r3, r3, #4
 8003c18:	1a9b      	subs	r3, r3, r2
 8003c1a:	009b      	lsls	r3, r3, #2
 8003c1c:	4403      	add	r3, r0
 8003c1e:	3338      	adds	r3, #56	@ 0x38
 8003c20:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003c22:	78fa      	ldrb	r2, [r7, #3]
 8003c24:	6879      	ldr	r1, [r7, #4]
 8003c26:	4613      	mov	r3, r2
 8003c28:	011b      	lsls	r3, r3, #4
 8003c2a:	1a9b      	subs	r3, r3, r2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	440b      	add	r3, r1
 8003c30:	334d      	adds	r3, #77	@ 0x4d
 8003c32:	2201      	movs	r2, #1
 8003c34:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003c36:	78fa      	ldrb	r2, [r7, #3]
 8003c38:	6879      	ldr	r1, [r7, #4]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	011b      	lsls	r3, r3, #4
 8003c3e:	1a9b      	subs	r3, r3, r2
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	440b      	add	r3, r1
 8003c44:	3344      	adds	r3, #68	@ 0x44
 8003c46:	2200      	movs	r2, #0
 8003c48:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003c4a:	78fb      	ldrb	r3, [r7, #3]
 8003c4c:	015a      	lsls	r2, r3, #5
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	4413      	add	r3, r2
 8003c52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c56:	461a      	mov	r2, r3
 8003c58:	2301      	movs	r3, #1
 8003c5a:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c5c:	78fa      	ldrb	r2, [r7, #3]
 8003c5e:	6879      	ldr	r1, [r7, #4]
 8003c60:	4613      	mov	r3, r2
 8003c62:	011b      	lsls	r3, r3, #4
 8003c64:	1a9b      	subs	r3, r3, r2
 8003c66:	009b      	lsls	r3, r3, #2
 8003c68:	440b      	add	r3, r1
 8003c6a:	3326      	adds	r3, #38	@ 0x26
 8003c6c:	781b      	ldrb	r3, [r3, #0]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d00a      	beq.n	8003c88 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003c72:	78fa      	ldrb	r2, [r7, #3]
 8003c74:	6879      	ldr	r1, [r7, #4]
 8003c76:	4613      	mov	r3, r2
 8003c78:	011b      	lsls	r3, r3, #4
 8003c7a:	1a9b      	subs	r3, r3, r2
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	440b      	add	r3, r1
 8003c80:	3326      	adds	r3, #38	@ 0x26
 8003c82:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	d110      	bne.n	8003caa <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	78fa      	ldrb	r2, [r7, #3]
 8003c8e:	4611      	mov	r1, r2
 8003c90:	4618      	mov	r0, r3
 8003c92:	f003 fee2 	bl	8007a5a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003c96:	78fb      	ldrb	r3, [r7, #3]
 8003c98:	015a      	lsls	r2, r3, #5
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	4413      	add	r3, r2
 8003c9e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	2310      	movs	r3, #16
 8003ca6:	6093      	str	r3, [r2, #8]
 8003ca8:	e03d      	b.n	8003d26 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003caa:	78fa      	ldrb	r2, [r7, #3]
 8003cac:	6879      	ldr	r1, [r7, #4]
 8003cae:	4613      	mov	r3, r2
 8003cb0:	011b      	lsls	r3, r3, #4
 8003cb2:	1a9b      	subs	r3, r3, r2
 8003cb4:	009b      	lsls	r3, r3, #2
 8003cb6:	440b      	add	r3, r1
 8003cb8:	3326      	adds	r3, #38	@ 0x26
 8003cba:	781b      	ldrb	r3, [r3, #0]
 8003cbc:	2b03      	cmp	r3, #3
 8003cbe:	d00a      	beq.n	8003cd6 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003cc0:	78fa      	ldrb	r2, [r7, #3]
 8003cc2:	6879      	ldr	r1, [r7, #4]
 8003cc4:	4613      	mov	r3, r2
 8003cc6:	011b      	lsls	r3, r3, #4
 8003cc8:	1a9b      	subs	r3, r3, r2
 8003cca:	009b      	lsls	r3, r3, #2
 8003ccc:	440b      	add	r3, r1
 8003cce:	3326      	adds	r3, #38	@ 0x26
 8003cd0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d127      	bne.n	8003d26 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003cd6:	78fb      	ldrb	r3, [r7, #3]
 8003cd8:	015a      	lsls	r2, r3, #5
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	4413      	add	r3, r2
 8003cde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	78fa      	ldrb	r2, [r7, #3]
 8003ce6:	0151      	lsls	r1, r2, #5
 8003ce8:	693a      	ldr	r2, [r7, #16]
 8003cea:	440a      	add	r2, r1
 8003cec:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003cf0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003cf4:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003cf6:	78fa      	ldrb	r2, [r7, #3]
 8003cf8:	6879      	ldr	r1, [r7, #4]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	011b      	lsls	r3, r3, #4
 8003cfe:	1a9b      	subs	r3, r3, r2
 8003d00:	009b      	lsls	r3, r3, #2
 8003d02:	440b      	add	r3, r1
 8003d04:	334c      	adds	r3, #76	@ 0x4c
 8003d06:	2201      	movs	r2, #1
 8003d08:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003d0a:	78fa      	ldrb	r2, [r7, #3]
 8003d0c:	6879      	ldr	r1, [r7, #4]
 8003d0e:	4613      	mov	r3, r2
 8003d10:	011b      	lsls	r3, r3, #4
 8003d12:	1a9b      	subs	r3, r3, r2
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	440b      	add	r3, r1
 8003d18:	334c      	adds	r3, #76	@ 0x4c
 8003d1a:	781a      	ldrb	r2, [r3, #0]
 8003d1c:	78fb      	ldrb	r3, [r7, #3]
 8003d1e:	4619      	mov	r1, r3
 8003d20:	6878      	ldr	r0, [r7, #4]
 8003d22:	f006 f9f9 	bl	800a118 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	799b      	ldrb	r3, [r3, #6]
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d13b      	bne.n	8003da6 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003d2e:	78fa      	ldrb	r2, [r7, #3]
 8003d30:	6879      	ldr	r1, [r7, #4]
 8003d32:	4613      	mov	r3, r2
 8003d34:	011b      	lsls	r3, r3, #4
 8003d36:	1a9b      	subs	r3, r3, r2
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	440b      	add	r3, r1
 8003d3c:	3338      	adds	r3, #56	@ 0x38
 8003d3e:	6819      	ldr	r1, [r3, #0]
 8003d40:	78fa      	ldrb	r2, [r7, #3]
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	4613      	mov	r3, r2
 8003d46:	011b      	lsls	r3, r3, #4
 8003d48:	1a9b      	subs	r3, r3, r2
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	4403      	add	r3, r0
 8003d4e:	3328      	adds	r3, #40	@ 0x28
 8003d50:	881b      	ldrh	r3, [r3, #0]
 8003d52:	440b      	add	r3, r1
 8003d54:	1e59      	subs	r1, r3, #1
 8003d56:	78fa      	ldrb	r2, [r7, #3]
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	011b      	lsls	r3, r3, #4
 8003d5e:	1a9b      	subs	r3, r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	4403      	add	r3, r0
 8003d64:	3328      	adds	r3, #40	@ 0x28
 8003d66:	881b      	ldrh	r3, [r3, #0]
 8003d68:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d6c:	f003 0301 	and.w	r3, r3, #1
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f000 8470 	beq.w	8004656 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003d76:	78fa      	ldrb	r2, [r7, #3]
 8003d78:	6879      	ldr	r1, [r7, #4]
 8003d7a:	4613      	mov	r3, r2
 8003d7c:	011b      	lsls	r3, r3, #4
 8003d7e:	1a9b      	subs	r3, r3, r2
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	440b      	add	r3, r1
 8003d84:	333c      	adds	r3, #60	@ 0x3c
 8003d86:	781b      	ldrb	r3, [r3, #0]
 8003d88:	78fa      	ldrb	r2, [r7, #3]
 8003d8a:	f083 0301 	eor.w	r3, r3, #1
 8003d8e:	b2d8      	uxtb	r0, r3
 8003d90:	6879      	ldr	r1, [r7, #4]
 8003d92:	4613      	mov	r3, r2
 8003d94:	011b      	lsls	r3, r3, #4
 8003d96:	1a9b      	subs	r3, r3, r2
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	440b      	add	r3, r1
 8003d9c:	333c      	adds	r3, #60	@ 0x3c
 8003d9e:	4602      	mov	r2, r0
 8003da0:	701a      	strb	r2, [r3, #0]
 8003da2:	f000 bc58 	b.w	8004656 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003da6:	78fa      	ldrb	r2, [r7, #3]
 8003da8:	6879      	ldr	r1, [r7, #4]
 8003daa:	4613      	mov	r3, r2
 8003dac:	011b      	lsls	r3, r3, #4
 8003dae:	1a9b      	subs	r3, r3, r2
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	440b      	add	r3, r1
 8003db4:	333c      	adds	r3, #60	@ 0x3c
 8003db6:	781b      	ldrb	r3, [r3, #0]
 8003db8:	78fa      	ldrb	r2, [r7, #3]
 8003dba:	f083 0301 	eor.w	r3, r3, #1
 8003dbe:	b2d8      	uxtb	r0, r3
 8003dc0:	6879      	ldr	r1, [r7, #4]
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	011b      	lsls	r3, r3, #4
 8003dc6:	1a9b      	subs	r3, r3, r2
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	440b      	add	r3, r1
 8003dcc:	333c      	adds	r3, #60	@ 0x3c
 8003dce:	4602      	mov	r2, r0
 8003dd0:	701a      	strb	r2, [r3, #0]
 8003dd2:	f000 bc40 	b.w	8004656 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	78fa      	ldrb	r2, [r7, #3]
 8003ddc:	4611      	mov	r1, r2
 8003dde:	4618      	mov	r0, r3
 8003de0:	f003 f891 	bl	8006f06 <USB_ReadChInterrupts>
 8003de4:	4603      	mov	r3, r0
 8003de6:	f003 0320 	and.w	r3, r3, #32
 8003dea:	2b20      	cmp	r3, #32
 8003dec:	d131      	bne.n	8003e52 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003dee:	78fb      	ldrb	r3, [r7, #3]
 8003df0:	015a      	lsls	r2, r3, #5
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	4413      	add	r3, r2
 8003df6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	2320      	movs	r3, #32
 8003dfe:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003e00:	78fa      	ldrb	r2, [r7, #3]
 8003e02:	6879      	ldr	r1, [r7, #4]
 8003e04:	4613      	mov	r3, r2
 8003e06:	011b      	lsls	r3, r3, #4
 8003e08:	1a9b      	subs	r3, r3, r2
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	440b      	add	r3, r1
 8003e0e:	331a      	adds	r3, #26
 8003e10:	781b      	ldrb	r3, [r3, #0]
 8003e12:	2b01      	cmp	r3, #1
 8003e14:	f040 841f 	bne.w	8004656 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003e18:	78fa      	ldrb	r2, [r7, #3]
 8003e1a:	6879      	ldr	r1, [r7, #4]
 8003e1c:	4613      	mov	r3, r2
 8003e1e:	011b      	lsls	r3, r3, #4
 8003e20:	1a9b      	subs	r3, r3, r2
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	440b      	add	r3, r1
 8003e26:	331b      	adds	r3, #27
 8003e28:	2201      	movs	r2, #1
 8003e2a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003e2c:	78fa      	ldrb	r2, [r7, #3]
 8003e2e:	6879      	ldr	r1, [r7, #4]
 8003e30:	4613      	mov	r3, r2
 8003e32:	011b      	lsls	r3, r3, #4
 8003e34:	1a9b      	subs	r3, r3, r2
 8003e36:	009b      	lsls	r3, r3, #2
 8003e38:	440b      	add	r3, r1
 8003e3a:	334d      	adds	r3, #77	@ 0x4d
 8003e3c:	2203      	movs	r2, #3
 8003e3e:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	78fa      	ldrb	r2, [r7, #3]
 8003e46:	4611      	mov	r1, r2
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f003 fe06 	bl	8007a5a <USB_HC_Halt>
 8003e4e:	f000 bc02 	b.w	8004656 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	78fa      	ldrb	r2, [r7, #3]
 8003e58:	4611      	mov	r1, r2
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f003 f853 	bl	8006f06 <USB_ReadChInterrupts>
 8003e60:	4603      	mov	r3, r0
 8003e62:	f003 0302 	and.w	r3, r3, #2
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	f040 8305 	bne.w	8004476 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003e6c:	78fb      	ldrb	r3, [r7, #3]
 8003e6e:	015a      	lsls	r2, r3, #5
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	4413      	add	r3, r2
 8003e74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e78:	461a      	mov	r2, r3
 8003e7a:	2302      	movs	r3, #2
 8003e7c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003e7e:	78fa      	ldrb	r2, [r7, #3]
 8003e80:	6879      	ldr	r1, [r7, #4]
 8003e82:	4613      	mov	r3, r2
 8003e84:	011b      	lsls	r3, r3, #4
 8003e86:	1a9b      	subs	r3, r3, r2
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	440b      	add	r3, r1
 8003e8c:	334d      	adds	r3, #77	@ 0x4d
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d114      	bne.n	8003ebe <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e94:	78fa      	ldrb	r2, [r7, #3]
 8003e96:	6879      	ldr	r1, [r7, #4]
 8003e98:	4613      	mov	r3, r2
 8003e9a:	011b      	lsls	r3, r3, #4
 8003e9c:	1a9b      	subs	r3, r3, r2
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	440b      	add	r3, r1
 8003ea2:	334d      	adds	r3, #77	@ 0x4d
 8003ea4:	2202      	movs	r2, #2
 8003ea6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003ea8:	78fa      	ldrb	r2, [r7, #3]
 8003eaa:	6879      	ldr	r1, [r7, #4]
 8003eac:	4613      	mov	r3, r2
 8003eae:	011b      	lsls	r3, r3, #4
 8003eb0:	1a9b      	subs	r3, r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	440b      	add	r3, r1
 8003eb6:	334c      	adds	r3, #76	@ 0x4c
 8003eb8:	2201      	movs	r2, #1
 8003eba:	701a      	strb	r2, [r3, #0]
 8003ebc:	e2cc      	b.n	8004458 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003ebe:	78fa      	ldrb	r2, [r7, #3]
 8003ec0:	6879      	ldr	r1, [r7, #4]
 8003ec2:	4613      	mov	r3, r2
 8003ec4:	011b      	lsls	r3, r3, #4
 8003ec6:	1a9b      	subs	r3, r3, r2
 8003ec8:	009b      	lsls	r3, r3, #2
 8003eca:	440b      	add	r3, r1
 8003ecc:	334d      	adds	r3, #77	@ 0x4d
 8003ece:	781b      	ldrb	r3, [r3, #0]
 8003ed0:	2b06      	cmp	r3, #6
 8003ed2:	d114      	bne.n	8003efe <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ed4:	78fa      	ldrb	r2, [r7, #3]
 8003ed6:	6879      	ldr	r1, [r7, #4]
 8003ed8:	4613      	mov	r3, r2
 8003eda:	011b      	lsls	r3, r3, #4
 8003edc:	1a9b      	subs	r3, r3, r2
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	440b      	add	r3, r1
 8003ee2:	334d      	adds	r3, #77	@ 0x4d
 8003ee4:	2202      	movs	r2, #2
 8003ee6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003ee8:	78fa      	ldrb	r2, [r7, #3]
 8003eea:	6879      	ldr	r1, [r7, #4]
 8003eec:	4613      	mov	r3, r2
 8003eee:	011b      	lsls	r3, r3, #4
 8003ef0:	1a9b      	subs	r3, r3, r2
 8003ef2:	009b      	lsls	r3, r3, #2
 8003ef4:	440b      	add	r3, r1
 8003ef6:	334c      	adds	r3, #76	@ 0x4c
 8003ef8:	2205      	movs	r2, #5
 8003efa:	701a      	strb	r2, [r3, #0]
 8003efc:	e2ac      	b.n	8004458 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003efe:	78fa      	ldrb	r2, [r7, #3]
 8003f00:	6879      	ldr	r1, [r7, #4]
 8003f02:	4613      	mov	r3, r2
 8003f04:	011b      	lsls	r3, r3, #4
 8003f06:	1a9b      	subs	r3, r3, r2
 8003f08:	009b      	lsls	r3, r3, #2
 8003f0a:	440b      	add	r3, r1
 8003f0c:	334d      	adds	r3, #77	@ 0x4d
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	2b07      	cmp	r3, #7
 8003f12:	d00b      	beq.n	8003f2c <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003f14:	78fa      	ldrb	r2, [r7, #3]
 8003f16:	6879      	ldr	r1, [r7, #4]
 8003f18:	4613      	mov	r3, r2
 8003f1a:	011b      	lsls	r3, r3, #4
 8003f1c:	1a9b      	subs	r3, r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	440b      	add	r3, r1
 8003f22:	334d      	adds	r3, #77	@ 0x4d
 8003f24:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003f26:	2b09      	cmp	r3, #9
 8003f28:	f040 80a6 	bne.w	8004078 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003f2c:	78fa      	ldrb	r2, [r7, #3]
 8003f2e:	6879      	ldr	r1, [r7, #4]
 8003f30:	4613      	mov	r3, r2
 8003f32:	011b      	lsls	r3, r3, #4
 8003f34:	1a9b      	subs	r3, r3, r2
 8003f36:	009b      	lsls	r3, r3, #2
 8003f38:	440b      	add	r3, r1
 8003f3a:	334d      	adds	r3, #77	@ 0x4d
 8003f3c:	2202      	movs	r2, #2
 8003f3e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003f40:	78fa      	ldrb	r2, [r7, #3]
 8003f42:	6879      	ldr	r1, [r7, #4]
 8003f44:	4613      	mov	r3, r2
 8003f46:	011b      	lsls	r3, r3, #4
 8003f48:	1a9b      	subs	r3, r3, r2
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	440b      	add	r3, r1
 8003f4e:	3344      	adds	r3, #68	@ 0x44
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	1c59      	adds	r1, r3, #1
 8003f54:	6878      	ldr	r0, [r7, #4]
 8003f56:	4613      	mov	r3, r2
 8003f58:	011b      	lsls	r3, r3, #4
 8003f5a:	1a9b      	subs	r3, r3, r2
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	4403      	add	r3, r0
 8003f60:	3344      	adds	r3, #68	@ 0x44
 8003f62:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003f64:	78fa      	ldrb	r2, [r7, #3]
 8003f66:	6879      	ldr	r1, [r7, #4]
 8003f68:	4613      	mov	r3, r2
 8003f6a:	011b      	lsls	r3, r3, #4
 8003f6c:	1a9b      	subs	r3, r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	440b      	add	r3, r1
 8003f72:	3344      	adds	r3, #68	@ 0x44
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d943      	bls.n	8004002 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003f7a:	78fa      	ldrb	r2, [r7, #3]
 8003f7c:	6879      	ldr	r1, [r7, #4]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	011b      	lsls	r3, r3, #4
 8003f82:	1a9b      	subs	r3, r3, r2
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	440b      	add	r3, r1
 8003f88:	3344      	adds	r3, #68	@ 0x44
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003f8e:	78fa      	ldrb	r2, [r7, #3]
 8003f90:	6879      	ldr	r1, [r7, #4]
 8003f92:	4613      	mov	r3, r2
 8003f94:	011b      	lsls	r3, r3, #4
 8003f96:	1a9b      	subs	r3, r3, r2
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	440b      	add	r3, r1
 8003f9c:	331a      	adds	r3, #26
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d123      	bne.n	8003fec <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003fa4:	78fa      	ldrb	r2, [r7, #3]
 8003fa6:	6879      	ldr	r1, [r7, #4]
 8003fa8:	4613      	mov	r3, r2
 8003faa:	011b      	lsls	r3, r3, #4
 8003fac:	1a9b      	subs	r3, r3, r2
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	440b      	add	r3, r1
 8003fb2:	331b      	adds	r3, #27
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003fb8:	78fa      	ldrb	r2, [r7, #3]
 8003fba:	6879      	ldr	r1, [r7, #4]
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	011b      	lsls	r3, r3, #4
 8003fc0:	1a9b      	subs	r3, r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	440b      	add	r3, r1
 8003fc6:	331c      	adds	r3, #28
 8003fc8:	2200      	movs	r2, #0
 8003fca:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003fcc:	78fb      	ldrb	r3, [r7, #3]
 8003fce:	015a      	lsls	r2, r3, #5
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	4413      	add	r3, r2
 8003fd4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	78fa      	ldrb	r2, [r7, #3]
 8003fdc:	0151      	lsls	r1, r2, #5
 8003fde:	693a      	ldr	r2, [r7, #16]
 8003fe0:	440a      	add	r2, r1
 8003fe2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003fe6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fea:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003fec:	78fa      	ldrb	r2, [r7, #3]
 8003fee:	6879      	ldr	r1, [r7, #4]
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	011b      	lsls	r3, r3, #4
 8003ff4:	1a9b      	subs	r3, r3, r2
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	440b      	add	r3, r1
 8003ffa:	334c      	adds	r3, #76	@ 0x4c
 8003ffc:	2204      	movs	r2, #4
 8003ffe:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004000:	e229      	b.n	8004456 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004002:	78fa      	ldrb	r2, [r7, #3]
 8004004:	6879      	ldr	r1, [r7, #4]
 8004006:	4613      	mov	r3, r2
 8004008:	011b      	lsls	r3, r3, #4
 800400a:	1a9b      	subs	r3, r3, r2
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	440b      	add	r3, r1
 8004010:	334c      	adds	r3, #76	@ 0x4c
 8004012:	2202      	movs	r2, #2
 8004014:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004016:	78fa      	ldrb	r2, [r7, #3]
 8004018:	6879      	ldr	r1, [r7, #4]
 800401a:	4613      	mov	r3, r2
 800401c:	011b      	lsls	r3, r3, #4
 800401e:	1a9b      	subs	r3, r3, r2
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	440b      	add	r3, r1
 8004024:	3326      	adds	r3, #38	@ 0x26
 8004026:	781b      	ldrb	r3, [r3, #0]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d00b      	beq.n	8004044 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800402c:	78fa      	ldrb	r2, [r7, #3]
 800402e:	6879      	ldr	r1, [r7, #4]
 8004030:	4613      	mov	r3, r2
 8004032:	011b      	lsls	r3, r3, #4
 8004034:	1a9b      	subs	r3, r3, r2
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	440b      	add	r3, r1
 800403a:	3326      	adds	r3, #38	@ 0x26
 800403c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800403e:	2b02      	cmp	r3, #2
 8004040:	f040 8209 	bne.w	8004456 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004044:	78fb      	ldrb	r3, [r7, #3]
 8004046:	015a      	lsls	r2, r3, #5
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	4413      	add	r3, r2
 800404c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800405a:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004062:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004064:	78fb      	ldrb	r3, [r7, #3]
 8004066:	015a      	lsls	r2, r3, #5
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	4413      	add	r3, r2
 800406c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004070:	461a      	mov	r2, r3
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004076:	e1ee      	b.n	8004456 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004078:	78fa      	ldrb	r2, [r7, #3]
 800407a:	6879      	ldr	r1, [r7, #4]
 800407c:	4613      	mov	r3, r2
 800407e:	011b      	lsls	r3, r3, #4
 8004080:	1a9b      	subs	r3, r3, r2
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	440b      	add	r3, r1
 8004086:	334d      	adds	r3, #77	@ 0x4d
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	2b05      	cmp	r3, #5
 800408c:	f040 80c8 	bne.w	8004220 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004090:	78fa      	ldrb	r2, [r7, #3]
 8004092:	6879      	ldr	r1, [r7, #4]
 8004094:	4613      	mov	r3, r2
 8004096:	011b      	lsls	r3, r3, #4
 8004098:	1a9b      	subs	r3, r3, r2
 800409a:	009b      	lsls	r3, r3, #2
 800409c:	440b      	add	r3, r1
 800409e:	334d      	adds	r3, #77	@ 0x4d
 80040a0:	2202      	movs	r2, #2
 80040a2:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80040a4:	78fa      	ldrb	r2, [r7, #3]
 80040a6:	6879      	ldr	r1, [r7, #4]
 80040a8:	4613      	mov	r3, r2
 80040aa:	011b      	lsls	r3, r3, #4
 80040ac:	1a9b      	subs	r3, r3, r2
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	440b      	add	r3, r1
 80040b2:	331b      	adds	r3, #27
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	f040 81ce 	bne.w	8004458 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80040bc:	78fa      	ldrb	r2, [r7, #3]
 80040be:	6879      	ldr	r1, [r7, #4]
 80040c0:	4613      	mov	r3, r2
 80040c2:	011b      	lsls	r3, r3, #4
 80040c4:	1a9b      	subs	r3, r3, r2
 80040c6:	009b      	lsls	r3, r3, #2
 80040c8:	440b      	add	r3, r1
 80040ca:	3326      	adds	r3, #38	@ 0x26
 80040cc:	781b      	ldrb	r3, [r3, #0]
 80040ce:	2b03      	cmp	r3, #3
 80040d0:	d16b      	bne.n	80041aa <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80040d2:	78fa      	ldrb	r2, [r7, #3]
 80040d4:	6879      	ldr	r1, [r7, #4]
 80040d6:	4613      	mov	r3, r2
 80040d8:	011b      	lsls	r3, r3, #4
 80040da:	1a9b      	subs	r3, r3, r2
 80040dc:	009b      	lsls	r3, r3, #2
 80040de:	440b      	add	r3, r1
 80040e0:	3348      	adds	r3, #72	@ 0x48
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	1c59      	adds	r1, r3, #1
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	4613      	mov	r3, r2
 80040ea:	011b      	lsls	r3, r3, #4
 80040ec:	1a9b      	subs	r3, r3, r2
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	4403      	add	r3, r0
 80040f2:	3348      	adds	r3, #72	@ 0x48
 80040f4:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80040f6:	78fa      	ldrb	r2, [r7, #3]
 80040f8:	6879      	ldr	r1, [r7, #4]
 80040fa:	4613      	mov	r3, r2
 80040fc:	011b      	lsls	r3, r3, #4
 80040fe:	1a9b      	subs	r3, r3, r2
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	440b      	add	r3, r1
 8004104:	3348      	adds	r3, #72	@ 0x48
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2b02      	cmp	r3, #2
 800410a:	d943      	bls.n	8004194 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 800410c:	78fa      	ldrb	r2, [r7, #3]
 800410e:	6879      	ldr	r1, [r7, #4]
 8004110:	4613      	mov	r3, r2
 8004112:	011b      	lsls	r3, r3, #4
 8004114:	1a9b      	subs	r3, r3, r2
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	440b      	add	r3, r1
 800411a:	3348      	adds	r3, #72	@ 0x48
 800411c:	2200      	movs	r2, #0
 800411e:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8004120:	78fa      	ldrb	r2, [r7, #3]
 8004122:	6879      	ldr	r1, [r7, #4]
 8004124:	4613      	mov	r3, r2
 8004126:	011b      	lsls	r3, r3, #4
 8004128:	1a9b      	subs	r3, r3, r2
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	440b      	add	r3, r1
 800412e:	331b      	adds	r3, #27
 8004130:	2200      	movs	r2, #0
 8004132:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8004134:	78fa      	ldrb	r2, [r7, #3]
 8004136:	6879      	ldr	r1, [r7, #4]
 8004138:	4613      	mov	r3, r2
 800413a:	011b      	lsls	r3, r3, #4
 800413c:	1a9b      	subs	r3, r3, r2
 800413e:	009b      	lsls	r3, r3, #2
 8004140:	440b      	add	r3, r1
 8004142:	3344      	adds	r3, #68	@ 0x44
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	2b02      	cmp	r3, #2
 8004148:	d809      	bhi.n	800415e <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 800414a:	78fa      	ldrb	r2, [r7, #3]
 800414c:	6879      	ldr	r1, [r7, #4]
 800414e:	4613      	mov	r3, r2
 8004150:	011b      	lsls	r3, r3, #4
 8004152:	1a9b      	subs	r3, r3, r2
 8004154:	009b      	lsls	r3, r3, #2
 8004156:	440b      	add	r3, r1
 8004158:	331c      	adds	r3, #28
 800415a:	2201      	movs	r2, #1
 800415c:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800415e:	78fb      	ldrb	r3, [r7, #3]
 8004160:	015a      	lsls	r2, r3, #5
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	4413      	add	r3, r2
 8004166:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	78fa      	ldrb	r2, [r7, #3]
 800416e:	0151      	lsls	r1, r2, #5
 8004170:	693a      	ldr	r2, [r7, #16]
 8004172:	440a      	add	r2, r1
 8004174:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004178:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800417c:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800417e:	78fa      	ldrb	r2, [r7, #3]
 8004180:	6879      	ldr	r1, [r7, #4]
 8004182:	4613      	mov	r3, r2
 8004184:	011b      	lsls	r3, r3, #4
 8004186:	1a9b      	subs	r3, r3, r2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	440b      	add	r3, r1
 800418c:	334c      	adds	r3, #76	@ 0x4c
 800418e:	2204      	movs	r2, #4
 8004190:	701a      	strb	r2, [r3, #0]
 8004192:	e014      	b.n	80041be <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004194:	78fa      	ldrb	r2, [r7, #3]
 8004196:	6879      	ldr	r1, [r7, #4]
 8004198:	4613      	mov	r3, r2
 800419a:	011b      	lsls	r3, r3, #4
 800419c:	1a9b      	subs	r3, r3, r2
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	440b      	add	r3, r1
 80041a2:	334c      	adds	r3, #76	@ 0x4c
 80041a4:	2202      	movs	r2, #2
 80041a6:	701a      	strb	r2, [r3, #0]
 80041a8:	e009      	b.n	80041be <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80041aa:	78fa      	ldrb	r2, [r7, #3]
 80041ac:	6879      	ldr	r1, [r7, #4]
 80041ae:	4613      	mov	r3, r2
 80041b0:	011b      	lsls	r3, r3, #4
 80041b2:	1a9b      	subs	r3, r3, r2
 80041b4:	009b      	lsls	r3, r3, #2
 80041b6:	440b      	add	r3, r1
 80041b8:	334c      	adds	r3, #76	@ 0x4c
 80041ba:	2202      	movs	r2, #2
 80041bc:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80041be:	78fa      	ldrb	r2, [r7, #3]
 80041c0:	6879      	ldr	r1, [r7, #4]
 80041c2:	4613      	mov	r3, r2
 80041c4:	011b      	lsls	r3, r3, #4
 80041c6:	1a9b      	subs	r3, r3, r2
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	440b      	add	r3, r1
 80041cc:	3326      	adds	r3, #38	@ 0x26
 80041ce:	781b      	ldrb	r3, [r3, #0]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00b      	beq.n	80041ec <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80041d4:	78fa      	ldrb	r2, [r7, #3]
 80041d6:	6879      	ldr	r1, [r7, #4]
 80041d8:	4613      	mov	r3, r2
 80041da:	011b      	lsls	r3, r3, #4
 80041dc:	1a9b      	subs	r3, r3, r2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	440b      	add	r3, r1
 80041e2:	3326      	adds	r3, #38	@ 0x26
 80041e4:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80041e6:	2b02      	cmp	r3, #2
 80041e8:	f040 8136 	bne.w	8004458 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80041ec:	78fb      	ldrb	r3, [r7, #3]
 80041ee:	015a      	lsls	r2, r3, #5
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	4413      	add	r3, r2
 80041f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004202:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800420a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800420c:	78fb      	ldrb	r3, [r7, #3]
 800420e:	015a      	lsls	r2, r3, #5
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	4413      	add	r3, r2
 8004214:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004218:	461a      	mov	r2, r3
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	6013      	str	r3, [r2, #0]
 800421e:	e11b      	b.n	8004458 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004220:	78fa      	ldrb	r2, [r7, #3]
 8004222:	6879      	ldr	r1, [r7, #4]
 8004224:	4613      	mov	r3, r2
 8004226:	011b      	lsls	r3, r3, #4
 8004228:	1a9b      	subs	r3, r3, r2
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	440b      	add	r3, r1
 800422e:	334d      	adds	r3, #77	@ 0x4d
 8004230:	781b      	ldrb	r3, [r3, #0]
 8004232:	2b03      	cmp	r3, #3
 8004234:	f040 8081 	bne.w	800433a <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004238:	78fa      	ldrb	r2, [r7, #3]
 800423a:	6879      	ldr	r1, [r7, #4]
 800423c:	4613      	mov	r3, r2
 800423e:	011b      	lsls	r3, r3, #4
 8004240:	1a9b      	subs	r3, r3, r2
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	440b      	add	r3, r1
 8004246:	334d      	adds	r3, #77	@ 0x4d
 8004248:	2202      	movs	r2, #2
 800424a:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800424c:	78fa      	ldrb	r2, [r7, #3]
 800424e:	6879      	ldr	r1, [r7, #4]
 8004250:	4613      	mov	r3, r2
 8004252:	011b      	lsls	r3, r3, #4
 8004254:	1a9b      	subs	r3, r3, r2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	440b      	add	r3, r1
 800425a:	331b      	adds	r3, #27
 800425c:	781b      	ldrb	r3, [r3, #0]
 800425e:	2b01      	cmp	r3, #1
 8004260:	f040 80fa 	bne.w	8004458 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004264:	78fa      	ldrb	r2, [r7, #3]
 8004266:	6879      	ldr	r1, [r7, #4]
 8004268:	4613      	mov	r3, r2
 800426a:	011b      	lsls	r3, r3, #4
 800426c:	1a9b      	subs	r3, r3, r2
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	440b      	add	r3, r1
 8004272:	334c      	adds	r3, #76	@ 0x4c
 8004274:	2202      	movs	r2, #2
 8004276:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8004278:	78fb      	ldrb	r3, [r7, #3]
 800427a:	015a      	lsls	r2, r3, #5
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	4413      	add	r3, r2
 8004280:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	78fa      	ldrb	r2, [r7, #3]
 8004288:	0151      	lsls	r1, r2, #5
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	440a      	add	r2, r1
 800428e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004292:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004296:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004298:	78fb      	ldrb	r3, [r7, #3]
 800429a:	015a      	lsls	r2, r3, #5
 800429c:	693b      	ldr	r3, [r7, #16]
 800429e:	4413      	add	r3, r2
 80042a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042a4:	68db      	ldr	r3, [r3, #12]
 80042a6:	78fa      	ldrb	r2, [r7, #3]
 80042a8:	0151      	lsls	r1, r2, #5
 80042aa:	693a      	ldr	r2, [r7, #16]
 80042ac:	440a      	add	r2, r1
 80042ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80042b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80042b6:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 80042b8:	78fb      	ldrb	r3, [r7, #3]
 80042ba:	015a      	lsls	r2, r3, #5
 80042bc:	693b      	ldr	r3, [r7, #16]
 80042be:	4413      	add	r3, r2
 80042c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042c4:	68db      	ldr	r3, [r3, #12]
 80042c6:	78fa      	ldrb	r2, [r7, #3]
 80042c8:	0151      	lsls	r1, r2, #5
 80042ca:	693a      	ldr	r2, [r7, #16]
 80042cc:	440a      	add	r2, r1
 80042ce:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80042d2:	f023 0320 	bic.w	r3, r3, #32
 80042d6:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80042d8:	78fa      	ldrb	r2, [r7, #3]
 80042da:	6879      	ldr	r1, [r7, #4]
 80042dc:	4613      	mov	r3, r2
 80042de:	011b      	lsls	r3, r3, #4
 80042e0:	1a9b      	subs	r3, r3, r2
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	440b      	add	r3, r1
 80042e6:	3326      	adds	r3, #38	@ 0x26
 80042e8:	781b      	ldrb	r3, [r3, #0]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00b      	beq.n	8004306 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80042ee:	78fa      	ldrb	r2, [r7, #3]
 80042f0:	6879      	ldr	r1, [r7, #4]
 80042f2:	4613      	mov	r3, r2
 80042f4:	011b      	lsls	r3, r3, #4
 80042f6:	1a9b      	subs	r3, r3, r2
 80042f8:	009b      	lsls	r3, r3, #2
 80042fa:	440b      	add	r3, r1
 80042fc:	3326      	adds	r3, #38	@ 0x26
 80042fe:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004300:	2b02      	cmp	r3, #2
 8004302:	f040 80a9 	bne.w	8004458 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004306:	78fb      	ldrb	r3, [r7, #3]
 8004308:	015a      	lsls	r2, r3, #5
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	4413      	add	r3, r2
 800430e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800431c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004324:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004326:	78fb      	ldrb	r3, [r7, #3]
 8004328:	015a      	lsls	r2, r3, #5
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	4413      	add	r3, r2
 800432e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004332:	461a      	mov	r2, r3
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6013      	str	r3, [r2, #0]
 8004338:	e08e      	b.n	8004458 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 800433a:	78fa      	ldrb	r2, [r7, #3]
 800433c:	6879      	ldr	r1, [r7, #4]
 800433e:	4613      	mov	r3, r2
 8004340:	011b      	lsls	r3, r3, #4
 8004342:	1a9b      	subs	r3, r3, r2
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	440b      	add	r3, r1
 8004348:	334d      	adds	r3, #77	@ 0x4d
 800434a:	781b      	ldrb	r3, [r3, #0]
 800434c:	2b04      	cmp	r3, #4
 800434e:	d143      	bne.n	80043d8 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004350:	78fa      	ldrb	r2, [r7, #3]
 8004352:	6879      	ldr	r1, [r7, #4]
 8004354:	4613      	mov	r3, r2
 8004356:	011b      	lsls	r3, r3, #4
 8004358:	1a9b      	subs	r3, r3, r2
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	440b      	add	r3, r1
 800435e:	334d      	adds	r3, #77	@ 0x4d
 8004360:	2202      	movs	r2, #2
 8004362:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004364:	78fa      	ldrb	r2, [r7, #3]
 8004366:	6879      	ldr	r1, [r7, #4]
 8004368:	4613      	mov	r3, r2
 800436a:	011b      	lsls	r3, r3, #4
 800436c:	1a9b      	subs	r3, r3, r2
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	440b      	add	r3, r1
 8004372:	334c      	adds	r3, #76	@ 0x4c
 8004374:	2202      	movs	r2, #2
 8004376:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004378:	78fa      	ldrb	r2, [r7, #3]
 800437a:	6879      	ldr	r1, [r7, #4]
 800437c:	4613      	mov	r3, r2
 800437e:	011b      	lsls	r3, r3, #4
 8004380:	1a9b      	subs	r3, r3, r2
 8004382:	009b      	lsls	r3, r3, #2
 8004384:	440b      	add	r3, r1
 8004386:	3326      	adds	r3, #38	@ 0x26
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d00a      	beq.n	80043a4 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800438e:	78fa      	ldrb	r2, [r7, #3]
 8004390:	6879      	ldr	r1, [r7, #4]
 8004392:	4613      	mov	r3, r2
 8004394:	011b      	lsls	r3, r3, #4
 8004396:	1a9b      	subs	r3, r3, r2
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	440b      	add	r3, r1
 800439c:	3326      	adds	r3, #38	@ 0x26
 800439e:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	d159      	bne.n	8004458 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80043a4:	78fb      	ldrb	r3, [r7, #3]
 80043a6:	015a      	lsls	r2, r3, #5
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	4413      	add	r3, r2
 80043ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80043ba:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80043c2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80043c4:	78fb      	ldrb	r3, [r7, #3]
 80043c6:	015a      	lsls	r2, r3, #5
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	4413      	add	r3, r2
 80043cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043d0:	461a      	mov	r2, r3
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6013      	str	r3, [r2, #0]
 80043d6:	e03f      	b.n	8004458 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 80043d8:	78fa      	ldrb	r2, [r7, #3]
 80043da:	6879      	ldr	r1, [r7, #4]
 80043dc:	4613      	mov	r3, r2
 80043de:	011b      	lsls	r3, r3, #4
 80043e0:	1a9b      	subs	r3, r3, r2
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	440b      	add	r3, r1
 80043e6:	334d      	adds	r3, #77	@ 0x4d
 80043e8:	781b      	ldrb	r3, [r3, #0]
 80043ea:	2b08      	cmp	r3, #8
 80043ec:	d126      	bne.n	800443c <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80043ee:	78fa      	ldrb	r2, [r7, #3]
 80043f0:	6879      	ldr	r1, [r7, #4]
 80043f2:	4613      	mov	r3, r2
 80043f4:	011b      	lsls	r3, r3, #4
 80043f6:	1a9b      	subs	r3, r3, r2
 80043f8:	009b      	lsls	r3, r3, #2
 80043fa:	440b      	add	r3, r1
 80043fc:	334d      	adds	r3, #77	@ 0x4d
 80043fe:	2202      	movs	r2, #2
 8004400:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004402:	78fa      	ldrb	r2, [r7, #3]
 8004404:	6879      	ldr	r1, [r7, #4]
 8004406:	4613      	mov	r3, r2
 8004408:	011b      	lsls	r3, r3, #4
 800440a:	1a9b      	subs	r3, r3, r2
 800440c:	009b      	lsls	r3, r3, #2
 800440e:	440b      	add	r3, r1
 8004410:	3344      	adds	r3, #68	@ 0x44
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	1c59      	adds	r1, r3, #1
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	4613      	mov	r3, r2
 800441a:	011b      	lsls	r3, r3, #4
 800441c:	1a9b      	subs	r3, r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	4403      	add	r3, r0
 8004422:	3344      	adds	r3, #68	@ 0x44
 8004424:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8004426:	78fa      	ldrb	r2, [r7, #3]
 8004428:	6879      	ldr	r1, [r7, #4]
 800442a:	4613      	mov	r3, r2
 800442c:	011b      	lsls	r3, r3, #4
 800442e:	1a9b      	subs	r3, r3, r2
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	440b      	add	r3, r1
 8004434:	334c      	adds	r3, #76	@ 0x4c
 8004436:	2204      	movs	r2, #4
 8004438:	701a      	strb	r2, [r3, #0]
 800443a:	e00d      	b.n	8004458 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 800443c:	78fa      	ldrb	r2, [r7, #3]
 800443e:	6879      	ldr	r1, [r7, #4]
 8004440:	4613      	mov	r3, r2
 8004442:	011b      	lsls	r3, r3, #4
 8004444:	1a9b      	subs	r3, r3, r2
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	440b      	add	r3, r1
 800444a:	334d      	adds	r3, #77	@ 0x4d
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	2b02      	cmp	r3, #2
 8004450:	f000 8100 	beq.w	8004654 <HCD_HC_IN_IRQHandler+0xcca>
 8004454:	e000      	b.n	8004458 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004456:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004458:	78fa      	ldrb	r2, [r7, #3]
 800445a:	6879      	ldr	r1, [r7, #4]
 800445c:	4613      	mov	r3, r2
 800445e:	011b      	lsls	r3, r3, #4
 8004460:	1a9b      	subs	r3, r3, r2
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	440b      	add	r3, r1
 8004466:	334c      	adds	r3, #76	@ 0x4c
 8004468:	781a      	ldrb	r2, [r3, #0]
 800446a:	78fb      	ldrb	r3, [r7, #3]
 800446c:	4619      	mov	r1, r3
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f005 fe52 	bl	800a118 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004474:	e0ef      	b.n	8004656 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	78fa      	ldrb	r2, [r7, #3]
 800447c:	4611      	mov	r1, r2
 800447e:	4618      	mov	r0, r3
 8004480:	f002 fd41 	bl	8006f06 <USB_ReadChInterrupts>
 8004484:	4603      	mov	r3, r0
 8004486:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800448a:	2b40      	cmp	r3, #64	@ 0x40
 800448c:	d12f      	bne.n	80044ee <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800448e:	78fb      	ldrb	r3, [r7, #3]
 8004490:	015a      	lsls	r2, r3, #5
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	4413      	add	r3, r2
 8004496:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800449a:	461a      	mov	r2, r3
 800449c:	2340      	movs	r3, #64	@ 0x40
 800449e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 80044a0:	78fa      	ldrb	r2, [r7, #3]
 80044a2:	6879      	ldr	r1, [r7, #4]
 80044a4:	4613      	mov	r3, r2
 80044a6:	011b      	lsls	r3, r3, #4
 80044a8:	1a9b      	subs	r3, r3, r2
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	440b      	add	r3, r1
 80044ae:	334d      	adds	r3, #77	@ 0x4d
 80044b0:	2205      	movs	r2, #5
 80044b2:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80044b4:	78fa      	ldrb	r2, [r7, #3]
 80044b6:	6879      	ldr	r1, [r7, #4]
 80044b8:	4613      	mov	r3, r2
 80044ba:	011b      	lsls	r3, r3, #4
 80044bc:	1a9b      	subs	r3, r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	440b      	add	r3, r1
 80044c2:	331a      	adds	r3, #26
 80044c4:	781b      	ldrb	r3, [r3, #0]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d109      	bne.n	80044de <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80044ca:	78fa      	ldrb	r2, [r7, #3]
 80044cc:	6879      	ldr	r1, [r7, #4]
 80044ce:	4613      	mov	r3, r2
 80044d0:	011b      	lsls	r3, r3, #4
 80044d2:	1a9b      	subs	r3, r3, r2
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	440b      	add	r3, r1
 80044d8:	3344      	adds	r3, #68	@ 0x44
 80044da:	2200      	movs	r2, #0
 80044dc:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	78fa      	ldrb	r2, [r7, #3]
 80044e4:	4611      	mov	r1, r2
 80044e6:	4618      	mov	r0, r3
 80044e8:	f003 fab7 	bl	8007a5a <USB_HC_Halt>
 80044ec:	e0b3      	b.n	8004656 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	78fa      	ldrb	r2, [r7, #3]
 80044f4:	4611      	mov	r1, r2
 80044f6:	4618      	mov	r0, r3
 80044f8:	f002 fd05 	bl	8006f06 <USB_ReadChInterrupts>
 80044fc:	4603      	mov	r3, r0
 80044fe:	f003 0310 	and.w	r3, r3, #16
 8004502:	2b10      	cmp	r3, #16
 8004504:	f040 80a7 	bne.w	8004656 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004508:	78fa      	ldrb	r2, [r7, #3]
 800450a:	6879      	ldr	r1, [r7, #4]
 800450c:	4613      	mov	r3, r2
 800450e:	011b      	lsls	r3, r3, #4
 8004510:	1a9b      	subs	r3, r3, r2
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	440b      	add	r3, r1
 8004516:	3326      	adds	r3, #38	@ 0x26
 8004518:	781b      	ldrb	r3, [r3, #0]
 800451a:	2b03      	cmp	r3, #3
 800451c:	d11b      	bne.n	8004556 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800451e:	78fa      	ldrb	r2, [r7, #3]
 8004520:	6879      	ldr	r1, [r7, #4]
 8004522:	4613      	mov	r3, r2
 8004524:	011b      	lsls	r3, r3, #4
 8004526:	1a9b      	subs	r3, r3, r2
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	440b      	add	r3, r1
 800452c:	3344      	adds	r3, #68	@ 0x44
 800452e:	2200      	movs	r2, #0
 8004530:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8004532:	78fa      	ldrb	r2, [r7, #3]
 8004534:	6879      	ldr	r1, [r7, #4]
 8004536:	4613      	mov	r3, r2
 8004538:	011b      	lsls	r3, r3, #4
 800453a:	1a9b      	subs	r3, r3, r2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	440b      	add	r3, r1
 8004540:	334d      	adds	r3, #77	@ 0x4d
 8004542:	2204      	movs	r2, #4
 8004544:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	78fa      	ldrb	r2, [r7, #3]
 800454c:	4611      	mov	r1, r2
 800454e:	4618      	mov	r0, r3
 8004550:	f003 fa83 	bl	8007a5a <USB_HC_Halt>
 8004554:	e03f      	b.n	80045d6 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004556:	78fa      	ldrb	r2, [r7, #3]
 8004558:	6879      	ldr	r1, [r7, #4]
 800455a:	4613      	mov	r3, r2
 800455c:	011b      	lsls	r3, r3, #4
 800455e:	1a9b      	subs	r3, r3, r2
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	440b      	add	r3, r1
 8004564:	3326      	adds	r3, #38	@ 0x26
 8004566:	781b      	ldrb	r3, [r3, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d00a      	beq.n	8004582 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800456c:	78fa      	ldrb	r2, [r7, #3]
 800456e:	6879      	ldr	r1, [r7, #4]
 8004570:	4613      	mov	r3, r2
 8004572:	011b      	lsls	r3, r3, #4
 8004574:	1a9b      	subs	r3, r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	440b      	add	r3, r1
 800457a:	3326      	adds	r3, #38	@ 0x26
 800457c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800457e:	2b02      	cmp	r3, #2
 8004580:	d129      	bne.n	80045d6 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004582:	78fa      	ldrb	r2, [r7, #3]
 8004584:	6879      	ldr	r1, [r7, #4]
 8004586:	4613      	mov	r3, r2
 8004588:	011b      	lsls	r3, r3, #4
 800458a:	1a9b      	subs	r3, r3, r2
 800458c:	009b      	lsls	r3, r3, #2
 800458e:	440b      	add	r3, r1
 8004590:	3344      	adds	r3, #68	@ 0x44
 8004592:	2200      	movs	r2, #0
 8004594:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	799b      	ldrb	r3, [r3, #6]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d00a      	beq.n	80045b4 <HCD_HC_IN_IRQHandler+0xc2a>
 800459e:	78fa      	ldrb	r2, [r7, #3]
 80045a0:	6879      	ldr	r1, [r7, #4]
 80045a2:	4613      	mov	r3, r2
 80045a4:	011b      	lsls	r3, r3, #4
 80045a6:	1a9b      	subs	r3, r3, r2
 80045a8:	009b      	lsls	r3, r3, #2
 80045aa:	440b      	add	r3, r1
 80045ac:	331b      	adds	r3, #27
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	2b01      	cmp	r3, #1
 80045b2:	d110      	bne.n	80045d6 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80045b4:	78fa      	ldrb	r2, [r7, #3]
 80045b6:	6879      	ldr	r1, [r7, #4]
 80045b8:	4613      	mov	r3, r2
 80045ba:	011b      	lsls	r3, r3, #4
 80045bc:	1a9b      	subs	r3, r3, r2
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	440b      	add	r3, r1
 80045c2:	334d      	adds	r3, #77	@ 0x4d
 80045c4:	2204      	movs	r2, #4
 80045c6:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	78fa      	ldrb	r2, [r7, #3]
 80045ce:	4611      	mov	r1, r2
 80045d0:	4618      	mov	r0, r3
 80045d2:	f003 fa42 	bl	8007a5a <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80045d6:	78fa      	ldrb	r2, [r7, #3]
 80045d8:	6879      	ldr	r1, [r7, #4]
 80045da:	4613      	mov	r3, r2
 80045dc:	011b      	lsls	r3, r3, #4
 80045de:	1a9b      	subs	r3, r3, r2
 80045e0:	009b      	lsls	r3, r3, #2
 80045e2:	440b      	add	r3, r1
 80045e4:	331b      	adds	r3, #27
 80045e6:	781b      	ldrb	r3, [r3, #0]
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d129      	bne.n	8004640 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80045ec:	78fa      	ldrb	r2, [r7, #3]
 80045ee:	6879      	ldr	r1, [r7, #4]
 80045f0:	4613      	mov	r3, r2
 80045f2:	011b      	lsls	r3, r3, #4
 80045f4:	1a9b      	subs	r3, r3, r2
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	440b      	add	r3, r1
 80045fa:	331b      	adds	r3, #27
 80045fc:	2200      	movs	r2, #0
 80045fe:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004600:	78fb      	ldrb	r3, [r7, #3]
 8004602:	015a      	lsls	r2, r3, #5
 8004604:	693b      	ldr	r3, [r7, #16]
 8004606:	4413      	add	r3, r2
 8004608:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	78fa      	ldrb	r2, [r7, #3]
 8004610:	0151      	lsls	r1, r2, #5
 8004612:	693a      	ldr	r2, [r7, #16]
 8004614:	440a      	add	r2, r1
 8004616:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800461a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800461e:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004620:	78fb      	ldrb	r3, [r7, #3]
 8004622:	015a      	lsls	r2, r3, #5
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	4413      	add	r3, r2
 8004628:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800462c:	68db      	ldr	r3, [r3, #12]
 800462e:	78fa      	ldrb	r2, [r7, #3]
 8004630:	0151      	lsls	r1, r2, #5
 8004632:	693a      	ldr	r2, [r7, #16]
 8004634:	440a      	add	r2, r1
 8004636:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800463a:	f043 0320 	orr.w	r3, r3, #32
 800463e:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004640:	78fb      	ldrb	r3, [r7, #3]
 8004642:	015a      	lsls	r2, r3, #5
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	4413      	add	r3, r2
 8004648:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800464c:	461a      	mov	r2, r3
 800464e:	2310      	movs	r3, #16
 8004650:	6093      	str	r3, [r2, #8]
 8004652:	e000      	b.n	8004656 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8004654:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8004656:	3718      	adds	r7, #24
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b086      	sub	sp, #24
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	460b      	mov	r3, r1
 8004666:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	78fa      	ldrb	r2, [r7, #3]
 8004678:	4611      	mov	r1, r2
 800467a:	4618      	mov	r0, r3
 800467c:	f002 fc43 	bl	8006f06 <USB_ReadChInterrupts>
 8004680:	4603      	mov	r3, r0
 8004682:	f003 0304 	and.w	r3, r3, #4
 8004686:	2b04      	cmp	r3, #4
 8004688:	d11b      	bne.n	80046c2 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800468a:	78fb      	ldrb	r3, [r7, #3]
 800468c:	015a      	lsls	r2, r3, #5
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	4413      	add	r3, r2
 8004692:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004696:	461a      	mov	r2, r3
 8004698:	2304      	movs	r3, #4
 800469a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800469c:	78fa      	ldrb	r2, [r7, #3]
 800469e:	6879      	ldr	r1, [r7, #4]
 80046a0:	4613      	mov	r3, r2
 80046a2:	011b      	lsls	r3, r3, #4
 80046a4:	1a9b      	subs	r3, r3, r2
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	440b      	add	r3, r1
 80046aa:	334d      	adds	r3, #77	@ 0x4d
 80046ac:	2207      	movs	r2, #7
 80046ae:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	78fa      	ldrb	r2, [r7, #3]
 80046b6:	4611      	mov	r1, r2
 80046b8:	4618      	mov	r0, r3
 80046ba:	f003 f9ce 	bl	8007a5a <USB_HC_Halt>
 80046be:	f000 bc89 	b.w	8004fd4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	78fa      	ldrb	r2, [r7, #3]
 80046c8:	4611      	mov	r1, r2
 80046ca:	4618      	mov	r0, r3
 80046cc:	f002 fc1b 	bl	8006f06 <USB_ReadChInterrupts>
 80046d0:	4603      	mov	r3, r0
 80046d2:	f003 0320 	and.w	r3, r3, #32
 80046d6:	2b20      	cmp	r3, #32
 80046d8:	f040 8082 	bne.w	80047e0 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80046dc:	78fb      	ldrb	r3, [r7, #3]
 80046de:	015a      	lsls	r2, r3, #5
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	4413      	add	r3, r2
 80046e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046e8:	461a      	mov	r2, r3
 80046ea:	2320      	movs	r3, #32
 80046ec:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80046ee:	78fa      	ldrb	r2, [r7, #3]
 80046f0:	6879      	ldr	r1, [r7, #4]
 80046f2:	4613      	mov	r3, r2
 80046f4:	011b      	lsls	r3, r3, #4
 80046f6:	1a9b      	subs	r3, r3, r2
 80046f8:	009b      	lsls	r3, r3, #2
 80046fa:	440b      	add	r3, r1
 80046fc:	3319      	adds	r3, #25
 80046fe:	781b      	ldrb	r3, [r3, #0]
 8004700:	2b01      	cmp	r3, #1
 8004702:	d124      	bne.n	800474e <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8004704:	78fa      	ldrb	r2, [r7, #3]
 8004706:	6879      	ldr	r1, [r7, #4]
 8004708:	4613      	mov	r3, r2
 800470a:	011b      	lsls	r3, r3, #4
 800470c:	1a9b      	subs	r3, r3, r2
 800470e:	009b      	lsls	r3, r3, #2
 8004710:	440b      	add	r3, r1
 8004712:	3319      	adds	r3, #25
 8004714:	2200      	movs	r2, #0
 8004716:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004718:	78fa      	ldrb	r2, [r7, #3]
 800471a:	6879      	ldr	r1, [r7, #4]
 800471c:	4613      	mov	r3, r2
 800471e:	011b      	lsls	r3, r3, #4
 8004720:	1a9b      	subs	r3, r3, r2
 8004722:	009b      	lsls	r3, r3, #2
 8004724:	440b      	add	r3, r1
 8004726:	334c      	adds	r3, #76	@ 0x4c
 8004728:	2202      	movs	r2, #2
 800472a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800472c:	78fa      	ldrb	r2, [r7, #3]
 800472e:	6879      	ldr	r1, [r7, #4]
 8004730:	4613      	mov	r3, r2
 8004732:	011b      	lsls	r3, r3, #4
 8004734:	1a9b      	subs	r3, r3, r2
 8004736:	009b      	lsls	r3, r3, #2
 8004738:	440b      	add	r3, r1
 800473a:	334d      	adds	r3, #77	@ 0x4d
 800473c:	2203      	movs	r2, #3
 800473e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	78fa      	ldrb	r2, [r7, #3]
 8004746:	4611      	mov	r1, r2
 8004748:	4618      	mov	r0, r3
 800474a:	f003 f986 	bl	8007a5a <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800474e:	78fa      	ldrb	r2, [r7, #3]
 8004750:	6879      	ldr	r1, [r7, #4]
 8004752:	4613      	mov	r3, r2
 8004754:	011b      	lsls	r3, r3, #4
 8004756:	1a9b      	subs	r3, r3, r2
 8004758:	009b      	lsls	r3, r3, #2
 800475a:	440b      	add	r3, r1
 800475c:	331a      	adds	r3, #26
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	2b01      	cmp	r3, #1
 8004762:	f040 8437 	bne.w	8004fd4 <HCD_HC_OUT_IRQHandler+0x978>
 8004766:	78fa      	ldrb	r2, [r7, #3]
 8004768:	6879      	ldr	r1, [r7, #4]
 800476a:	4613      	mov	r3, r2
 800476c:	011b      	lsls	r3, r3, #4
 800476e:	1a9b      	subs	r3, r3, r2
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	440b      	add	r3, r1
 8004774:	331b      	adds	r3, #27
 8004776:	781b      	ldrb	r3, [r3, #0]
 8004778:	2b00      	cmp	r3, #0
 800477a:	f040 842b 	bne.w	8004fd4 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800477e:	78fa      	ldrb	r2, [r7, #3]
 8004780:	6879      	ldr	r1, [r7, #4]
 8004782:	4613      	mov	r3, r2
 8004784:	011b      	lsls	r3, r3, #4
 8004786:	1a9b      	subs	r3, r3, r2
 8004788:	009b      	lsls	r3, r3, #2
 800478a:	440b      	add	r3, r1
 800478c:	3326      	adds	r3, #38	@ 0x26
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	2b01      	cmp	r3, #1
 8004792:	d009      	beq.n	80047a8 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004794:	78fa      	ldrb	r2, [r7, #3]
 8004796:	6879      	ldr	r1, [r7, #4]
 8004798:	4613      	mov	r3, r2
 800479a:	011b      	lsls	r3, r3, #4
 800479c:	1a9b      	subs	r3, r3, r2
 800479e:	009b      	lsls	r3, r3, #2
 80047a0:	440b      	add	r3, r1
 80047a2:	331b      	adds	r3, #27
 80047a4:	2201      	movs	r2, #1
 80047a6:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80047a8:	78fa      	ldrb	r2, [r7, #3]
 80047aa:	6879      	ldr	r1, [r7, #4]
 80047ac:	4613      	mov	r3, r2
 80047ae:	011b      	lsls	r3, r3, #4
 80047b0:	1a9b      	subs	r3, r3, r2
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	440b      	add	r3, r1
 80047b6:	334d      	adds	r3, #77	@ 0x4d
 80047b8:	2203      	movs	r2, #3
 80047ba:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	78fa      	ldrb	r2, [r7, #3]
 80047c2:	4611      	mov	r1, r2
 80047c4:	4618      	mov	r0, r3
 80047c6:	f003 f948 	bl	8007a5a <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80047ca:	78fa      	ldrb	r2, [r7, #3]
 80047cc:	6879      	ldr	r1, [r7, #4]
 80047ce:	4613      	mov	r3, r2
 80047d0:	011b      	lsls	r3, r3, #4
 80047d2:	1a9b      	subs	r3, r3, r2
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	440b      	add	r3, r1
 80047d8:	3344      	adds	r3, #68	@ 0x44
 80047da:	2200      	movs	r2, #0
 80047dc:	601a      	str	r2, [r3, #0]
 80047de:	e3f9      	b.n	8004fd4 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	78fa      	ldrb	r2, [r7, #3]
 80047e6:	4611      	mov	r1, r2
 80047e8:	4618      	mov	r0, r3
 80047ea:	f002 fb8c 	bl	8006f06 <USB_ReadChInterrupts>
 80047ee:	4603      	mov	r3, r0
 80047f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047f8:	d111      	bne.n	800481e <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80047fa:	78fb      	ldrb	r3, [r7, #3]
 80047fc:	015a      	lsls	r2, r3, #5
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	4413      	add	r3, r2
 8004802:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004806:	461a      	mov	r2, r3
 8004808:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800480c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	78fa      	ldrb	r2, [r7, #3]
 8004814:	4611      	mov	r1, r2
 8004816:	4618      	mov	r0, r3
 8004818:	f003 f91f 	bl	8007a5a <USB_HC_Halt>
 800481c:	e3da      	b.n	8004fd4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	78fa      	ldrb	r2, [r7, #3]
 8004824:	4611      	mov	r1, r2
 8004826:	4618      	mov	r0, r3
 8004828:	f002 fb6d 	bl	8006f06 <USB_ReadChInterrupts>
 800482c:	4603      	mov	r3, r0
 800482e:	f003 0301 	and.w	r3, r3, #1
 8004832:	2b01      	cmp	r3, #1
 8004834:	d168      	bne.n	8004908 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004836:	78fa      	ldrb	r2, [r7, #3]
 8004838:	6879      	ldr	r1, [r7, #4]
 800483a:	4613      	mov	r3, r2
 800483c:	011b      	lsls	r3, r3, #4
 800483e:	1a9b      	subs	r3, r3, r2
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	440b      	add	r3, r1
 8004844:	3344      	adds	r3, #68	@ 0x44
 8004846:	2200      	movs	r2, #0
 8004848:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	78fa      	ldrb	r2, [r7, #3]
 8004850:	4611      	mov	r1, r2
 8004852:	4618      	mov	r0, r3
 8004854:	f002 fb57 	bl	8006f06 <USB_ReadChInterrupts>
 8004858:	4603      	mov	r3, r0
 800485a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800485e:	2b40      	cmp	r3, #64	@ 0x40
 8004860:	d112      	bne.n	8004888 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004862:	78fa      	ldrb	r2, [r7, #3]
 8004864:	6879      	ldr	r1, [r7, #4]
 8004866:	4613      	mov	r3, r2
 8004868:	011b      	lsls	r3, r3, #4
 800486a:	1a9b      	subs	r3, r3, r2
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	440b      	add	r3, r1
 8004870:	3319      	adds	r3, #25
 8004872:	2201      	movs	r2, #1
 8004874:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004876:	78fb      	ldrb	r3, [r7, #3]
 8004878:	015a      	lsls	r2, r3, #5
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	4413      	add	r3, r2
 800487e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004882:	461a      	mov	r2, r3
 8004884:	2340      	movs	r3, #64	@ 0x40
 8004886:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004888:	78fa      	ldrb	r2, [r7, #3]
 800488a:	6879      	ldr	r1, [r7, #4]
 800488c:	4613      	mov	r3, r2
 800488e:	011b      	lsls	r3, r3, #4
 8004890:	1a9b      	subs	r3, r3, r2
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	440b      	add	r3, r1
 8004896:	331b      	adds	r3, #27
 8004898:	781b      	ldrb	r3, [r3, #0]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d019      	beq.n	80048d2 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800489e:	78fa      	ldrb	r2, [r7, #3]
 80048a0:	6879      	ldr	r1, [r7, #4]
 80048a2:	4613      	mov	r3, r2
 80048a4:	011b      	lsls	r3, r3, #4
 80048a6:	1a9b      	subs	r3, r3, r2
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	440b      	add	r3, r1
 80048ac:	331b      	adds	r3, #27
 80048ae:	2200      	movs	r2, #0
 80048b0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80048b2:	78fb      	ldrb	r3, [r7, #3]
 80048b4:	015a      	lsls	r2, r3, #5
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	4413      	add	r3, r2
 80048ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	78fa      	ldrb	r2, [r7, #3]
 80048c2:	0151      	lsls	r1, r2, #5
 80048c4:	693a      	ldr	r2, [r7, #16]
 80048c6:	440a      	add	r2, r1
 80048c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80048cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048d0:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80048d2:	78fb      	ldrb	r3, [r7, #3]
 80048d4:	015a      	lsls	r2, r3, #5
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	4413      	add	r3, r2
 80048da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80048de:	461a      	mov	r2, r3
 80048e0:	2301      	movs	r3, #1
 80048e2:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80048e4:	78fa      	ldrb	r2, [r7, #3]
 80048e6:	6879      	ldr	r1, [r7, #4]
 80048e8:	4613      	mov	r3, r2
 80048ea:	011b      	lsls	r3, r3, #4
 80048ec:	1a9b      	subs	r3, r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	440b      	add	r3, r1
 80048f2:	334d      	adds	r3, #77	@ 0x4d
 80048f4:	2201      	movs	r2, #1
 80048f6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	78fa      	ldrb	r2, [r7, #3]
 80048fe:	4611      	mov	r1, r2
 8004900:	4618      	mov	r0, r3
 8004902:	f003 f8aa 	bl	8007a5a <USB_HC_Halt>
 8004906:	e365      	b.n	8004fd4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	78fa      	ldrb	r2, [r7, #3]
 800490e:	4611      	mov	r1, r2
 8004910:	4618      	mov	r0, r3
 8004912:	f002 faf8 	bl	8006f06 <USB_ReadChInterrupts>
 8004916:	4603      	mov	r3, r0
 8004918:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800491c:	2b40      	cmp	r3, #64	@ 0x40
 800491e:	d139      	bne.n	8004994 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004920:	78fa      	ldrb	r2, [r7, #3]
 8004922:	6879      	ldr	r1, [r7, #4]
 8004924:	4613      	mov	r3, r2
 8004926:	011b      	lsls	r3, r3, #4
 8004928:	1a9b      	subs	r3, r3, r2
 800492a:	009b      	lsls	r3, r3, #2
 800492c:	440b      	add	r3, r1
 800492e:	334d      	adds	r3, #77	@ 0x4d
 8004930:	2205      	movs	r2, #5
 8004932:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004934:	78fa      	ldrb	r2, [r7, #3]
 8004936:	6879      	ldr	r1, [r7, #4]
 8004938:	4613      	mov	r3, r2
 800493a:	011b      	lsls	r3, r3, #4
 800493c:	1a9b      	subs	r3, r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	440b      	add	r3, r1
 8004942:	331a      	adds	r3, #26
 8004944:	781b      	ldrb	r3, [r3, #0]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d109      	bne.n	800495e <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800494a:	78fa      	ldrb	r2, [r7, #3]
 800494c:	6879      	ldr	r1, [r7, #4]
 800494e:	4613      	mov	r3, r2
 8004950:	011b      	lsls	r3, r3, #4
 8004952:	1a9b      	subs	r3, r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	440b      	add	r3, r1
 8004958:	3319      	adds	r3, #25
 800495a:	2201      	movs	r2, #1
 800495c:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800495e:	78fa      	ldrb	r2, [r7, #3]
 8004960:	6879      	ldr	r1, [r7, #4]
 8004962:	4613      	mov	r3, r2
 8004964:	011b      	lsls	r3, r3, #4
 8004966:	1a9b      	subs	r3, r3, r2
 8004968:	009b      	lsls	r3, r3, #2
 800496a:	440b      	add	r3, r1
 800496c:	3344      	adds	r3, #68	@ 0x44
 800496e:	2200      	movs	r2, #0
 8004970:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	78fa      	ldrb	r2, [r7, #3]
 8004978:	4611      	mov	r1, r2
 800497a:	4618      	mov	r0, r3
 800497c:	f003 f86d 	bl	8007a5a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004980:	78fb      	ldrb	r3, [r7, #3]
 8004982:	015a      	lsls	r2, r3, #5
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	4413      	add	r3, r2
 8004988:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800498c:	461a      	mov	r2, r3
 800498e:	2340      	movs	r3, #64	@ 0x40
 8004990:	6093      	str	r3, [r2, #8]
 8004992:	e31f      	b.n	8004fd4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	78fa      	ldrb	r2, [r7, #3]
 800499a:	4611      	mov	r1, r2
 800499c:	4618      	mov	r0, r3
 800499e:	f002 fab2 	bl	8006f06 <USB_ReadChInterrupts>
 80049a2:	4603      	mov	r3, r0
 80049a4:	f003 0308 	and.w	r3, r3, #8
 80049a8:	2b08      	cmp	r3, #8
 80049aa:	d11a      	bne.n	80049e2 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80049ac:	78fb      	ldrb	r3, [r7, #3]
 80049ae:	015a      	lsls	r2, r3, #5
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	4413      	add	r3, r2
 80049b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049b8:	461a      	mov	r2, r3
 80049ba:	2308      	movs	r3, #8
 80049bc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80049be:	78fa      	ldrb	r2, [r7, #3]
 80049c0:	6879      	ldr	r1, [r7, #4]
 80049c2:	4613      	mov	r3, r2
 80049c4:	011b      	lsls	r3, r3, #4
 80049c6:	1a9b      	subs	r3, r3, r2
 80049c8:	009b      	lsls	r3, r3, #2
 80049ca:	440b      	add	r3, r1
 80049cc:	334d      	adds	r3, #77	@ 0x4d
 80049ce:	2206      	movs	r2, #6
 80049d0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	78fa      	ldrb	r2, [r7, #3]
 80049d8:	4611      	mov	r1, r2
 80049da:	4618      	mov	r0, r3
 80049dc:	f003 f83d 	bl	8007a5a <USB_HC_Halt>
 80049e0:	e2f8      	b.n	8004fd4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	78fa      	ldrb	r2, [r7, #3]
 80049e8:	4611      	mov	r1, r2
 80049ea:	4618      	mov	r0, r3
 80049ec:	f002 fa8b 	bl	8006f06 <USB_ReadChInterrupts>
 80049f0:	4603      	mov	r3, r0
 80049f2:	f003 0310 	and.w	r3, r3, #16
 80049f6:	2b10      	cmp	r3, #16
 80049f8:	d144      	bne.n	8004a84 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80049fa:	78fa      	ldrb	r2, [r7, #3]
 80049fc:	6879      	ldr	r1, [r7, #4]
 80049fe:	4613      	mov	r3, r2
 8004a00:	011b      	lsls	r3, r3, #4
 8004a02:	1a9b      	subs	r3, r3, r2
 8004a04:	009b      	lsls	r3, r3, #2
 8004a06:	440b      	add	r3, r1
 8004a08:	3344      	adds	r3, #68	@ 0x44
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004a0e:	78fa      	ldrb	r2, [r7, #3]
 8004a10:	6879      	ldr	r1, [r7, #4]
 8004a12:	4613      	mov	r3, r2
 8004a14:	011b      	lsls	r3, r3, #4
 8004a16:	1a9b      	subs	r3, r3, r2
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	440b      	add	r3, r1
 8004a1c:	334d      	adds	r3, #77	@ 0x4d
 8004a1e:	2204      	movs	r2, #4
 8004a20:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8004a22:	78fa      	ldrb	r2, [r7, #3]
 8004a24:	6879      	ldr	r1, [r7, #4]
 8004a26:	4613      	mov	r3, r2
 8004a28:	011b      	lsls	r3, r3, #4
 8004a2a:	1a9b      	subs	r3, r3, r2
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	440b      	add	r3, r1
 8004a30:	3319      	adds	r3, #25
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d114      	bne.n	8004a62 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8004a38:	78fa      	ldrb	r2, [r7, #3]
 8004a3a:	6879      	ldr	r1, [r7, #4]
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	011b      	lsls	r3, r3, #4
 8004a40:	1a9b      	subs	r3, r3, r2
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	440b      	add	r3, r1
 8004a46:	3318      	adds	r3, #24
 8004a48:	781b      	ldrb	r3, [r3, #0]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d109      	bne.n	8004a62 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8004a4e:	78fa      	ldrb	r2, [r7, #3]
 8004a50:	6879      	ldr	r1, [r7, #4]
 8004a52:	4613      	mov	r3, r2
 8004a54:	011b      	lsls	r3, r3, #4
 8004a56:	1a9b      	subs	r3, r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	440b      	add	r3, r1
 8004a5c:	3319      	adds	r3, #25
 8004a5e:	2201      	movs	r2, #1
 8004a60:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	78fa      	ldrb	r2, [r7, #3]
 8004a68:	4611      	mov	r1, r2
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f002 fff5 	bl	8007a5a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004a70:	78fb      	ldrb	r3, [r7, #3]
 8004a72:	015a      	lsls	r2, r3, #5
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	4413      	add	r3, r2
 8004a78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	2310      	movs	r3, #16
 8004a80:	6093      	str	r3, [r2, #8]
 8004a82:	e2a7      	b.n	8004fd4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	78fa      	ldrb	r2, [r7, #3]
 8004a8a:	4611      	mov	r1, r2
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f002 fa3a 	bl	8006f06 <USB_ReadChInterrupts>
 8004a92:	4603      	mov	r3, r0
 8004a94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a98:	2b80      	cmp	r3, #128	@ 0x80
 8004a9a:	f040 8083 	bne.w	8004ba4 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	799b      	ldrb	r3, [r3, #6]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d111      	bne.n	8004aca <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8004aa6:	78fa      	ldrb	r2, [r7, #3]
 8004aa8:	6879      	ldr	r1, [r7, #4]
 8004aaa:	4613      	mov	r3, r2
 8004aac:	011b      	lsls	r3, r3, #4
 8004aae:	1a9b      	subs	r3, r3, r2
 8004ab0:	009b      	lsls	r3, r3, #2
 8004ab2:	440b      	add	r3, r1
 8004ab4:	334d      	adds	r3, #77	@ 0x4d
 8004ab6:	2207      	movs	r2, #7
 8004ab8:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	78fa      	ldrb	r2, [r7, #3]
 8004ac0:	4611      	mov	r1, r2
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f002 ffc9 	bl	8007a5a <USB_HC_Halt>
 8004ac8:	e062      	b.n	8004b90 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8004aca:	78fa      	ldrb	r2, [r7, #3]
 8004acc:	6879      	ldr	r1, [r7, #4]
 8004ace:	4613      	mov	r3, r2
 8004ad0:	011b      	lsls	r3, r3, #4
 8004ad2:	1a9b      	subs	r3, r3, r2
 8004ad4:	009b      	lsls	r3, r3, #2
 8004ad6:	440b      	add	r3, r1
 8004ad8:	3344      	adds	r3, #68	@ 0x44
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	1c59      	adds	r1, r3, #1
 8004ade:	6878      	ldr	r0, [r7, #4]
 8004ae0:	4613      	mov	r3, r2
 8004ae2:	011b      	lsls	r3, r3, #4
 8004ae4:	1a9b      	subs	r3, r3, r2
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	4403      	add	r3, r0
 8004aea:	3344      	adds	r3, #68	@ 0x44
 8004aec:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004aee:	78fa      	ldrb	r2, [r7, #3]
 8004af0:	6879      	ldr	r1, [r7, #4]
 8004af2:	4613      	mov	r3, r2
 8004af4:	011b      	lsls	r3, r3, #4
 8004af6:	1a9b      	subs	r3, r3, r2
 8004af8:	009b      	lsls	r3, r3, #2
 8004afa:	440b      	add	r3, r1
 8004afc:	3344      	adds	r3, #68	@ 0x44
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2b02      	cmp	r3, #2
 8004b02:	d922      	bls.n	8004b4a <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004b04:	78fa      	ldrb	r2, [r7, #3]
 8004b06:	6879      	ldr	r1, [r7, #4]
 8004b08:	4613      	mov	r3, r2
 8004b0a:	011b      	lsls	r3, r3, #4
 8004b0c:	1a9b      	subs	r3, r3, r2
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	440b      	add	r3, r1
 8004b12:	3344      	adds	r3, #68	@ 0x44
 8004b14:	2200      	movs	r2, #0
 8004b16:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004b18:	78fa      	ldrb	r2, [r7, #3]
 8004b1a:	6879      	ldr	r1, [r7, #4]
 8004b1c:	4613      	mov	r3, r2
 8004b1e:	011b      	lsls	r3, r3, #4
 8004b20:	1a9b      	subs	r3, r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	440b      	add	r3, r1
 8004b26:	334c      	adds	r3, #76	@ 0x4c
 8004b28:	2204      	movs	r2, #4
 8004b2a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004b2c:	78fa      	ldrb	r2, [r7, #3]
 8004b2e:	6879      	ldr	r1, [r7, #4]
 8004b30:	4613      	mov	r3, r2
 8004b32:	011b      	lsls	r3, r3, #4
 8004b34:	1a9b      	subs	r3, r3, r2
 8004b36:	009b      	lsls	r3, r3, #2
 8004b38:	440b      	add	r3, r1
 8004b3a:	334c      	adds	r3, #76	@ 0x4c
 8004b3c:	781a      	ldrb	r2, [r3, #0]
 8004b3e:	78fb      	ldrb	r3, [r7, #3]
 8004b40:	4619      	mov	r1, r3
 8004b42:	6878      	ldr	r0, [r7, #4]
 8004b44:	f005 fae8 	bl	800a118 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004b48:	e022      	b.n	8004b90 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004b4a:	78fa      	ldrb	r2, [r7, #3]
 8004b4c:	6879      	ldr	r1, [r7, #4]
 8004b4e:	4613      	mov	r3, r2
 8004b50:	011b      	lsls	r3, r3, #4
 8004b52:	1a9b      	subs	r3, r3, r2
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	440b      	add	r3, r1
 8004b58:	334c      	adds	r3, #76	@ 0x4c
 8004b5a:	2202      	movs	r2, #2
 8004b5c:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004b5e:	78fb      	ldrb	r3, [r7, #3]
 8004b60:	015a      	lsls	r2, r3, #5
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	4413      	add	r3, r2
 8004b66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004b74:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004b7c:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004b7e:	78fb      	ldrb	r3, [r7, #3]
 8004b80:	015a      	lsls	r2, r3, #5
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	4413      	add	r3, r2
 8004b86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004b90:	78fb      	ldrb	r3, [r7, #3]
 8004b92:	015a      	lsls	r2, r3, #5
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	4413      	add	r3, r2
 8004b98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	2380      	movs	r3, #128	@ 0x80
 8004ba0:	6093      	str	r3, [r2, #8]
 8004ba2:	e217      	b.n	8004fd4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	78fa      	ldrb	r2, [r7, #3]
 8004baa:	4611      	mov	r1, r2
 8004bac:	4618      	mov	r0, r3
 8004bae:	f002 f9aa 	bl	8006f06 <USB_ReadChInterrupts>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004bb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bbc:	d11b      	bne.n	8004bf6 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004bbe:	78fa      	ldrb	r2, [r7, #3]
 8004bc0:	6879      	ldr	r1, [r7, #4]
 8004bc2:	4613      	mov	r3, r2
 8004bc4:	011b      	lsls	r3, r3, #4
 8004bc6:	1a9b      	subs	r3, r3, r2
 8004bc8:	009b      	lsls	r3, r3, #2
 8004bca:	440b      	add	r3, r1
 8004bcc:	334d      	adds	r3, #77	@ 0x4d
 8004bce:	2209      	movs	r2, #9
 8004bd0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	78fa      	ldrb	r2, [r7, #3]
 8004bd8:	4611      	mov	r1, r2
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f002 ff3d 	bl	8007a5a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004be0:	78fb      	ldrb	r3, [r7, #3]
 8004be2:	015a      	lsls	r2, r3, #5
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	4413      	add	r3, r2
 8004be8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bec:	461a      	mov	r2, r3
 8004bee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004bf2:	6093      	str	r3, [r2, #8]
 8004bf4:	e1ee      	b.n	8004fd4 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	78fa      	ldrb	r2, [r7, #3]
 8004bfc:	4611      	mov	r1, r2
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f002 f981 	bl	8006f06 <USB_ReadChInterrupts>
 8004c04:	4603      	mov	r3, r0
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	f040 81df 	bne.w	8004fce <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004c10:	78fb      	ldrb	r3, [r7, #3]
 8004c12:	015a      	lsls	r2, r3, #5
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	4413      	add	r3, r2
 8004c18:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c1c:	461a      	mov	r2, r3
 8004c1e:	2302      	movs	r3, #2
 8004c20:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004c22:	78fa      	ldrb	r2, [r7, #3]
 8004c24:	6879      	ldr	r1, [r7, #4]
 8004c26:	4613      	mov	r3, r2
 8004c28:	011b      	lsls	r3, r3, #4
 8004c2a:	1a9b      	subs	r3, r3, r2
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	440b      	add	r3, r1
 8004c30:	334d      	adds	r3, #77	@ 0x4d
 8004c32:	781b      	ldrb	r3, [r3, #0]
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	f040 8093 	bne.w	8004d60 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004c3a:	78fa      	ldrb	r2, [r7, #3]
 8004c3c:	6879      	ldr	r1, [r7, #4]
 8004c3e:	4613      	mov	r3, r2
 8004c40:	011b      	lsls	r3, r3, #4
 8004c42:	1a9b      	subs	r3, r3, r2
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	440b      	add	r3, r1
 8004c48:	334d      	adds	r3, #77	@ 0x4d
 8004c4a:	2202      	movs	r2, #2
 8004c4c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004c4e:	78fa      	ldrb	r2, [r7, #3]
 8004c50:	6879      	ldr	r1, [r7, #4]
 8004c52:	4613      	mov	r3, r2
 8004c54:	011b      	lsls	r3, r3, #4
 8004c56:	1a9b      	subs	r3, r3, r2
 8004c58:	009b      	lsls	r3, r3, #2
 8004c5a:	440b      	add	r3, r1
 8004c5c:	334c      	adds	r3, #76	@ 0x4c
 8004c5e:	2201      	movs	r2, #1
 8004c60:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004c62:	78fa      	ldrb	r2, [r7, #3]
 8004c64:	6879      	ldr	r1, [r7, #4]
 8004c66:	4613      	mov	r3, r2
 8004c68:	011b      	lsls	r3, r3, #4
 8004c6a:	1a9b      	subs	r3, r3, r2
 8004c6c:	009b      	lsls	r3, r3, #2
 8004c6e:	440b      	add	r3, r1
 8004c70:	3326      	adds	r3, #38	@ 0x26
 8004c72:	781b      	ldrb	r3, [r3, #0]
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	d00b      	beq.n	8004c90 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004c78:	78fa      	ldrb	r2, [r7, #3]
 8004c7a:	6879      	ldr	r1, [r7, #4]
 8004c7c:	4613      	mov	r3, r2
 8004c7e:	011b      	lsls	r3, r3, #4
 8004c80:	1a9b      	subs	r3, r3, r2
 8004c82:	009b      	lsls	r3, r3, #2
 8004c84:	440b      	add	r3, r1
 8004c86:	3326      	adds	r3, #38	@ 0x26
 8004c88:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004c8a:	2b03      	cmp	r3, #3
 8004c8c:	f040 8190 	bne.w	8004fb0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	799b      	ldrb	r3, [r3, #6]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d115      	bne.n	8004cc4 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004c98:	78fa      	ldrb	r2, [r7, #3]
 8004c9a:	6879      	ldr	r1, [r7, #4]
 8004c9c:	4613      	mov	r3, r2
 8004c9e:	011b      	lsls	r3, r3, #4
 8004ca0:	1a9b      	subs	r3, r3, r2
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	440b      	add	r3, r1
 8004ca6:	333d      	adds	r3, #61	@ 0x3d
 8004ca8:	781b      	ldrb	r3, [r3, #0]
 8004caa:	78fa      	ldrb	r2, [r7, #3]
 8004cac:	f083 0301 	eor.w	r3, r3, #1
 8004cb0:	b2d8      	uxtb	r0, r3
 8004cb2:	6879      	ldr	r1, [r7, #4]
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	011b      	lsls	r3, r3, #4
 8004cb8:	1a9b      	subs	r3, r3, r2
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	440b      	add	r3, r1
 8004cbe:	333d      	adds	r3, #61	@ 0x3d
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	799b      	ldrb	r3, [r3, #6]
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	f040 8171 	bne.w	8004fb0 <HCD_HC_OUT_IRQHandler+0x954>
 8004cce:	78fa      	ldrb	r2, [r7, #3]
 8004cd0:	6879      	ldr	r1, [r7, #4]
 8004cd2:	4613      	mov	r3, r2
 8004cd4:	011b      	lsls	r3, r3, #4
 8004cd6:	1a9b      	subs	r3, r3, r2
 8004cd8:	009b      	lsls	r3, r3, #2
 8004cda:	440b      	add	r3, r1
 8004cdc:	3334      	adds	r3, #52	@ 0x34
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	f000 8165 	beq.w	8004fb0 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004ce6:	78fa      	ldrb	r2, [r7, #3]
 8004ce8:	6879      	ldr	r1, [r7, #4]
 8004cea:	4613      	mov	r3, r2
 8004cec:	011b      	lsls	r3, r3, #4
 8004cee:	1a9b      	subs	r3, r3, r2
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	440b      	add	r3, r1
 8004cf4:	3334      	adds	r3, #52	@ 0x34
 8004cf6:	6819      	ldr	r1, [r3, #0]
 8004cf8:	78fa      	ldrb	r2, [r7, #3]
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	4613      	mov	r3, r2
 8004cfe:	011b      	lsls	r3, r3, #4
 8004d00:	1a9b      	subs	r3, r3, r2
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	4403      	add	r3, r0
 8004d06:	3328      	adds	r3, #40	@ 0x28
 8004d08:	881b      	ldrh	r3, [r3, #0]
 8004d0a:	440b      	add	r3, r1
 8004d0c:	1e59      	subs	r1, r3, #1
 8004d0e:	78fa      	ldrb	r2, [r7, #3]
 8004d10:	6878      	ldr	r0, [r7, #4]
 8004d12:	4613      	mov	r3, r2
 8004d14:	011b      	lsls	r3, r3, #4
 8004d16:	1a9b      	subs	r3, r3, r2
 8004d18:	009b      	lsls	r3, r3, #2
 8004d1a:	4403      	add	r3, r0
 8004d1c:	3328      	adds	r3, #40	@ 0x28
 8004d1e:	881b      	ldrh	r3, [r3, #0]
 8004d20:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d24:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	f003 0301 	and.w	r3, r3, #1
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f000 813f 	beq.w	8004fb0 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004d32:	78fa      	ldrb	r2, [r7, #3]
 8004d34:	6879      	ldr	r1, [r7, #4]
 8004d36:	4613      	mov	r3, r2
 8004d38:	011b      	lsls	r3, r3, #4
 8004d3a:	1a9b      	subs	r3, r3, r2
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	440b      	add	r3, r1
 8004d40:	333d      	adds	r3, #61	@ 0x3d
 8004d42:	781b      	ldrb	r3, [r3, #0]
 8004d44:	78fa      	ldrb	r2, [r7, #3]
 8004d46:	f083 0301 	eor.w	r3, r3, #1
 8004d4a:	b2d8      	uxtb	r0, r3
 8004d4c:	6879      	ldr	r1, [r7, #4]
 8004d4e:	4613      	mov	r3, r2
 8004d50:	011b      	lsls	r3, r3, #4
 8004d52:	1a9b      	subs	r3, r3, r2
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	440b      	add	r3, r1
 8004d58:	333d      	adds	r3, #61	@ 0x3d
 8004d5a:	4602      	mov	r2, r0
 8004d5c:	701a      	strb	r2, [r3, #0]
 8004d5e:	e127      	b.n	8004fb0 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004d60:	78fa      	ldrb	r2, [r7, #3]
 8004d62:	6879      	ldr	r1, [r7, #4]
 8004d64:	4613      	mov	r3, r2
 8004d66:	011b      	lsls	r3, r3, #4
 8004d68:	1a9b      	subs	r3, r3, r2
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	440b      	add	r3, r1
 8004d6e:	334d      	adds	r3, #77	@ 0x4d
 8004d70:	781b      	ldrb	r3, [r3, #0]
 8004d72:	2b03      	cmp	r3, #3
 8004d74:	d120      	bne.n	8004db8 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004d76:	78fa      	ldrb	r2, [r7, #3]
 8004d78:	6879      	ldr	r1, [r7, #4]
 8004d7a:	4613      	mov	r3, r2
 8004d7c:	011b      	lsls	r3, r3, #4
 8004d7e:	1a9b      	subs	r3, r3, r2
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	440b      	add	r3, r1
 8004d84:	334d      	adds	r3, #77	@ 0x4d
 8004d86:	2202      	movs	r2, #2
 8004d88:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004d8a:	78fa      	ldrb	r2, [r7, #3]
 8004d8c:	6879      	ldr	r1, [r7, #4]
 8004d8e:	4613      	mov	r3, r2
 8004d90:	011b      	lsls	r3, r3, #4
 8004d92:	1a9b      	subs	r3, r3, r2
 8004d94:	009b      	lsls	r3, r3, #2
 8004d96:	440b      	add	r3, r1
 8004d98:	331b      	adds	r3, #27
 8004d9a:	781b      	ldrb	r3, [r3, #0]
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	f040 8107 	bne.w	8004fb0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004da2:	78fa      	ldrb	r2, [r7, #3]
 8004da4:	6879      	ldr	r1, [r7, #4]
 8004da6:	4613      	mov	r3, r2
 8004da8:	011b      	lsls	r3, r3, #4
 8004daa:	1a9b      	subs	r3, r3, r2
 8004dac:	009b      	lsls	r3, r3, #2
 8004dae:	440b      	add	r3, r1
 8004db0:	334c      	adds	r3, #76	@ 0x4c
 8004db2:	2202      	movs	r2, #2
 8004db4:	701a      	strb	r2, [r3, #0]
 8004db6:	e0fb      	b.n	8004fb0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004db8:	78fa      	ldrb	r2, [r7, #3]
 8004dba:	6879      	ldr	r1, [r7, #4]
 8004dbc:	4613      	mov	r3, r2
 8004dbe:	011b      	lsls	r3, r3, #4
 8004dc0:	1a9b      	subs	r3, r3, r2
 8004dc2:	009b      	lsls	r3, r3, #2
 8004dc4:	440b      	add	r3, r1
 8004dc6:	334d      	adds	r3, #77	@ 0x4d
 8004dc8:	781b      	ldrb	r3, [r3, #0]
 8004dca:	2b04      	cmp	r3, #4
 8004dcc:	d13a      	bne.n	8004e44 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004dce:	78fa      	ldrb	r2, [r7, #3]
 8004dd0:	6879      	ldr	r1, [r7, #4]
 8004dd2:	4613      	mov	r3, r2
 8004dd4:	011b      	lsls	r3, r3, #4
 8004dd6:	1a9b      	subs	r3, r3, r2
 8004dd8:	009b      	lsls	r3, r3, #2
 8004dda:	440b      	add	r3, r1
 8004ddc:	334d      	adds	r3, #77	@ 0x4d
 8004dde:	2202      	movs	r2, #2
 8004de0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004de2:	78fa      	ldrb	r2, [r7, #3]
 8004de4:	6879      	ldr	r1, [r7, #4]
 8004de6:	4613      	mov	r3, r2
 8004de8:	011b      	lsls	r3, r3, #4
 8004dea:	1a9b      	subs	r3, r3, r2
 8004dec:	009b      	lsls	r3, r3, #2
 8004dee:	440b      	add	r3, r1
 8004df0:	334c      	adds	r3, #76	@ 0x4c
 8004df2:	2202      	movs	r2, #2
 8004df4:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004df6:	78fa      	ldrb	r2, [r7, #3]
 8004df8:	6879      	ldr	r1, [r7, #4]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	011b      	lsls	r3, r3, #4
 8004dfe:	1a9b      	subs	r3, r3, r2
 8004e00:	009b      	lsls	r3, r3, #2
 8004e02:	440b      	add	r3, r1
 8004e04:	331b      	adds	r3, #27
 8004e06:	781b      	ldrb	r3, [r3, #0]
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	f040 80d1 	bne.w	8004fb0 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004e0e:	78fa      	ldrb	r2, [r7, #3]
 8004e10:	6879      	ldr	r1, [r7, #4]
 8004e12:	4613      	mov	r3, r2
 8004e14:	011b      	lsls	r3, r3, #4
 8004e16:	1a9b      	subs	r3, r3, r2
 8004e18:	009b      	lsls	r3, r3, #2
 8004e1a:	440b      	add	r3, r1
 8004e1c:	331b      	adds	r3, #27
 8004e1e:	2200      	movs	r2, #0
 8004e20:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004e22:	78fb      	ldrb	r3, [r7, #3]
 8004e24:	015a      	lsls	r2, r3, #5
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	4413      	add	r3, r2
 8004e2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	78fa      	ldrb	r2, [r7, #3]
 8004e32:	0151      	lsls	r1, r2, #5
 8004e34:	693a      	ldr	r2, [r7, #16]
 8004e36:	440a      	add	r2, r1
 8004e38:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004e3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e40:	6053      	str	r3, [r2, #4]
 8004e42:	e0b5      	b.n	8004fb0 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004e44:	78fa      	ldrb	r2, [r7, #3]
 8004e46:	6879      	ldr	r1, [r7, #4]
 8004e48:	4613      	mov	r3, r2
 8004e4a:	011b      	lsls	r3, r3, #4
 8004e4c:	1a9b      	subs	r3, r3, r2
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	440b      	add	r3, r1
 8004e52:	334d      	adds	r3, #77	@ 0x4d
 8004e54:	781b      	ldrb	r3, [r3, #0]
 8004e56:	2b05      	cmp	r3, #5
 8004e58:	d114      	bne.n	8004e84 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004e5a:	78fa      	ldrb	r2, [r7, #3]
 8004e5c:	6879      	ldr	r1, [r7, #4]
 8004e5e:	4613      	mov	r3, r2
 8004e60:	011b      	lsls	r3, r3, #4
 8004e62:	1a9b      	subs	r3, r3, r2
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	440b      	add	r3, r1
 8004e68:	334d      	adds	r3, #77	@ 0x4d
 8004e6a:	2202      	movs	r2, #2
 8004e6c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004e6e:	78fa      	ldrb	r2, [r7, #3]
 8004e70:	6879      	ldr	r1, [r7, #4]
 8004e72:	4613      	mov	r3, r2
 8004e74:	011b      	lsls	r3, r3, #4
 8004e76:	1a9b      	subs	r3, r3, r2
 8004e78:	009b      	lsls	r3, r3, #2
 8004e7a:	440b      	add	r3, r1
 8004e7c:	334c      	adds	r3, #76	@ 0x4c
 8004e7e:	2202      	movs	r2, #2
 8004e80:	701a      	strb	r2, [r3, #0]
 8004e82:	e095      	b.n	8004fb0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004e84:	78fa      	ldrb	r2, [r7, #3]
 8004e86:	6879      	ldr	r1, [r7, #4]
 8004e88:	4613      	mov	r3, r2
 8004e8a:	011b      	lsls	r3, r3, #4
 8004e8c:	1a9b      	subs	r3, r3, r2
 8004e8e:	009b      	lsls	r3, r3, #2
 8004e90:	440b      	add	r3, r1
 8004e92:	334d      	adds	r3, #77	@ 0x4d
 8004e94:	781b      	ldrb	r3, [r3, #0]
 8004e96:	2b06      	cmp	r3, #6
 8004e98:	d114      	bne.n	8004ec4 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004e9a:	78fa      	ldrb	r2, [r7, #3]
 8004e9c:	6879      	ldr	r1, [r7, #4]
 8004e9e:	4613      	mov	r3, r2
 8004ea0:	011b      	lsls	r3, r3, #4
 8004ea2:	1a9b      	subs	r3, r3, r2
 8004ea4:	009b      	lsls	r3, r3, #2
 8004ea6:	440b      	add	r3, r1
 8004ea8:	334d      	adds	r3, #77	@ 0x4d
 8004eaa:	2202      	movs	r2, #2
 8004eac:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004eae:	78fa      	ldrb	r2, [r7, #3]
 8004eb0:	6879      	ldr	r1, [r7, #4]
 8004eb2:	4613      	mov	r3, r2
 8004eb4:	011b      	lsls	r3, r3, #4
 8004eb6:	1a9b      	subs	r3, r3, r2
 8004eb8:	009b      	lsls	r3, r3, #2
 8004eba:	440b      	add	r3, r1
 8004ebc:	334c      	adds	r3, #76	@ 0x4c
 8004ebe:	2205      	movs	r2, #5
 8004ec0:	701a      	strb	r2, [r3, #0]
 8004ec2:	e075      	b.n	8004fb0 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004ec4:	78fa      	ldrb	r2, [r7, #3]
 8004ec6:	6879      	ldr	r1, [r7, #4]
 8004ec8:	4613      	mov	r3, r2
 8004eca:	011b      	lsls	r3, r3, #4
 8004ecc:	1a9b      	subs	r3, r3, r2
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	440b      	add	r3, r1
 8004ed2:	334d      	adds	r3, #77	@ 0x4d
 8004ed4:	781b      	ldrb	r3, [r3, #0]
 8004ed6:	2b07      	cmp	r3, #7
 8004ed8:	d00a      	beq.n	8004ef0 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004eda:	78fa      	ldrb	r2, [r7, #3]
 8004edc:	6879      	ldr	r1, [r7, #4]
 8004ede:	4613      	mov	r3, r2
 8004ee0:	011b      	lsls	r3, r3, #4
 8004ee2:	1a9b      	subs	r3, r3, r2
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	440b      	add	r3, r1
 8004ee8:	334d      	adds	r3, #77	@ 0x4d
 8004eea:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004eec:	2b09      	cmp	r3, #9
 8004eee:	d170      	bne.n	8004fd2 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004ef0:	78fa      	ldrb	r2, [r7, #3]
 8004ef2:	6879      	ldr	r1, [r7, #4]
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	011b      	lsls	r3, r3, #4
 8004ef8:	1a9b      	subs	r3, r3, r2
 8004efa:	009b      	lsls	r3, r3, #2
 8004efc:	440b      	add	r3, r1
 8004efe:	334d      	adds	r3, #77	@ 0x4d
 8004f00:	2202      	movs	r2, #2
 8004f02:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004f04:	78fa      	ldrb	r2, [r7, #3]
 8004f06:	6879      	ldr	r1, [r7, #4]
 8004f08:	4613      	mov	r3, r2
 8004f0a:	011b      	lsls	r3, r3, #4
 8004f0c:	1a9b      	subs	r3, r3, r2
 8004f0e:	009b      	lsls	r3, r3, #2
 8004f10:	440b      	add	r3, r1
 8004f12:	3344      	adds	r3, #68	@ 0x44
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	1c59      	adds	r1, r3, #1
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	4613      	mov	r3, r2
 8004f1c:	011b      	lsls	r3, r3, #4
 8004f1e:	1a9b      	subs	r3, r3, r2
 8004f20:	009b      	lsls	r3, r3, #2
 8004f22:	4403      	add	r3, r0
 8004f24:	3344      	adds	r3, #68	@ 0x44
 8004f26:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004f28:	78fa      	ldrb	r2, [r7, #3]
 8004f2a:	6879      	ldr	r1, [r7, #4]
 8004f2c:	4613      	mov	r3, r2
 8004f2e:	011b      	lsls	r3, r3, #4
 8004f30:	1a9b      	subs	r3, r3, r2
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	440b      	add	r3, r1
 8004f36:	3344      	adds	r3, #68	@ 0x44
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d914      	bls.n	8004f68 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004f3e:	78fa      	ldrb	r2, [r7, #3]
 8004f40:	6879      	ldr	r1, [r7, #4]
 8004f42:	4613      	mov	r3, r2
 8004f44:	011b      	lsls	r3, r3, #4
 8004f46:	1a9b      	subs	r3, r3, r2
 8004f48:	009b      	lsls	r3, r3, #2
 8004f4a:	440b      	add	r3, r1
 8004f4c:	3344      	adds	r3, #68	@ 0x44
 8004f4e:	2200      	movs	r2, #0
 8004f50:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004f52:	78fa      	ldrb	r2, [r7, #3]
 8004f54:	6879      	ldr	r1, [r7, #4]
 8004f56:	4613      	mov	r3, r2
 8004f58:	011b      	lsls	r3, r3, #4
 8004f5a:	1a9b      	subs	r3, r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	440b      	add	r3, r1
 8004f60:	334c      	adds	r3, #76	@ 0x4c
 8004f62:	2204      	movs	r2, #4
 8004f64:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004f66:	e022      	b.n	8004fae <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004f68:	78fa      	ldrb	r2, [r7, #3]
 8004f6a:	6879      	ldr	r1, [r7, #4]
 8004f6c:	4613      	mov	r3, r2
 8004f6e:	011b      	lsls	r3, r3, #4
 8004f70:	1a9b      	subs	r3, r3, r2
 8004f72:	009b      	lsls	r3, r3, #2
 8004f74:	440b      	add	r3, r1
 8004f76:	334c      	adds	r3, #76	@ 0x4c
 8004f78:	2202      	movs	r2, #2
 8004f7a:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004f7c:	78fb      	ldrb	r3, [r7, #3]
 8004f7e:	015a      	lsls	r2, r3, #5
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	4413      	add	r3, r2
 8004f84:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004f92:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004f9a:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004f9c:	78fb      	ldrb	r3, [r7, #3]
 8004f9e:	015a      	lsls	r2, r3, #5
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	4413      	add	r3, r2
 8004fa4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004fa8:	461a      	mov	r2, r3
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004fae:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004fb0:	78fa      	ldrb	r2, [r7, #3]
 8004fb2:	6879      	ldr	r1, [r7, #4]
 8004fb4:	4613      	mov	r3, r2
 8004fb6:	011b      	lsls	r3, r3, #4
 8004fb8:	1a9b      	subs	r3, r3, r2
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	440b      	add	r3, r1
 8004fbe:	334c      	adds	r3, #76	@ 0x4c
 8004fc0:	781a      	ldrb	r2, [r3, #0]
 8004fc2:	78fb      	ldrb	r3, [r7, #3]
 8004fc4:	4619      	mov	r1, r3
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f005 f8a6 	bl	800a118 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004fcc:	e002      	b.n	8004fd4 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004fce:	bf00      	nop
 8004fd0:	e000      	b.n	8004fd4 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004fd2:	bf00      	nop
  }
}
 8004fd4:	3718      	adds	r7, #24
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}

08004fda <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004fda:	b580      	push	{r7, lr}
 8004fdc:	b08a      	sub	sp, #40	@ 0x28
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fea:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	6a1b      	ldr	r3, [r3, #32]
 8004ff2:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004ff4:	69fb      	ldr	r3, [r7, #28]
 8004ff6:	f003 030f 	and.w	r3, r3, #15
 8004ffa:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	0c5b      	lsrs	r3, r3, #17
 8005000:	f003 030f 	and.w	r3, r3, #15
 8005004:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	091b      	lsrs	r3, r3, #4
 800500a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800500e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	2b02      	cmp	r3, #2
 8005014:	d004      	beq.n	8005020 <HCD_RXQLVL_IRQHandler+0x46>
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	2b05      	cmp	r3, #5
 800501a:	f000 80b6 	beq.w	800518a <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800501e:	e0b7      	b.n	8005190 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	2b00      	cmp	r3, #0
 8005024:	f000 80b3 	beq.w	800518e <HCD_RXQLVL_IRQHandler+0x1b4>
 8005028:	6879      	ldr	r1, [r7, #4]
 800502a:	69ba      	ldr	r2, [r7, #24]
 800502c:	4613      	mov	r3, r2
 800502e:	011b      	lsls	r3, r3, #4
 8005030:	1a9b      	subs	r3, r3, r2
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	440b      	add	r3, r1
 8005036:	332c      	adds	r3, #44	@ 0x2c
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	2b00      	cmp	r3, #0
 800503c:	f000 80a7 	beq.w	800518e <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8005040:	6879      	ldr	r1, [r7, #4]
 8005042:	69ba      	ldr	r2, [r7, #24]
 8005044:	4613      	mov	r3, r2
 8005046:	011b      	lsls	r3, r3, #4
 8005048:	1a9b      	subs	r3, r3, r2
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	440b      	add	r3, r1
 800504e:	3338      	adds	r3, #56	@ 0x38
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	18d1      	adds	r1, r2, r3
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	69ba      	ldr	r2, [r7, #24]
 800505a:	4613      	mov	r3, r2
 800505c:	011b      	lsls	r3, r3, #4
 800505e:	1a9b      	subs	r3, r3, r2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	4403      	add	r3, r0
 8005064:	3334      	adds	r3, #52	@ 0x34
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4299      	cmp	r1, r3
 800506a:	f200 8083 	bhi.w	8005174 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6818      	ldr	r0, [r3, #0]
 8005072:	6879      	ldr	r1, [r7, #4]
 8005074:	69ba      	ldr	r2, [r7, #24]
 8005076:	4613      	mov	r3, r2
 8005078:	011b      	lsls	r3, r3, #4
 800507a:	1a9b      	subs	r3, r3, r2
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	440b      	add	r3, r1
 8005080:	332c      	adds	r3, #44	@ 0x2c
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	b292      	uxth	r2, r2
 8005088:	4619      	mov	r1, r3
 800508a:	f001 fed1 	bl	8006e30 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800508e:	6879      	ldr	r1, [r7, #4]
 8005090:	69ba      	ldr	r2, [r7, #24]
 8005092:	4613      	mov	r3, r2
 8005094:	011b      	lsls	r3, r3, #4
 8005096:	1a9b      	subs	r3, r3, r2
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	440b      	add	r3, r1
 800509c:	332c      	adds	r3, #44	@ 0x2c
 800509e:	681a      	ldr	r2, [r3, #0]
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	18d1      	adds	r1, r2, r3
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	69ba      	ldr	r2, [r7, #24]
 80050a8:	4613      	mov	r3, r2
 80050aa:	011b      	lsls	r3, r3, #4
 80050ac:	1a9b      	subs	r3, r3, r2
 80050ae:	009b      	lsls	r3, r3, #2
 80050b0:	4403      	add	r3, r0
 80050b2:	332c      	adds	r3, #44	@ 0x2c
 80050b4:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80050b6:	6879      	ldr	r1, [r7, #4]
 80050b8:	69ba      	ldr	r2, [r7, #24]
 80050ba:	4613      	mov	r3, r2
 80050bc:	011b      	lsls	r3, r3, #4
 80050be:	1a9b      	subs	r3, r3, r2
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	440b      	add	r3, r1
 80050c4:	3338      	adds	r3, #56	@ 0x38
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	18d1      	adds	r1, r2, r3
 80050cc:	6878      	ldr	r0, [r7, #4]
 80050ce:	69ba      	ldr	r2, [r7, #24]
 80050d0:	4613      	mov	r3, r2
 80050d2:	011b      	lsls	r3, r3, #4
 80050d4:	1a9b      	subs	r3, r3, r2
 80050d6:	009b      	lsls	r3, r3, #2
 80050d8:	4403      	add	r3, r0
 80050da:	3338      	adds	r3, #56	@ 0x38
 80050dc:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80050de:	69bb      	ldr	r3, [r7, #24]
 80050e0:	015a      	lsls	r2, r3, #5
 80050e2:	6a3b      	ldr	r3, [r7, #32]
 80050e4:	4413      	add	r3, r2
 80050e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050ea:	691b      	ldr	r3, [r3, #16]
 80050ec:	0cdb      	lsrs	r3, r3, #19
 80050ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80050f2:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80050f4:	6879      	ldr	r1, [r7, #4]
 80050f6:	69ba      	ldr	r2, [r7, #24]
 80050f8:	4613      	mov	r3, r2
 80050fa:	011b      	lsls	r3, r3, #4
 80050fc:	1a9b      	subs	r3, r3, r2
 80050fe:	009b      	lsls	r3, r3, #2
 8005100:	440b      	add	r3, r1
 8005102:	3328      	adds	r3, #40	@ 0x28
 8005104:	881b      	ldrh	r3, [r3, #0]
 8005106:	461a      	mov	r2, r3
 8005108:	693b      	ldr	r3, [r7, #16]
 800510a:	4293      	cmp	r3, r2
 800510c:	d13f      	bne.n	800518e <HCD_RXQLVL_IRQHandler+0x1b4>
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d03c      	beq.n	800518e <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8005114:	69bb      	ldr	r3, [r7, #24]
 8005116:	015a      	lsls	r2, r3, #5
 8005118:	6a3b      	ldr	r3, [r7, #32]
 800511a:	4413      	add	r3, r2
 800511c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800512a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005132:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8005134:	69bb      	ldr	r3, [r7, #24]
 8005136:	015a      	lsls	r2, r3, #5
 8005138:	6a3b      	ldr	r3, [r7, #32]
 800513a:	4413      	add	r3, r2
 800513c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005140:	461a      	mov	r2, r3
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8005146:	6879      	ldr	r1, [r7, #4]
 8005148:	69ba      	ldr	r2, [r7, #24]
 800514a:	4613      	mov	r3, r2
 800514c:	011b      	lsls	r3, r3, #4
 800514e:	1a9b      	subs	r3, r3, r2
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	440b      	add	r3, r1
 8005154:	333c      	adds	r3, #60	@ 0x3c
 8005156:	781b      	ldrb	r3, [r3, #0]
 8005158:	f083 0301 	eor.w	r3, r3, #1
 800515c:	b2d8      	uxtb	r0, r3
 800515e:	6879      	ldr	r1, [r7, #4]
 8005160:	69ba      	ldr	r2, [r7, #24]
 8005162:	4613      	mov	r3, r2
 8005164:	011b      	lsls	r3, r3, #4
 8005166:	1a9b      	subs	r3, r3, r2
 8005168:	009b      	lsls	r3, r3, #2
 800516a:	440b      	add	r3, r1
 800516c:	333c      	adds	r3, #60	@ 0x3c
 800516e:	4602      	mov	r2, r0
 8005170:	701a      	strb	r2, [r3, #0]
      break;
 8005172:	e00c      	b.n	800518e <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005174:	6879      	ldr	r1, [r7, #4]
 8005176:	69ba      	ldr	r2, [r7, #24]
 8005178:	4613      	mov	r3, r2
 800517a:	011b      	lsls	r3, r3, #4
 800517c:	1a9b      	subs	r3, r3, r2
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	440b      	add	r3, r1
 8005182:	334c      	adds	r3, #76	@ 0x4c
 8005184:	2204      	movs	r2, #4
 8005186:	701a      	strb	r2, [r3, #0]
      break;
 8005188:	e001      	b.n	800518e <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 800518a:	bf00      	nop
 800518c:	e000      	b.n	8005190 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800518e:	bf00      	nop
  }
}
 8005190:	bf00      	nop
 8005192:	3728      	adds	r7, #40	@ 0x28
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b086      	sub	sp, #24
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80051c4:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f003 0302 	and.w	r3, r3, #2
 80051cc:	2b02      	cmp	r3, #2
 80051ce:	d10b      	bne.n	80051e8 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f003 0301 	and.w	r3, r3, #1
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d102      	bne.n	80051e0 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80051da:	6878      	ldr	r0, [r7, #4]
 80051dc:	f004 ff80 	bl	800a0e0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	f043 0302 	orr.w	r3, r3, #2
 80051e6:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	f003 0308 	and.w	r3, r3, #8
 80051ee:	2b08      	cmp	r3, #8
 80051f0:	d132      	bne.n	8005258 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	f043 0308 	orr.w	r3, r3, #8
 80051f8:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f003 0304 	and.w	r3, r3, #4
 8005200:	2b04      	cmp	r3, #4
 8005202:	d126      	bne.n	8005252 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	7a5b      	ldrb	r3, [r3, #9]
 8005208:	2b02      	cmp	r3, #2
 800520a:	d113      	bne.n	8005234 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8005212:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005216:	d106      	bne.n	8005226 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2102      	movs	r1, #2
 800521e:	4618      	mov	r0, r3
 8005220:	f001 ff9c 	bl	800715c <USB_InitFSLSPClkSel>
 8005224:	e011      	b.n	800524a <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	2101      	movs	r1, #1
 800522c:	4618      	mov	r0, r3
 800522e:	f001 ff95 	bl	800715c <USB_InitFSLSPClkSel>
 8005232:	e00a      	b.n	800524a <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	79db      	ldrb	r3, [r3, #7]
 8005238:	2b01      	cmp	r3, #1
 800523a:	d106      	bne.n	800524a <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005242:	461a      	mov	r2, r3
 8005244:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8005248:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f004 ff72 	bl	800a134 <HAL_HCD_PortEnabled_Callback>
 8005250:	e002      	b.n	8005258 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f004 ff7c 	bl	800a150 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f003 0320 	and.w	r3, r3, #32
 800525e:	2b20      	cmp	r3, #32
 8005260:	d103      	bne.n	800526a <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	f043 0320 	orr.w	r3, r3, #32
 8005268:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005270:	461a      	mov	r2, r3
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	6013      	str	r3, [r2, #0]
}
 8005276:	bf00      	nop
 8005278:	3718      	adds	r7, #24
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
	...

08005280 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b086      	sub	sp, #24
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d101      	bne.n	8005292 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e267      	b.n	8005762 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 0301 	and.w	r3, r3, #1
 800529a:	2b00      	cmp	r3, #0
 800529c:	d075      	beq.n	800538a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800529e:	4b88      	ldr	r3, [pc, #544]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 80052a0:	689b      	ldr	r3, [r3, #8]
 80052a2:	f003 030c 	and.w	r3, r3, #12
 80052a6:	2b04      	cmp	r3, #4
 80052a8:	d00c      	beq.n	80052c4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052aa:	4b85      	ldr	r3, [pc, #532]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80052b2:	2b08      	cmp	r3, #8
 80052b4:	d112      	bne.n	80052dc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052b6:	4b82      	ldr	r3, [pc, #520]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80052c2:	d10b      	bne.n	80052dc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052c4:	4b7e      	ldr	r3, [pc, #504]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d05b      	beq.n	8005388 <HAL_RCC_OscConfig+0x108>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d157      	bne.n	8005388 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80052d8:	2301      	movs	r3, #1
 80052da:	e242      	b.n	8005762 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052e4:	d106      	bne.n	80052f4 <HAL_RCC_OscConfig+0x74>
 80052e6:	4b76      	ldr	r3, [pc, #472]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a75      	ldr	r2, [pc, #468]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 80052ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052f0:	6013      	str	r3, [r2, #0]
 80052f2:	e01d      	b.n	8005330 <HAL_RCC_OscConfig+0xb0>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80052fc:	d10c      	bne.n	8005318 <HAL_RCC_OscConfig+0x98>
 80052fe:	4b70      	ldr	r3, [pc, #448]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a6f      	ldr	r2, [pc, #444]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 8005304:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005308:	6013      	str	r3, [r2, #0]
 800530a:	4b6d      	ldr	r3, [pc, #436]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a6c      	ldr	r2, [pc, #432]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 8005310:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005314:	6013      	str	r3, [r2, #0]
 8005316:	e00b      	b.n	8005330 <HAL_RCC_OscConfig+0xb0>
 8005318:	4b69      	ldr	r3, [pc, #420]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a68      	ldr	r2, [pc, #416]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 800531e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005322:	6013      	str	r3, [r2, #0]
 8005324:	4b66      	ldr	r3, [pc, #408]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a65      	ldr	r2, [pc, #404]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 800532a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800532e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d013      	beq.n	8005360 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005338:	f7fc ffb6 	bl	80022a8 <HAL_GetTick>
 800533c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800533e:	e008      	b.n	8005352 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005340:	f7fc ffb2 	bl	80022a8 <HAL_GetTick>
 8005344:	4602      	mov	r2, r0
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	2b64      	cmp	r3, #100	@ 0x64
 800534c:	d901      	bls.n	8005352 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800534e:	2303      	movs	r3, #3
 8005350:	e207      	b.n	8005762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005352:	4b5b      	ldr	r3, [pc, #364]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800535a:	2b00      	cmp	r3, #0
 800535c:	d0f0      	beq.n	8005340 <HAL_RCC_OscConfig+0xc0>
 800535e:	e014      	b.n	800538a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005360:	f7fc ffa2 	bl	80022a8 <HAL_GetTick>
 8005364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005366:	e008      	b.n	800537a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005368:	f7fc ff9e 	bl	80022a8 <HAL_GetTick>
 800536c:	4602      	mov	r2, r0
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	2b64      	cmp	r3, #100	@ 0x64
 8005374:	d901      	bls.n	800537a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005376:	2303      	movs	r3, #3
 8005378:	e1f3      	b.n	8005762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800537a:	4b51      	ldr	r3, [pc, #324]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005382:	2b00      	cmp	r3, #0
 8005384:	d1f0      	bne.n	8005368 <HAL_RCC_OscConfig+0xe8>
 8005386:	e000      	b.n	800538a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005388:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0302 	and.w	r3, r3, #2
 8005392:	2b00      	cmp	r3, #0
 8005394:	d063      	beq.n	800545e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005396:	4b4a      	ldr	r3, [pc, #296]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	f003 030c 	and.w	r3, r3, #12
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d00b      	beq.n	80053ba <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053a2:	4b47      	ldr	r3, [pc, #284]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80053aa:	2b08      	cmp	r3, #8
 80053ac:	d11c      	bne.n	80053e8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053ae:	4b44      	ldr	r3, [pc, #272]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d116      	bne.n	80053e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053ba:	4b41      	ldr	r3, [pc, #260]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f003 0302 	and.w	r3, r3, #2
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d005      	beq.n	80053d2 <HAL_RCC_OscConfig+0x152>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d001      	beq.n	80053d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	e1c7      	b.n	8005762 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053d2:	4b3b      	ldr	r3, [pc, #236]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	691b      	ldr	r3, [r3, #16]
 80053de:	00db      	lsls	r3, r3, #3
 80053e0:	4937      	ldr	r1, [pc, #220]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053e6:	e03a      	b.n	800545e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d020      	beq.n	8005432 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053f0:	4b34      	ldr	r3, [pc, #208]	@ (80054c4 <HAL_RCC_OscConfig+0x244>)
 80053f2:	2201      	movs	r2, #1
 80053f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f6:	f7fc ff57 	bl	80022a8 <HAL_GetTick>
 80053fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053fc:	e008      	b.n	8005410 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053fe:	f7fc ff53 	bl	80022a8 <HAL_GetTick>
 8005402:	4602      	mov	r2, r0
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	1ad3      	subs	r3, r2, r3
 8005408:	2b02      	cmp	r3, #2
 800540a:	d901      	bls.n	8005410 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800540c:	2303      	movs	r3, #3
 800540e:	e1a8      	b.n	8005762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005410:	4b2b      	ldr	r3, [pc, #172]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0302 	and.w	r3, r3, #2
 8005418:	2b00      	cmp	r3, #0
 800541a:	d0f0      	beq.n	80053fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800541c:	4b28      	ldr	r3, [pc, #160]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	691b      	ldr	r3, [r3, #16]
 8005428:	00db      	lsls	r3, r3, #3
 800542a:	4925      	ldr	r1, [pc, #148]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 800542c:	4313      	orrs	r3, r2
 800542e:	600b      	str	r3, [r1, #0]
 8005430:	e015      	b.n	800545e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005432:	4b24      	ldr	r3, [pc, #144]	@ (80054c4 <HAL_RCC_OscConfig+0x244>)
 8005434:	2200      	movs	r2, #0
 8005436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005438:	f7fc ff36 	bl	80022a8 <HAL_GetTick>
 800543c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800543e:	e008      	b.n	8005452 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005440:	f7fc ff32 	bl	80022a8 <HAL_GetTick>
 8005444:	4602      	mov	r2, r0
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	1ad3      	subs	r3, r2, r3
 800544a:	2b02      	cmp	r3, #2
 800544c:	d901      	bls.n	8005452 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800544e:	2303      	movs	r3, #3
 8005450:	e187      	b.n	8005762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005452:	4b1b      	ldr	r3, [pc, #108]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 0302 	and.w	r3, r3, #2
 800545a:	2b00      	cmp	r3, #0
 800545c:	d1f0      	bne.n	8005440 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f003 0308 	and.w	r3, r3, #8
 8005466:	2b00      	cmp	r3, #0
 8005468:	d036      	beq.n	80054d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d016      	beq.n	80054a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005472:	4b15      	ldr	r3, [pc, #84]	@ (80054c8 <HAL_RCC_OscConfig+0x248>)
 8005474:	2201      	movs	r2, #1
 8005476:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005478:	f7fc ff16 	bl	80022a8 <HAL_GetTick>
 800547c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800547e:	e008      	b.n	8005492 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005480:	f7fc ff12 	bl	80022a8 <HAL_GetTick>
 8005484:	4602      	mov	r2, r0
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	2b02      	cmp	r3, #2
 800548c:	d901      	bls.n	8005492 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	e167      	b.n	8005762 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005492:	4b0b      	ldr	r3, [pc, #44]	@ (80054c0 <HAL_RCC_OscConfig+0x240>)
 8005494:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005496:	f003 0302 	and.w	r3, r3, #2
 800549a:	2b00      	cmp	r3, #0
 800549c:	d0f0      	beq.n	8005480 <HAL_RCC_OscConfig+0x200>
 800549e:	e01b      	b.n	80054d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054a0:	4b09      	ldr	r3, [pc, #36]	@ (80054c8 <HAL_RCC_OscConfig+0x248>)
 80054a2:	2200      	movs	r2, #0
 80054a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054a6:	f7fc feff 	bl	80022a8 <HAL_GetTick>
 80054aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054ac:	e00e      	b.n	80054cc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054ae:	f7fc fefb 	bl	80022a8 <HAL_GetTick>
 80054b2:	4602      	mov	r2, r0
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	1ad3      	subs	r3, r2, r3
 80054b8:	2b02      	cmp	r3, #2
 80054ba:	d907      	bls.n	80054cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80054bc:	2303      	movs	r3, #3
 80054be:	e150      	b.n	8005762 <HAL_RCC_OscConfig+0x4e2>
 80054c0:	40023800 	.word	0x40023800
 80054c4:	42470000 	.word	0x42470000
 80054c8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054cc:	4b88      	ldr	r3, [pc, #544]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 80054ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054d0:	f003 0302 	and.w	r3, r3, #2
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d1ea      	bne.n	80054ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f003 0304 	and.w	r3, r3, #4
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	f000 8097 	beq.w	8005614 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054e6:	2300      	movs	r3, #0
 80054e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054ea:	4b81      	ldr	r3, [pc, #516]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 80054ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d10f      	bne.n	8005516 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054f6:	2300      	movs	r3, #0
 80054f8:	60bb      	str	r3, [r7, #8]
 80054fa:	4b7d      	ldr	r3, [pc, #500]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 80054fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fe:	4a7c      	ldr	r2, [pc, #496]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 8005500:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005504:	6413      	str	r3, [r2, #64]	@ 0x40
 8005506:	4b7a      	ldr	r3, [pc, #488]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 8005508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800550a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800550e:	60bb      	str	r3, [r7, #8]
 8005510:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005512:	2301      	movs	r3, #1
 8005514:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005516:	4b77      	ldr	r3, [pc, #476]	@ (80056f4 <HAL_RCC_OscConfig+0x474>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800551e:	2b00      	cmp	r3, #0
 8005520:	d118      	bne.n	8005554 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005522:	4b74      	ldr	r3, [pc, #464]	@ (80056f4 <HAL_RCC_OscConfig+0x474>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a73      	ldr	r2, [pc, #460]	@ (80056f4 <HAL_RCC_OscConfig+0x474>)
 8005528:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800552c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800552e:	f7fc febb 	bl	80022a8 <HAL_GetTick>
 8005532:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005534:	e008      	b.n	8005548 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005536:	f7fc feb7 	bl	80022a8 <HAL_GetTick>
 800553a:	4602      	mov	r2, r0
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	1ad3      	subs	r3, r2, r3
 8005540:	2b02      	cmp	r3, #2
 8005542:	d901      	bls.n	8005548 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005544:	2303      	movs	r3, #3
 8005546:	e10c      	b.n	8005762 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005548:	4b6a      	ldr	r3, [pc, #424]	@ (80056f4 <HAL_RCC_OscConfig+0x474>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005550:	2b00      	cmp	r3, #0
 8005552:	d0f0      	beq.n	8005536 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	689b      	ldr	r3, [r3, #8]
 8005558:	2b01      	cmp	r3, #1
 800555a:	d106      	bne.n	800556a <HAL_RCC_OscConfig+0x2ea>
 800555c:	4b64      	ldr	r3, [pc, #400]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 800555e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005560:	4a63      	ldr	r2, [pc, #396]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 8005562:	f043 0301 	orr.w	r3, r3, #1
 8005566:	6713      	str	r3, [r2, #112]	@ 0x70
 8005568:	e01c      	b.n	80055a4 <HAL_RCC_OscConfig+0x324>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	2b05      	cmp	r3, #5
 8005570:	d10c      	bne.n	800558c <HAL_RCC_OscConfig+0x30c>
 8005572:	4b5f      	ldr	r3, [pc, #380]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 8005574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005576:	4a5e      	ldr	r2, [pc, #376]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 8005578:	f043 0304 	orr.w	r3, r3, #4
 800557c:	6713      	str	r3, [r2, #112]	@ 0x70
 800557e:	4b5c      	ldr	r3, [pc, #368]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 8005580:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005582:	4a5b      	ldr	r2, [pc, #364]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 8005584:	f043 0301 	orr.w	r3, r3, #1
 8005588:	6713      	str	r3, [r2, #112]	@ 0x70
 800558a:	e00b      	b.n	80055a4 <HAL_RCC_OscConfig+0x324>
 800558c:	4b58      	ldr	r3, [pc, #352]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 800558e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005590:	4a57      	ldr	r2, [pc, #348]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 8005592:	f023 0301 	bic.w	r3, r3, #1
 8005596:	6713      	str	r3, [r2, #112]	@ 0x70
 8005598:	4b55      	ldr	r3, [pc, #340]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 800559a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800559c:	4a54      	ldr	r2, [pc, #336]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 800559e:	f023 0304 	bic.w	r3, r3, #4
 80055a2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d015      	beq.n	80055d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055ac:	f7fc fe7c 	bl	80022a8 <HAL_GetTick>
 80055b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055b2:	e00a      	b.n	80055ca <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055b4:	f7fc fe78 	bl	80022a8 <HAL_GetTick>
 80055b8:	4602      	mov	r2, r0
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	1ad3      	subs	r3, r2, r3
 80055be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d901      	bls.n	80055ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	e0cb      	b.n	8005762 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055ca:	4b49      	ldr	r3, [pc, #292]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 80055cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055ce:	f003 0302 	and.w	r3, r3, #2
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d0ee      	beq.n	80055b4 <HAL_RCC_OscConfig+0x334>
 80055d6:	e014      	b.n	8005602 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055d8:	f7fc fe66 	bl	80022a8 <HAL_GetTick>
 80055dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055de:	e00a      	b.n	80055f6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055e0:	f7fc fe62 	bl	80022a8 <HAL_GetTick>
 80055e4:	4602      	mov	r2, r0
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d901      	bls.n	80055f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80055f2:	2303      	movs	r3, #3
 80055f4:	e0b5      	b.n	8005762 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80055f6:	4b3e      	ldr	r3, [pc, #248]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 80055f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80055fa:	f003 0302 	and.w	r3, r3, #2
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d1ee      	bne.n	80055e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005602:	7dfb      	ldrb	r3, [r7, #23]
 8005604:	2b01      	cmp	r3, #1
 8005606:	d105      	bne.n	8005614 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005608:	4b39      	ldr	r3, [pc, #228]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 800560a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800560c:	4a38      	ldr	r2, [pc, #224]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 800560e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005612:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	699b      	ldr	r3, [r3, #24]
 8005618:	2b00      	cmp	r3, #0
 800561a:	f000 80a1 	beq.w	8005760 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800561e:	4b34      	ldr	r3, [pc, #208]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	f003 030c 	and.w	r3, r3, #12
 8005626:	2b08      	cmp	r3, #8
 8005628:	d05c      	beq.n	80056e4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	699b      	ldr	r3, [r3, #24]
 800562e:	2b02      	cmp	r3, #2
 8005630:	d141      	bne.n	80056b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005632:	4b31      	ldr	r3, [pc, #196]	@ (80056f8 <HAL_RCC_OscConfig+0x478>)
 8005634:	2200      	movs	r2, #0
 8005636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005638:	f7fc fe36 	bl	80022a8 <HAL_GetTick>
 800563c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800563e:	e008      	b.n	8005652 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005640:	f7fc fe32 	bl	80022a8 <HAL_GetTick>
 8005644:	4602      	mov	r2, r0
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	1ad3      	subs	r3, r2, r3
 800564a:	2b02      	cmp	r3, #2
 800564c:	d901      	bls.n	8005652 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800564e:	2303      	movs	r3, #3
 8005650:	e087      	b.n	8005762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005652:	4b27      	ldr	r3, [pc, #156]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800565a:	2b00      	cmp	r3, #0
 800565c:	d1f0      	bne.n	8005640 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	69da      	ldr	r2, [r3, #28]
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6a1b      	ldr	r3, [r3, #32]
 8005666:	431a      	orrs	r2, r3
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800566c:	019b      	lsls	r3, r3, #6
 800566e:	431a      	orrs	r2, r3
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005674:	085b      	lsrs	r3, r3, #1
 8005676:	3b01      	subs	r3, #1
 8005678:	041b      	lsls	r3, r3, #16
 800567a:	431a      	orrs	r2, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005680:	061b      	lsls	r3, r3, #24
 8005682:	491b      	ldr	r1, [pc, #108]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 8005684:	4313      	orrs	r3, r2
 8005686:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005688:	4b1b      	ldr	r3, [pc, #108]	@ (80056f8 <HAL_RCC_OscConfig+0x478>)
 800568a:	2201      	movs	r2, #1
 800568c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800568e:	f7fc fe0b 	bl	80022a8 <HAL_GetTick>
 8005692:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005694:	e008      	b.n	80056a8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005696:	f7fc fe07 	bl	80022a8 <HAL_GetTick>
 800569a:	4602      	mov	r2, r0
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	1ad3      	subs	r3, r2, r3
 80056a0:	2b02      	cmp	r3, #2
 80056a2:	d901      	bls.n	80056a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80056a4:	2303      	movs	r3, #3
 80056a6:	e05c      	b.n	8005762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056a8:	4b11      	ldr	r3, [pc, #68]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d0f0      	beq.n	8005696 <HAL_RCC_OscConfig+0x416>
 80056b4:	e054      	b.n	8005760 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056b6:	4b10      	ldr	r3, [pc, #64]	@ (80056f8 <HAL_RCC_OscConfig+0x478>)
 80056b8:	2200      	movs	r2, #0
 80056ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056bc:	f7fc fdf4 	bl	80022a8 <HAL_GetTick>
 80056c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056c2:	e008      	b.n	80056d6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056c4:	f7fc fdf0 	bl	80022a8 <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d901      	bls.n	80056d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e045      	b.n	8005762 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056d6:	4b06      	ldr	r3, [pc, #24]	@ (80056f0 <HAL_RCC_OscConfig+0x470>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d1f0      	bne.n	80056c4 <HAL_RCC_OscConfig+0x444>
 80056e2:	e03d      	b.n	8005760 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	699b      	ldr	r3, [r3, #24]
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d107      	bne.n	80056fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e038      	b.n	8005762 <HAL_RCC_OscConfig+0x4e2>
 80056f0:	40023800 	.word	0x40023800
 80056f4:	40007000 	.word	0x40007000
 80056f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80056fc:	4b1b      	ldr	r3, [pc, #108]	@ (800576c <HAL_RCC_OscConfig+0x4ec>)
 80056fe:	685b      	ldr	r3, [r3, #4]
 8005700:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	699b      	ldr	r3, [r3, #24]
 8005706:	2b01      	cmp	r3, #1
 8005708:	d028      	beq.n	800575c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005714:	429a      	cmp	r2, r3
 8005716:	d121      	bne.n	800575c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005722:	429a      	cmp	r2, r3
 8005724:	d11a      	bne.n	800575c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005726:	68fa      	ldr	r2, [r7, #12]
 8005728:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800572c:	4013      	ands	r3, r2
 800572e:	687a      	ldr	r2, [r7, #4]
 8005730:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005732:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005734:	4293      	cmp	r3, r2
 8005736:	d111      	bne.n	800575c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005742:	085b      	lsrs	r3, r3, #1
 8005744:	3b01      	subs	r3, #1
 8005746:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005748:	429a      	cmp	r2, r3
 800574a:	d107      	bne.n	800575c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005756:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005758:	429a      	cmp	r2, r3
 800575a:	d001      	beq.n	8005760 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e000      	b.n	8005762 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005760:	2300      	movs	r3, #0
}
 8005762:	4618      	mov	r0, r3
 8005764:	3718      	adds	r7, #24
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	40023800 	.word	0x40023800

08005770 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b084      	sub	sp, #16
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
 8005778:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d101      	bne.n	8005784 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	e0cc      	b.n	800591e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005784:	4b68      	ldr	r3, [pc, #416]	@ (8005928 <HAL_RCC_ClockConfig+0x1b8>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f003 0307 	and.w	r3, r3, #7
 800578c:	683a      	ldr	r2, [r7, #0]
 800578e:	429a      	cmp	r2, r3
 8005790:	d90c      	bls.n	80057ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005792:	4b65      	ldr	r3, [pc, #404]	@ (8005928 <HAL_RCC_ClockConfig+0x1b8>)
 8005794:	683a      	ldr	r2, [r7, #0]
 8005796:	b2d2      	uxtb	r2, r2
 8005798:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800579a:	4b63      	ldr	r3, [pc, #396]	@ (8005928 <HAL_RCC_ClockConfig+0x1b8>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f003 0307 	and.w	r3, r3, #7
 80057a2:	683a      	ldr	r2, [r7, #0]
 80057a4:	429a      	cmp	r2, r3
 80057a6:	d001      	beq.n	80057ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e0b8      	b.n	800591e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 0302 	and.w	r3, r3, #2
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d020      	beq.n	80057fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f003 0304 	and.w	r3, r3, #4
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d005      	beq.n	80057d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057c4:	4b59      	ldr	r3, [pc, #356]	@ (800592c <HAL_RCC_ClockConfig+0x1bc>)
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	4a58      	ldr	r2, [pc, #352]	@ (800592c <HAL_RCC_ClockConfig+0x1bc>)
 80057ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80057ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0308 	and.w	r3, r3, #8
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d005      	beq.n	80057e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80057dc:	4b53      	ldr	r3, [pc, #332]	@ (800592c <HAL_RCC_ClockConfig+0x1bc>)
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	4a52      	ldr	r2, [pc, #328]	@ (800592c <HAL_RCC_ClockConfig+0x1bc>)
 80057e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80057e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057e8:	4b50      	ldr	r3, [pc, #320]	@ (800592c <HAL_RCC_ClockConfig+0x1bc>)
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	494d      	ldr	r1, [pc, #308]	@ (800592c <HAL_RCC_ClockConfig+0x1bc>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f003 0301 	and.w	r3, r3, #1
 8005802:	2b00      	cmp	r3, #0
 8005804:	d044      	beq.n	8005890 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	2b01      	cmp	r3, #1
 800580c:	d107      	bne.n	800581e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800580e:	4b47      	ldr	r3, [pc, #284]	@ (800592c <HAL_RCC_ClockConfig+0x1bc>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005816:	2b00      	cmp	r3, #0
 8005818:	d119      	bne.n	800584e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800581a:	2301      	movs	r3, #1
 800581c:	e07f      	b.n	800591e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	2b02      	cmp	r3, #2
 8005824:	d003      	beq.n	800582e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800582a:	2b03      	cmp	r3, #3
 800582c:	d107      	bne.n	800583e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800582e:	4b3f      	ldr	r3, [pc, #252]	@ (800592c <HAL_RCC_ClockConfig+0x1bc>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005836:	2b00      	cmp	r3, #0
 8005838:	d109      	bne.n	800584e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	e06f      	b.n	800591e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800583e:	4b3b      	ldr	r3, [pc, #236]	@ (800592c <HAL_RCC_ClockConfig+0x1bc>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 0302 	and.w	r3, r3, #2
 8005846:	2b00      	cmp	r3, #0
 8005848:	d101      	bne.n	800584e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	e067      	b.n	800591e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800584e:	4b37      	ldr	r3, [pc, #220]	@ (800592c <HAL_RCC_ClockConfig+0x1bc>)
 8005850:	689b      	ldr	r3, [r3, #8]
 8005852:	f023 0203 	bic.w	r2, r3, #3
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	4934      	ldr	r1, [pc, #208]	@ (800592c <HAL_RCC_ClockConfig+0x1bc>)
 800585c:	4313      	orrs	r3, r2
 800585e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005860:	f7fc fd22 	bl	80022a8 <HAL_GetTick>
 8005864:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005866:	e00a      	b.n	800587e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005868:	f7fc fd1e 	bl	80022a8 <HAL_GetTick>
 800586c:	4602      	mov	r2, r0
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	1ad3      	subs	r3, r2, r3
 8005872:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005876:	4293      	cmp	r3, r2
 8005878:	d901      	bls.n	800587e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800587a:	2303      	movs	r3, #3
 800587c:	e04f      	b.n	800591e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800587e:	4b2b      	ldr	r3, [pc, #172]	@ (800592c <HAL_RCC_ClockConfig+0x1bc>)
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f003 020c 	and.w	r2, r3, #12
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	429a      	cmp	r2, r3
 800588e:	d1eb      	bne.n	8005868 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005890:	4b25      	ldr	r3, [pc, #148]	@ (8005928 <HAL_RCC_ClockConfig+0x1b8>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f003 0307 	and.w	r3, r3, #7
 8005898:	683a      	ldr	r2, [r7, #0]
 800589a:	429a      	cmp	r2, r3
 800589c:	d20c      	bcs.n	80058b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800589e:	4b22      	ldr	r3, [pc, #136]	@ (8005928 <HAL_RCC_ClockConfig+0x1b8>)
 80058a0:	683a      	ldr	r2, [r7, #0]
 80058a2:	b2d2      	uxtb	r2, r2
 80058a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058a6:	4b20      	ldr	r3, [pc, #128]	@ (8005928 <HAL_RCC_ClockConfig+0x1b8>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0307 	and.w	r3, r3, #7
 80058ae:	683a      	ldr	r2, [r7, #0]
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d001      	beq.n	80058b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80058b4:	2301      	movs	r3, #1
 80058b6:	e032      	b.n	800591e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f003 0304 	and.w	r3, r3, #4
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d008      	beq.n	80058d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058c4:	4b19      	ldr	r3, [pc, #100]	@ (800592c <HAL_RCC_ClockConfig+0x1bc>)
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	68db      	ldr	r3, [r3, #12]
 80058d0:	4916      	ldr	r1, [pc, #88]	@ (800592c <HAL_RCC_ClockConfig+0x1bc>)
 80058d2:	4313      	orrs	r3, r2
 80058d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 0308 	and.w	r3, r3, #8
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d009      	beq.n	80058f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80058e2:	4b12      	ldr	r3, [pc, #72]	@ (800592c <HAL_RCC_ClockConfig+0x1bc>)
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	691b      	ldr	r3, [r3, #16]
 80058ee:	00db      	lsls	r3, r3, #3
 80058f0:	490e      	ldr	r1, [pc, #56]	@ (800592c <HAL_RCC_ClockConfig+0x1bc>)
 80058f2:	4313      	orrs	r3, r2
 80058f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80058f6:	f000 f821 	bl	800593c <HAL_RCC_GetSysClockFreq>
 80058fa:	4602      	mov	r2, r0
 80058fc:	4b0b      	ldr	r3, [pc, #44]	@ (800592c <HAL_RCC_ClockConfig+0x1bc>)
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	091b      	lsrs	r3, r3, #4
 8005902:	f003 030f 	and.w	r3, r3, #15
 8005906:	490a      	ldr	r1, [pc, #40]	@ (8005930 <HAL_RCC_ClockConfig+0x1c0>)
 8005908:	5ccb      	ldrb	r3, [r1, r3]
 800590a:	fa22 f303 	lsr.w	r3, r2, r3
 800590e:	4a09      	ldr	r2, [pc, #36]	@ (8005934 <HAL_RCC_ClockConfig+0x1c4>)
 8005910:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005912:	4b09      	ldr	r3, [pc, #36]	@ (8005938 <HAL_RCC_ClockConfig+0x1c8>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4618      	mov	r0, r3
 8005918:	f7fc fc82 	bl	8002220 <HAL_InitTick>

  return HAL_OK;
 800591c:	2300      	movs	r3, #0
}
 800591e:	4618      	mov	r0, r3
 8005920:	3710      	adds	r7, #16
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	40023c00 	.word	0x40023c00
 800592c:	40023800 	.word	0x40023800
 8005930:	0800e6b8 	.word	0x0800e6b8
 8005934:	20000004 	.word	0x20000004
 8005938:	20000008 	.word	0x20000008

0800593c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800593c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005940:	b094      	sub	sp, #80	@ 0x50
 8005942:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005944:	2300      	movs	r3, #0
 8005946:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005948:	2300      	movs	r3, #0
 800594a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800594c:	2300      	movs	r3, #0
 800594e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005950:	2300      	movs	r3, #0
 8005952:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005954:	4b79      	ldr	r3, [pc, #484]	@ (8005b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	f003 030c 	and.w	r3, r3, #12
 800595c:	2b08      	cmp	r3, #8
 800595e:	d00d      	beq.n	800597c <HAL_RCC_GetSysClockFreq+0x40>
 8005960:	2b08      	cmp	r3, #8
 8005962:	f200 80e1 	bhi.w	8005b28 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005966:	2b00      	cmp	r3, #0
 8005968:	d002      	beq.n	8005970 <HAL_RCC_GetSysClockFreq+0x34>
 800596a:	2b04      	cmp	r3, #4
 800596c:	d003      	beq.n	8005976 <HAL_RCC_GetSysClockFreq+0x3a>
 800596e:	e0db      	b.n	8005b28 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005970:	4b73      	ldr	r3, [pc, #460]	@ (8005b40 <HAL_RCC_GetSysClockFreq+0x204>)
 8005972:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005974:	e0db      	b.n	8005b2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005976:	4b73      	ldr	r3, [pc, #460]	@ (8005b44 <HAL_RCC_GetSysClockFreq+0x208>)
 8005978:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800597a:	e0d8      	b.n	8005b2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800597c:	4b6f      	ldr	r3, [pc, #444]	@ (8005b3c <HAL_RCC_GetSysClockFreq+0x200>)
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005984:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005986:	4b6d      	ldr	r3, [pc, #436]	@ (8005b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800598e:	2b00      	cmp	r3, #0
 8005990:	d063      	beq.n	8005a5a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005992:	4b6a      	ldr	r3, [pc, #424]	@ (8005b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	099b      	lsrs	r3, r3, #6
 8005998:	2200      	movs	r2, #0
 800599a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800599c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800599e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80059a6:	2300      	movs	r3, #0
 80059a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80059aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80059ae:	4622      	mov	r2, r4
 80059b0:	462b      	mov	r3, r5
 80059b2:	f04f 0000 	mov.w	r0, #0
 80059b6:	f04f 0100 	mov.w	r1, #0
 80059ba:	0159      	lsls	r1, r3, #5
 80059bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059c0:	0150      	lsls	r0, r2, #5
 80059c2:	4602      	mov	r2, r0
 80059c4:	460b      	mov	r3, r1
 80059c6:	4621      	mov	r1, r4
 80059c8:	1a51      	subs	r1, r2, r1
 80059ca:	6139      	str	r1, [r7, #16]
 80059cc:	4629      	mov	r1, r5
 80059ce:	eb63 0301 	sbc.w	r3, r3, r1
 80059d2:	617b      	str	r3, [r7, #20]
 80059d4:	f04f 0200 	mov.w	r2, #0
 80059d8:	f04f 0300 	mov.w	r3, #0
 80059dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80059e0:	4659      	mov	r1, fp
 80059e2:	018b      	lsls	r3, r1, #6
 80059e4:	4651      	mov	r1, sl
 80059e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80059ea:	4651      	mov	r1, sl
 80059ec:	018a      	lsls	r2, r1, #6
 80059ee:	4651      	mov	r1, sl
 80059f0:	ebb2 0801 	subs.w	r8, r2, r1
 80059f4:	4659      	mov	r1, fp
 80059f6:	eb63 0901 	sbc.w	r9, r3, r1
 80059fa:	f04f 0200 	mov.w	r2, #0
 80059fe:	f04f 0300 	mov.w	r3, #0
 8005a02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a0e:	4690      	mov	r8, r2
 8005a10:	4699      	mov	r9, r3
 8005a12:	4623      	mov	r3, r4
 8005a14:	eb18 0303 	adds.w	r3, r8, r3
 8005a18:	60bb      	str	r3, [r7, #8]
 8005a1a:	462b      	mov	r3, r5
 8005a1c:	eb49 0303 	adc.w	r3, r9, r3
 8005a20:	60fb      	str	r3, [r7, #12]
 8005a22:	f04f 0200 	mov.w	r2, #0
 8005a26:	f04f 0300 	mov.w	r3, #0
 8005a2a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005a2e:	4629      	mov	r1, r5
 8005a30:	024b      	lsls	r3, r1, #9
 8005a32:	4621      	mov	r1, r4
 8005a34:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005a38:	4621      	mov	r1, r4
 8005a3a:	024a      	lsls	r2, r1, #9
 8005a3c:	4610      	mov	r0, r2
 8005a3e:	4619      	mov	r1, r3
 8005a40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a42:	2200      	movs	r2, #0
 8005a44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a48:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005a4c:	f7fb f8fc 	bl	8000c48 <__aeabi_uldivmod>
 8005a50:	4602      	mov	r2, r0
 8005a52:	460b      	mov	r3, r1
 8005a54:	4613      	mov	r3, r2
 8005a56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a58:	e058      	b.n	8005b0c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a5a:	4b38      	ldr	r3, [pc, #224]	@ (8005b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	099b      	lsrs	r3, r3, #6
 8005a60:	2200      	movs	r2, #0
 8005a62:	4618      	mov	r0, r3
 8005a64:	4611      	mov	r1, r2
 8005a66:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005a6a:	623b      	str	r3, [r7, #32]
 8005a6c:	2300      	movs	r3, #0
 8005a6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a70:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005a74:	4642      	mov	r2, r8
 8005a76:	464b      	mov	r3, r9
 8005a78:	f04f 0000 	mov.w	r0, #0
 8005a7c:	f04f 0100 	mov.w	r1, #0
 8005a80:	0159      	lsls	r1, r3, #5
 8005a82:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a86:	0150      	lsls	r0, r2, #5
 8005a88:	4602      	mov	r2, r0
 8005a8a:	460b      	mov	r3, r1
 8005a8c:	4641      	mov	r1, r8
 8005a8e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005a92:	4649      	mov	r1, r9
 8005a94:	eb63 0b01 	sbc.w	fp, r3, r1
 8005a98:	f04f 0200 	mov.w	r2, #0
 8005a9c:	f04f 0300 	mov.w	r3, #0
 8005aa0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005aa4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005aa8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005aac:	ebb2 040a 	subs.w	r4, r2, sl
 8005ab0:	eb63 050b 	sbc.w	r5, r3, fp
 8005ab4:	f04f 0200 	mov.w	r2, #0
 8005ab8:	f04f 0300 	mov.w	r3, #0
 8005abc:	00eb      	lsls	r3, r5, #3
 8005abe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ac2:	00e2      	lsls	r2, r4, #3
 8005ac4:	4614      	mov	r4, r2
 8005ac6:	461d      	mov	r5, r3
 8005ac8:	4643      	mov	r3, r8
 8005aca:	18e3      	adds	r3, r4, r3
 8005acc:	603b      	str	r3, [r7, #0]
 8005ace:	464b      	mov	r3, r9
 8005ad0:	eb45 0303 	adc.w	r3, r5, r3
 8005ad4:	607b      	str	r3, [r7, #4]
 8005ad6:	f04f 0200 	mov.w	r2, #0
 8005ada:	f04f 0300 	mov.w	r3, #0
 8005ade:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005ae2:	4629      	mov	r1, r5
 8005ae4:	028b      	lsls	r3, r1, #10
 8005ae6:	4621      	mov	r1, r4
 8005ae8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005aec:	4621      	mov	r1, r4
 8005aee:	028a      	lsls	r2, r1, #10
 8005af0:	4610      	mov	r0, r2
 8005af2:	4619      	mov	r1, r3
 8005af4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005af6:	2200      	movs	r2, #0
 8005af8:	61bb      	str	r3, [r7, #24]
 8005afa:	61fa      	str	r2, [r7, #28]
 8005afc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b00:	f7fb f8a2 	bl	8000c48 <__aeabi_uldivmod>
 8005b04:	4602      	mov	r2, r0
 8005b06:	460b      	mov	r3, r1
 8005b08:	4613      	mov	r3, r2
 8005b0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8005b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8005b0e:	685b      	ldr	r3, [r3, #4]
 8005b10:	0c1b      	lsrs	r3, r3, #16
 8005b12:	f003 0303 	and.w	r3, r3, #3
 8005b16:	3301      	adds	r3, #1
 8005b18:	005b      	lsls	r3, r3, #1
 8005b1a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005b1c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005b1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b24:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005b26:	e002      	b.n	8005b2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b28:	4b05      	ldr	r3, [pc, #20]	@ (8005b40 <HAL_RCC_GetSysClockFreq+0x204>)
 8005b2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005b2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005b30:	4618      	mov	r0, r3
 8005b32:	3750      	adds	r7, #80	@ 0x50
 8005b34:	46bd      	mov	sp, r7
 8005b36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b3a:	bf00      	nop
 8005b3c:	40023800 	.word	0x40023800
 8005b40:	00f42400 	.word	0x00f42400
 8005b44:	007a1200 	.word	0x007a1200

08005b48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b48:	b480      	push	{r7}
 8005b4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b4c:	4b03      	ldr	r3, [pc, #12]	@ (8005b5c <HAL_RCC_GetHCLKFreq+0x14>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr
 8005b5a:	bf00      	nop
 8005b5c:	20000004 	.word	0x20000004

08005b60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b60:	b580      	push	{r7, lr}
 8005b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005b64:	f7ff fff0 	bl	8005b48 <HAL_RCC_GetHCLKFreq>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	4b05      	ldr	r3, [pc, #20]	@ (8005b80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005b6c:	689b      	ldr	r3, [r3, #8]
 8005b6e:	0a9b      	lsrs	r3, r3, #10
 8005b70:	f003 0307 	and.w	r3, r3, #7
 8005b74:	4903      	ldr	r1, [pc, #12]	@ (8005b84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b76:	5ccb      	ldrb	r3, [r1, r3]
 8005b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	bd80      	pop	{r7, pc}
 8005b80:	40023800 	.word	0x40023800
 8005b84:	0800e6c8 	.word	0x0800e6c8

08005b88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005b8c:	f7ff ffdc 	bl	8005b48 <HAL_RCC_GetHCLKFreq>
 8005b90:	4602      	mov	r2, r0
 8005b92:	4b05      	ldr	r3, [pc, #20]	@ (8005ba8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b94:	689b      	ldr	r3, [r3, #8]
 8005b96:	0b5b      	lsrs	r3, r3, #13
 8005b98:	f003 0307 	and.w	r3, r3, #7
 8005b9c:	4903      	ldr	r1, [pc, #12]	@ (8005bac <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b9e:	5ccb      	ldrb	r3, [r1, r3]
 8005ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	bd80      	pop	{r7, pc}
 8005ba8:	40023800 	.word	0x40023800
 8005bac:	0800e6c8 	.word	0x0800e6c8

08005bb0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b082      	sub	sp, #8
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d101      	bne.n	8005bc2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e07b      	b.n	8005cba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d108      	bne.n	8005bdc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bd2:	d009      	beq.n	8005be8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	61da      	str	r2, [r3, #28]
 8005bda:	e005      	b.n	8005be8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2200      	movs	r2, #0
 8005be0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005bf4:	b2db      	uxtb	r3, r3
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d106      	bne.n	8005c08 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f7fc f8fe 	bl	8001e04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2202      	movs	r2, #2
 8005c0c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	681a      	ldr	r2, [r3, #0]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c1e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005c30:	431a      	orrs	r2, r3
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c3a:	431a      	orrs	r2, r3
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	691b      	ldr	r3, [r3, #16]
 8005c40:	f003 0302 	and.w	r3, r3, #2
 8005c44:	431a      	orrs	r2, r3
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	695b      	ldr	r3, [r3, #20]
 8005c4a:	f003 0301 	and.w	r3, r3, #1
 8005c4e:	431a      	orrs	r2, r3
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	699b      	ldr	r3, [r3, #24]
 8005c54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005c58:	431a      	orrs	r2, r3
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	69db      	ldr	r3, [r3, #28]
 8005c5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005c62:	431a      	orrs	r2, r3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6a1b      	ldr	r3, [r3, #32]
 8005c68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c6c:	ea42 0103 	orr.w	r1, r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c74:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	430a      	orrs	r2, r1
 8005c7e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	699b      	ldr	r3, [r3, #24]
 8005c84:	0c1b      	lsrs	r3, r3, #16
 8005c86:	f003 0104 	and.w	r1, r3, #4
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c8e:	f003 0210 	and.w	r2, r3, #16
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	430a      	orrs	r2, r1
 8005c98:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	69da      	ldr	r2, [r3, #28]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ca8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005cb8:	2300      	movs	r3, #0
}
 8005cba:	4618      	mov	r0, r3
 8005cbc:	3708      	adds	r7, #8
 8005cbe:	46bd      	mov	sp, r7
 8005cc0:	bd80      	pop	{r7, pc}

08005cc2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005cc2:	b580      	push	{r7, lr}
 8005cc4:	b082      	sub	sp, #8
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d101      	bne.n	8005cd4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e041      	b.n	8005d58 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005cda:	b2db      	uxtb	r3, r3
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d106      	bne.n	8005cee <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f7fc f8d3 	bl	8001e94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2202      	movs	r2, #2
 8005cf2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681a      	ldr	r2, [r3, #0]
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	3304      	adds	r3, #4
 8005cfe:	4619      	mov	r1, r3
 8005d00:	4610      	mov	r0, r2
 8005d02:	f000 f95d 	bl	8005fc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2201      	movs	r2, #1
 8005d12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2201      	movs	r2, #1
 8005d1a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2201      	movs	r2, #1
 8005d2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2201      	movs	r2, #1
 8005d32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2201      	movs	r2, #1
 8005d3a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2201      	movs	r2, #1
 8005d42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	2201      	movs	r2, #1
 8005d4a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2201      	movs	r2, #1
 8005d52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d56:	2300      	movs	r3, #0
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3708      	adds	r7, #8
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b085      	sub	sp, #20
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d001      	beq.n	8005d78 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	e046      	b.n	8005e06 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2202      	movs	r2, #2
 8005d7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a23      	ldr	r2, [pc, #140]	@ (8005e14 <HAL_TIM_Base_Start+0xb4>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d022      	beq.n	8005dd0 <HAL_TIM_Base_Start+0x70>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d92:	d01d      	beq.n	8005dd0 <HAL_TIM_Base_Start+0x70>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a1f      	ldr	r2, [pc, #124]	@ (8005e18 <HAL_TIM_Base_Start+0xb8>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d018      	beq.n	8005dd0 <HAL_TIM_Base_Start+0x70>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a1e      	ldr	r2, [pc, #120]	@ (8005e1c <HAL_TIM_Base_Start+0xbc>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d013      	beq.n	8005dd0 <HAL_TIM_Base_Start+0x70>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a1c      	ldr	r2, [pc, #112]	@ (8005e20 <HAL_TIM_Base_Start+0xc0>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d00e      	beq.n	8005dd0 <HAL_TIM_Base_Start+0x70>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a1b      	ldr	r2, [pc, #108]	@ (8005e24 <HAL_TIM_Base_Start+0xc4>)
 8005db8:	4293      	cmp	r3, r2
 8005dba:	d009      	beq.n	8005dd0 <HAL_TIM_Base_Start+0x70>
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a19      	ldr	r2, [pc, #100]	@ (8005e28 <HAL_TIM_Base_Start+0xc8>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d004      	beq.n	8005dd0 <HAL_TIM_Base_Start+0x70>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4a18      	ldr	r2, [pc, #96]	@ (8005e2c <HAL_TIM_Base_Start+0xcc>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d111      	bne.n	8005df4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	689b      	ldr	r3, [r3, #8]
 8005dd6:	f003 0307 	and.w	r3, r3, #7
 8005dda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2b06      	cmp	r3, #6
 8005de0:	d010      	beq.n	8005e04 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f042 0201 	orr.w	r2, r2, #1
 8005df0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005df2:	e007      	b.n	8005e04 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f042 0201 	orr.w	r2, r2, #1
 8005e02:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e04:	2300      	movs	r3, #0
}
 8005e06:	4618      	mov	r0, r3
 8005e08:	3714      	adds	r7, #20
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	40010000 	.word	0x40010000
 8005e18:	40000400 	.word	0x40000400
 8005e1c:	40000800 	.word	0x40000800
 8005e20:	40000c00 	.word	0x40000c00
 8005e24:	40010400 	.word	0x40010400
 8005e28:	40014000 	.word	0x40014000
 8005e2c:	40001800 	.word	0x40001800

08005e30 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b084      	sub	sp, #16
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
 8005e38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d101      	bne.n	8005e4c <HAL_TIM_ConfigClockSource+0x1c>
 8005e48:	2302      	movs	r3, #2
 8005e4a:	e0b4      	b.n	8005fb6 <HAL_TIM_ConfigClockSource+0x186>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2201      	movs	r2, #1
 8005e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2202      	movs	r2, #2
 8005e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005e6a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005e72:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	68ba      	ldr	r2, [r7, #8]
 8005e7a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e84:	d03e      	beq.n	8005f04 <HAL_TIM_ConfigClockSource+0xd4>
 8005e86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e8a:	f200 8087 	bhi.w	8005f9c <HAL_TIM_ConfigClockSource+0x16c>
 8005e8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e92:	f000 8086 	beq.w	8005fa2 <HAL_TIM_ConfigClockSource+0x172>
 8005e96:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e9a:	d87f      	bhi.n	8005f9c <HAL_TIM_ConfigClockSource+0x16c>
 8005e9c:	2b70      	cmp	r3, #112	@ 0x70
 8005e9e:	d01a      	beq.n	8005ed6 <HAL_TIM_ConfigClockSource+0xa6>
 8005ea0:	2b70      	cmp	r3, #112	@ 0x70
 8005ea2:	d87b      	bhi.n	8005f9c <HAL_TIM_ConfigClockSource+0x16c>
 8005ea4:	2b60      	cmp	r3, #96	@ 0x60
 8005ea6:	d050      	beq.n	8005f4a <HAL_TIM_ConfigClockSource+0x11a>
 8005ea8:	2b60      	cmp	r3, #96	@ 0x60
 8005eaa:	d877      	bhi.n	8005f9c <HAL_TIM_ConfigClockSource+0x16c>
 8005eac:	2b50      	cmp	r3, #80	@ 0x50
 8005eae:	d03c      	beq.n	8005f2a <HAL_TIM_ConfigClockSource+0xfa>
 8005eb0:	2b50      	cmp	r3, #80	@ 0x50
 8005eb2:	d873      	bhi.n	8005f9c <HAL_TIM_ConfigClockSource+0x16c>
 8005eb4:	2b40      	cmp	r3, #64	@ 0x40
 8005eb6:	d058      	beq.n	8005f6a <HAL_TIM_ConfigClockSource+0x13a>
 8005eb8:	2b40      	cmp	r3, #64	@ 0x40
 8005eba:	d86f      	bhi.n	8005f9c <HAL_TIM_ConfigClockSource+0x16c>
 8005ebc:	2b30      	cmp	r3, #48	@ 0x30
 8005ebe:	d064      	beq.n	8005f8a <HAL_TIM_ConfigClockSource+0x15a>
 8005ec0:	2b30      	cmp	r3, #48	@ 0x30
 8005ec2:	d86b      	bhi.n	8005f9c <HAL_TIM_ConfigClockSource+0x16c>
 8005ec4:	2b20      	cmp	r3, #32
 8005ec6:	d060      	beq.n	8005f8a <HAL_TIM_ConfigClockSource+0x15a>
 8005ec8:	2b20      	cmp	r3, #32
 8005eca:	d867      	bhi.n	8005f9c <HAL_TIM_ConfigClockSource+0x16c>
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d05c      	beq.n	8005f8a <HAL_TIM_ConfigClockSource+0x15a>
 8005ed0:	2b10      	cmp	r3, #16
 8005ed2:	d05a      	beq.n	8005f8a <HAL_TIM_ConfigClockSource+0x15a>
 8005ed4:	e062      	b.n	8005f9c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005ee6:	f000 f98b 	bl	8006200 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005ef8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	68ba      	ldr	r2, [r7, #8]
 8005f00:	609a      	str	r2, [r3, #8]
      break;
 8005f02:	e04f      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f14:	f000 f974 	bl	8006200 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	689a      	ldr	r2, [r3, #8]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f26:	609a      	str	r2, [r3, #8]
      break;
 8005f28:	e03c      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f36:	461a      	mov	r2, r3
 8005f38:	f000 f8e8 	bl	800610c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	2150      	movs	r1, #80	@ 0x50
 8005f42:	4618      	mov	r0, r3
 8005f44:	f000 f941 	bl	80061ca <TIM_ITRx_SetConfig>
      break;
 8005f48:	e02c      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005f56:	461a      	mov	r2, r3
 8005f58:	f000 f907 	bl	800616a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	2160      	movs	r1, #96	@ 0x60
 8005f62:	4618      	mov	r0, r3
 8005f64:	f000 f931 	bl	80061ca <TIM_ITRx_SetConfig>
      break;
 8005f68:	e01c      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f76:	461a      	mov	r2, r3
 8005f78:	f000 f8c8 	bl	800610c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	2140      	movs	r1, #64	@ 0x40
 8005f82:	4618      	mov	r0, r3
 8005f84:	f000 f921 	bl	80061ca <TIM_ITRx_SetConfig>
      break;
 8005f88:	e00c      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681a      	ldr	r2, [r3, #0]
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4619      	mov	r1, r3
 8005f94:	4610      	mov	r0, r2
 8005f96:	f000 f918 	bl	80061ca <TIM_ITRx_SetConfig>
      break;
 8005f9a:	e003      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	73fb      	strb	r3, [r7, #15]
      break;
 8005fa0:	e000      	b.n	8005fa4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005fa2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2200      	movs	r2, #0
 8005fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3710      	adds	r7, #16
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}
	...

08005fc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	4a43      	ldr	r2, [pc, #268]	@ (80060e0 <TIM_Base_SetConfig+0x120>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d013      	beq.n	8006000 <TIM_Base_SetConfig+0x40>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fde:	d00f      	beq.n	8006000 <TIM_Base_SetConfig+0x40>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	4a40      	ldr	r2, [pc, #256]	@ (80060e4 <TIM_Base_SetConfig+0x124>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d00b      	beq.n	8006000 <TIM_Base_SetConfig+0x40>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	4a3f      	ldr	r2, [pc, #252]	@ (80060e8 <TIM_Base_SetConfig+0x128>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d007      	beq.n	8006000 <TIM_Base_SetConfig+0x40>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4a3e      	ldr	r2, [pc, #248]	@ (80060ec <TIM_Base_SetConfig+0x12c>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d003      	beq.n	8006000 <TIM_Base_SetConfig+0x40>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4a3d      	ldr	r2, [pc, #244]	@ (80060f0 <TIM_Base_SetConfig+0x130>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d108      	bne.n	8006012 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006006:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	68fa      	ldr	r2, [r7, #12]
 800600e:	4313      	orrs	r3, r2
 8006010:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a32      	ldr	r2, [pc, #200]	@ (80060e0 <TIM_Base_SetConfig+0x120>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d02b      	beq.n	8006072 <TIM_Base_SetConfig+0xb2>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006020:	d027      	beq.n	8006072 <TIM_Base_SetConfig+0xb2>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	4a2f      	ldr	r2, [pc, #188]	@ (80060e4 <TIM_Base_SetConfig+0x124>)
 8006026:	4293      	cmp	r3, r2
 8006028:	d023      	beq.n	8006072 <TIM_Base_SetConfig+0xb2>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	4a2e      	ldr	r2, [pc, #184]	@ (80060e8 <TIM_Base_SetConfig+0x128>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d01f      	beq.n	8006072 <TIM_Base_SetConfig+0xb2>
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4a2d      	ldr	r2, [pc, #180]	@ (80060ec <TIM_Base_SetConfig+0x12c>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d01b      	beq.n	8006072 <TIM_Base_SetConfig+0xb2>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	4a2c      	ldr	r2, [pc, #176]	@ (80060f0 <TIM_Base_SetConfig+0x130>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d017      	beq.n	8006072 <TIM_Base_SetConfig+0xb2>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	4a2b      	ldr	r2, [pc, #172]	@ (80060f4 <TIM_Base_SetConfig+0x134>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d013      	beq.n	8006072 <TIM_Base_SetConfig+0xb2>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a2a      	ldr	r2, [pc, #168]	@ (80060f8 <TIM_Base_SetConfig+0x138>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d00f      	beq.n	8006072 <TIM_Base_SetConfig+0xb2>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	4a29      	ldr	r2, [pc, #164]	@ (80060fc <TIM_Base_SetConfig+0x13c>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d00b      	beq.n	8006072 <TIM_Base_SetConfig+0xb2>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	4a28      	ldr	r2, [pc, #160]	@ (8006100 <TIM_Base_SetConfig+0x140>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d007      	beq.n	8006072 <TIM_Base_SetConfig+0xb2>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	4a27      	ldr	r2, [pc, #156]	@ (8006104 <TIM_Base_SetConfig+0x144>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d003      	beq.n	8006072 <TIM_Base_SetConfig+0xb2>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4a26      	ldr	r2, [pc, #152]	@ (8006108 <TIM_Base_SetConfig+0x148>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d108      	bne.n	8006084 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006078:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	4313      	orrs	r3, r2
 8006082:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	695b      	ldr	r3, [r3, #20]
 800608e:	4313      	orrs	r3, r2
 8006090:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006092:	683b      	ldr	r3, [r7, #0]
 8006094:	689a      	ldr	r2, [r3, #8]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	681a      	ldr	r2, [r3, #0]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a0e      	ldr	r2, [pc, #56]	@ (80060e0 <TIM_Base_SetConfig+0x120>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d003      	beq.n	80060b2 <TIM_Base_SetConfig+0xf2>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a10      	ldr	r2, [pc, #64]	@ (80060f0 <TIM_Base_SetConfig+0x130>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d103      	bne.n	80060ba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	691a      	ldr	r2, [r3, #16]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f043 0204 	orr.w	r2, r3, #4
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2201      	movs	r2, #1
 80060ca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	68fa      	ldr	r2, [r7, #12]
 80060d0:	601a      	str	r2, [r3, #0]
}
 80060d2:	bf00      	nop
 80060d4:	3714      	adds	r7, #20
 80060d6:	46bd      	mov	sp, r7
 80060d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060dc:	4770      	bx	lr
 80060de:	bf00      	nop
 80060e0:	40010000 	.word	0x40010000
 80060e4:	40000400 	.word	0x40000400
 80060e8:	40000800 	.word	0x40000800
 80060ec:	40000c00 	.word	0x40000c00
 80060f0:	40010400 	.word	0x40010400
 80060f4:	40014000 	.word	0x40014000
 80060f8:	40014400 	.word	0x40014400
 80060fc:	40014800 	.word	0x40014800
 8006100:	40001800 	.word	0x40001800
 8006104:	40001c00 	.word	0x40001c00
 8006108:	40002000 	.word	0x40002000

0800610c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800610c:	b480      	push	{r7}
 800610e:	b087      	sub	sp, #28
 8006110:	af00      	add	r7, sp, #0
 8006112:	60f8      	str	r0, [r7, #12]
 8006114:	60b9      	str	r1, [r7, #8]
 8006116:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	6a1b      	ldr	r3, [r3, #32]
 800611c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	6a1b      	ldr	r3, [r3, #32]
 8006122:	f023 0201 	bic.w	r2, r3, #1
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	699b      	ldr	r3, [r3, #24]
 800612e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006136:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	011b      	lsls	r3, r3, #4
 800613c:	693a      	ldr	r2, [r7, #16]
 800613e:	4313      	orrs	r3, r2
 8006140:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	f023 030a 	bic.w	r3, r3, #10
 8006148:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800614a:	697a      	ldr	r2, [r7, #20]
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	4313      	orrs	r3, r2
 8006150:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	693a      	ldr	r2, [r7, #16]
 8006156:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	697a      	ldr	r2, [r7, #20]
 800615c:	621a      	str	r2, [r3, #32]
}
 800615e:	bf00      	nop
 8006160:	371c      	adds	r7, #28
 8006162:	46bd      	mov	sp, r7
 8006164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006168:	4770      	bx	lr

0800616a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800616a:	b480      	push	{r7}
 800616c:	b087      	sub	sp, #28
 800616e:	af00      	add	r7, sp, #0
 8006170:	60f8      	str	r0, [r7, #12]
 8006172:	60b9      	str	r1, [r7, #8]
 8006174:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	6a1b      	ldr	r3, [r3, #32]
 800617a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	6a1b      	ldr	r3, [r3, #32]
 8006180:	f023 0210 	bic.w	r2, r3, #16
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	699b      	ldr	r3, [r3, #24]
 800618c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006194:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	031b      	lsls	r3, r3, #12
 800619a:	693a      	ldr	r2, [r7, #16]
 800619c:	4313      	orrs	r3, r2
 800619e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061a0:	697b      	ldr	r3, [r7, #20]
 80061a2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80061a6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	011b      	lsls	r3, r3, #4
 80061ac:	697a      	ldr	r2, [r7, #20]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	693a      	ldr	r2, [r7, #16]
 80061b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	697a      	ldr	r2, [r7, #20]
 80061bc:	621a      	str	r2, [r3, #32]
}
 80061be:	bf00      	nop
 80061c0:	371c      	adds	r7, #28
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr

080061ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80061ca:	b480      	push	{r7}
 80061cc:	b085      	sub	sp, #20
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
 80061d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061e2:	683a      	ldr	r2, [r7, #0]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	f043 0307 	orr.w	r3, r3, #7
 80061ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	68fa      	ldr	r2, [r7, #12]
 80061f2:	609a      	str	r2, [r3, #8]
}
 80061f4:	bf00      	nop
 80061f6:	3714      	adds	r7, #20
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr

08006200 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006200:	b480      	push	{r7}
 8006202:	b087      	sub	sp, #28
 8006204:	af00      	add	r7, sp, #0
 8006206:	60f8      	str	r0, [r7, #12]
 8006208:	60b9      	str	r1, [r7, #8]
 800620a:	607a      	str	r2, [r7, #4]
 800620c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800621a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	021a      	lsls	r2, r3, #8
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	431a      	orrs	r2, r3
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	4313      	orrs	r3, r2
 8006228:	697a      	ldr	r2, [r7, #20]
 800622a:	4313      	orrs	r3, r2
 800622c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	697a      	ldr	r2, [r7, #20]
 8006232:	609a      	str	r2, [r3, #8]
}
 8006234:	bf00      	nop
 8006236:	371c      	adds	r7, #28
 8006238:	46bd      	mov	sp, r7
 800623a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800623e:	4770      	bx	lr

08006240 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006240:	b480      	push	{r7}
 8006242:	b085      	sub	sp, #20
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006250:	2b01      	cmp	r3, #1
 8006252:	d101      	bne.n	8006258 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006254:	2302      	movs	r3, #2
 8006256:	e05a      	b.n	800630e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2201      	movs	r2, #1
 800625c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2202      	movs	r2, #2
 8006264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800627e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68fa      	ldr	r2, [r7, #12]
 8006286:	4313      	orrs	r3, r2
 8006288:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	68fa      	ldr	r2, [r7, #12]
 8006290:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a21      	ldr	r2, [pc, #132]	@ (800631c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d022      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062a4:	d01d      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a1d      	ldr	r2, [pc, #116]	@ (8006320 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d018      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a1b      	ldr	r2, [pc, #108]	@ (8006324 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d013      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a1a      	ldr	r2, [pc, #104]	@ (8006328 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d00e      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a18      	ldr	r2, [pc, #96]	@ (800632c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d009      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a17      	ldr	r2, [pc, #92]	@ (8006330 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d004      	beq.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a15      	ldr	r2, [pc, #84]	@ (8006334 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d10c      	bne.n	80062fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	68ba      	ldr	r2, [r7, #8]
 80062f0:	4313      	orrs	r3, r2
 80062f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	68ba      	ldr	r2, [r7, #8]
 80062fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	2200      	movs	r2, #0
 8006308:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800630c:	2300      	movs	r3, #0
}
 800630e:	4618      	mov	r0, r3
 8006310:	3714      	adds	r7, #20
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr
 800631a:	bf00      	nop
 800631c:	40010000 	.word	0x40010000
 8006320:	40000400 	.word	0x40000400
 8006324:	40000800 	.word	0x40000800
 8006328:	40000c00 	.word	0x40000c00
 800632c:	40010400 	.word	0x40010400
 8006330:	40014000 	.word	0x40014000
 8006334:	40001800 	.word	0x40001800

08006338 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b082      	sub	sp, #8
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d101      	bne.n	800634a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	e042      	b.n	80063d0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006350:	b2db      	uxtb	r3, r3
 8006352:	2b00      	cmp	r3, #0
 8006354:	d106      	bne.n	8006364 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f7fb fdb8 	bl	8001ed4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2224      	movs	r2, #36	@ 0x24
 8006368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	68da      	ldr	r2, [r3, #12]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800637a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f000 f973 	bl	8006668 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	691a      	ldr	r2, [r3, #16]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006390:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	695a      	ldr	r2, [r3, #20]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	68da      	ldr	r2, [r3, #12]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2200      	movs	r2, #0
 80063b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2220      	movs	r2, #32
 80063bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2220      	movs	r2, #32
 80063c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2200      	movs	r2, #0
 80063cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80063ce:	2300      	movs	r3, #0
}
 80063d0:	4618      	mov	r0, r3
 80063d2:	3708      	adds	r7, #8
 80063d4:	46bd      	mov	sp, r7
 80063d6:	bd80      	pop	{r7, pc}

080063d8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b08a      	sub	sp, #40	@ 0x28
 80063dc:	af02      	add	r7, sp, #8
 80063de:	60f8      	str	r0, [r7, #12]
 80063e0:	60b9      	str	r1, [r7, #8]
 80063e2:	603b      	str	r3, [r7, #0]
 80063e4:	4613      	mov	r3, r2
 80063e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80063e8:	2300      	movs	r3, #0
 80063ea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	2b20      	cmp	r3, #32
 80063f6:	d175      	bne.n	80064e4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d002      	beq.n	8006404 <HAL_UART_Transmit+0x2c>
 80063fe:	88fb      	ldrh	r3, [r7, #6]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d101      	bne.n	8006408 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e06e      	b.n	80064e6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2200      	movs	r2, #0
 800640c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2221      	movs	r2, #33	@ 0x21
 8006412:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006416:	f7fb ff47 	bl	80022a8 <HAL_GetTick>
 800641a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	88fa      	ldrh	r2, [r7, #6]
 8006420:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	88fa      	ldrh	r2, [r7, #6]
 8006426:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006430:	d108      	bne.n	8006444 <HAL_UART_Transmit+0x6c>
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	691b      	ldr	r3, [r3, #16]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d104      	bne.n	8006444 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800643a:	2300      	movs	r3, #0
 800643c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	61bb      	str	r3, [r7, #24]
 8006442:	e003      	b.n	800644c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006448:	2300      	movs	r3, #0
 800644a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800644c:	e02e      	b.n	80064ac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	9300      	str	r3, [sp, #0]
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	2200      	movs	r2, #0
 8006456:	2180      	movs	r1, #128	@ 0x80
 8006458:	68f8      	ldr	r0, [r7, #12]
 800645a:	f000 f848 	bl	80064ee <UART_WaitOnFlagUntilTimeout>
 800645e:	4603      	mov	r3, r0
 8006460:	2b00      	cmp	r3, #0
 8006462:	d005      	beq.n	8006470 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2220      	movs	r2, #32
 8006468:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800646c:	2303      	movs	r3, #3
 800646e:	e03a      	b.n	80064e6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d10b      	bne.n	800648e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006476:	69bb      	ldr	r3, [r7, #24]
 8006478:	881b      	ldrh	r3, [r3, #0]
 800647a:	461a      	mov	r2, r3
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006484:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006486:	69bb      	ldr	r3, [r7, #24]
 8006488:	3302      	adds	r3, #2
 800648a:	61bb      	str	r3, [r7, #24]
 800648c:	e007      	b.n	800649e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800648e:	69fb      	ldr	r3, [r7, #28]
 8006490:	781a      	ldrb	r2, [r3, #0]
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006498:	69fb      	ldr	r3, [r7, #28]
 800649a:	3301      	adds	r3, #1
 800649c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064a2:	b29b      	uxth	r3, r3
 80064a4:	3b01      	subs	r3, #1
 80064a6:	b29a      	uxth	r2, r3
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d1cb      	bne.n	800644e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	9300      	str	r3, [sp, #0]
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	2200      	movs	r2, #0
 80064be:	2140      	movs	r1, #64	@ 0x40
 80064c0:	68f8      	ldr	r0, [r7, #12]
 80064c2:	f000 f814 	bl	80064ee <UART_WaitOnFlagUntilTimeout>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d005      	beq.n	80064d8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2220      	movs	r2, #32
 80064d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80064d4:	2303      	movs	r3, #3
 80064d6:	e006      	b.n	80064e6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2220      	movs	r2, #32
 80064dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80064e0:	2300      	movs	r3, #0
 80064e2:	e000      	b.n	80064e6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80064e4:	2302      	movs	r3, #2
  }
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3720      	adds	r7, #32
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}

080064ee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80064ee:	b580      	push	{r7, lr}
 80064f0:	b086      	sub	sp, #24
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	60f8      	str	r0, [r7, #12]
 80064f6:	60b9      	str	r1, [r7, #8]
 80064f8:	603b      	str	r3, [r7, #0]
 80064fa:	4613      	mov	r3, r2
 80064fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064fe:	e03b      	b.n	8006578 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006500:	6a3b      	ldr	r3, [r7, #32]
 8006502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006506:	d037      	beq.n	8006578 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006508:	f7fb fece 	bl	80022a8 <HAL_GetTick>
 800650c:	4602      	mov	r2, r0
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	1ad3      	subs	r3, r2, r3
 8006512:	6a3a      	ldr	r2, [r7, #32]
 8006514:	429a      	cmp	r2, r3
 8006516:	d302      	bcc.n	800651e <UART_WaitOnFlagUntilTimeout+0x30>
 8006518:	6a3b      	ldr	r3, [r7, #32]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d101      	bne.n	8006522 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800651e:	2303      	movs	r3, #3
 8006520:	e03a      	b.n	8006598 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	f003 0304 	and.w	r3, r3, #4
 800652c:	2b00      	cmp	r3, #0
 800652e:	d023      	beq.n	8006578 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	2b80      	cmp	r3, #128	@ 0x80
 8006534:	d020      	beq.n	8006578 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	2b40      	cmp	r3, #64	@ 0x40
 800653a:	d01d      	beq.n	8006578 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f003 0308 	and.w	r3, r3, #8
 8006546:	2b08      	cmp	r3, #8
 8006548:	d116      	bne.n	8006578 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800654a:	2300      	movs	r3, #0
 800654c:	617b      	str	r3, [r7, #20]
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	617b      	str	r3, [r7, #20]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	617b      	str	r3, [r7, #20]
 800655e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006560:	68f8      	ldr	r0, [r7, #12]
 8006562:	f000 f81d 	bl	80065a0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2208      	movs	r2, #8
 800656a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	2200      	movs	r2, #0
 8006570:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006574:	2301      	movs	r3, #1
 8006576:	e00f      	b.n	8006598 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	681a      	ldr	r2, [r3, #0]
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	4013      	ands	r3, r2
 8006582:	68ba      	ldr	r2, [r7, #8]
 8006584:	429a      	cmp	r2, r3
 8006586:	bf0c      	ite	eq
 8006588:	2301      	moveq	r3, #1
 800658a:	2300      	movne	r3, #0
 800658c:	b2db      	uxtb	r3, r3
 800658e:	461a      	mov	r2, r3
 8006590:	79fb      	ldrb	r3, [r7, #7]
 8006592:	429a      	cmp	r2, r3
 8006594:	d0b4      	beq.n	8006500 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006596:	2300      	movs	r3, #0
}
 8006598:	4618      	mov	r0, r3
 800659a:	3718      	adds	r7, #24
 800659c:	46bd      	mov	sp, r7
 800659e:	bd80      	pop	{r7, pc}

080065a0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b095      	sub	sp, #84	@ 0x54
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	330c      	adds	r3, #12
 80065ae:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065b2:	e853 3f00 	ldrex	r3, [r3]
 80065b6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80065b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ba:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80065be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	330c      	adds	r3, #12
 80065c6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80065c8:	643a      	str	r2, [r7, #64]	@ 0x40
 80065ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80065ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80065d0:	e841 2300 	strex	r3, r2, [r1]
 80065d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80065d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d1e5      	bne.n	80065a8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	3314      	adds	r3, #20
 80065e2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e4:	6a3b      	ldr	r3, [r7, #32]
 80065e6:	e853 3f00 	ldrex	r3, [r3]
 80065ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80065ec:	69fb      	ldr	r3, [r7, #28]
 80065ee:	f023 0301 	bic.w	r3, r3, #1
 80065f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	3314      	adds	r3, #20
 80065fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80065fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80065fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006600:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006602:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006604:	e841 2300 	strex	r3, r2, [r1]
 8006608:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800660a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800660c:	2b00      	cmp	r3, #0
 800660e:	d1e5      	bne.n	80065dc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006614:	2b01      	cmp	r3, #1
 8006616:	d119      	bne.n	800664c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	330c      	adds	r3, #12
 800661e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	e853 3f00 	ldrex	r3, [r3]
 8006626:	60bb      	str	r3, [r7, #8]
   return(result);
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	f023 0310 	bic.w	r3, r3, #16
 800662e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	330c      	adds	r3, #12
 8006636:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006638:	61ba      	str	r2, [r7, #24]
 800663a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663c:	6979      	ldr	r1, [r7, #20]
 800663e:	69ba      	ldr	r2, [r7, #24]
 8006640:	e841 2300 	strex	r3, r2, [r1]
 8006644:	613b      	str	r3, [r7, #16]
   return(result);
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d1e5      	bne.n	8006618 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2220      	movs	r2, #32
 8006650:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2200      	movs	r2, #0
 8006658:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800665a:	bf00      	nop
 800665c:	3754      	adds	r7, #84	@ 0x54
 800665e:	46bd      	mov	sp, r7
 8006660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006664:	4770      	bx	lr
	...

08006668 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006668:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800666c:	b0c0      	sub	sp, #256	@ 0x100
 800666e:	af00      	add	r7, sp, #0
 8006670:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	691b      	ldr	r3, [r3, #16]
 800667c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006684:	68d9      	ldr	r1, [r3, #12]
 8006686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	ea40 0301 	orr.w	r3, r0, r1
 8006690:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006696:	689a      	ldr	r2, [r3, #8]
 8006698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800669c:	691b      	ldr	r3, [r3, #16]
 800669e:	431a      	orrs	r2, r3
 80066a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066a4:	695b      	ldr	r3, [r3, #20]
 80066a6:	431a      	orrs	r2, r3
 80066a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066ac:	69db      	ldr	r3, [r3, #28]
 80066ae:	4313      	orrs	r3, r2
 80066b0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80066b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	68db      	ldr	r3, [r3, #12]
 80066bc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80066c0:	f021 010c 	bic.w	r1, r1, #12
 80066c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066c8:	681a      	ldr	r2, [r3, #0]
 80066ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80066ce:	430b      	orrs	r3, r1
 80066d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80066d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	695b      	ldr	r3, [r3, #20]
 80066da:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80066de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066e2:	6999      	ldr	r1, [r3, #24]
 80066e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	ea40 0301 	orr.w	r3, r0, r1
 80066ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80066f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	4b8f      	ldr	r3, [pc, #572]	@ (8006934 <UART_SetConfig+0x2cc>)
 80066f8:	429a      	cmp	r2, r3
 80066fa:	d005      	beq.n	8006708 <UART_SetConfig+0xa0>
 80066fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	4b8d      	ldr	r3, [pc, #564]	@ (8006938 <UART_SetConfig+0x2d0>)
 8006704:	429a      	cmp	r2, r3
 8006706:	d104      	bne.n	8006712 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006708:	f7ff fa3e 	bl	8005b88 <HAL_RCC_GetPCLK2Freq>
 800670c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006710:	e003      	b.n	800671a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006712:	f7ff fa25 	bl	8005b60 <HAL_RCC_GetPCLK1Freq>
 8006716:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800671a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800671e:	69db      	ldr	r3, [r3, #28]
 8006720:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006724:	f040 810c 	bne.w	8006940 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006728:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800672c:	2200      	movs	r2, #0
 800672e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006732:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006736:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800673a:	4622      	mov	r2, r4
 800673c:	462b      	mov	r3, r5
 800673e:	1891      	adds	r1, r2, r2
 8006740:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006742:	415b      	adcs	r3, r3
 8006744:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006746:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800674a:	4621      	mov	r1, r4
 800674c:	eb12 0801 	adds.w	r8, r2, r1
 8006750:	4629      	mov	r1, r5
 8006752:	eb43 0901 	adc.w	r9, r3, r1
 8006756:	f04f 0200 	mov.w	r2, #0
 800675a:	f04f 0300 	mov.w	r3, #0
 800675e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006762:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006766:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800676a:	4690      	mov	r8, r2
 800676c:	4699      	mov	r9, r3
 800676e:	4623      	mov	r3, r4
 8006770:	eb18 0303 	adds.w	r3, r8, r3
 8006774:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006778:	462b      	mov	r3, r5
 800677a:	eb49 0303 	adc.w	r3, r9, r3
 800677e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006782:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006786:	685b      	ldr	r3, [r3, #4]
 8006788:	2200      	movs	r2, #0
 800678a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800678e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006792:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006796:	460b      	mov	r3, r1
 8006798:	18db      	adds	r3, r3, r3
 800679a:	653b      	str	r3, [r7, #80]	@ 0x50
 800679c:	4613      	mov	r3, r2
 800679e:	eb42 0303 	adc.w	r3, r2, r3
 80067a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80067a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80067a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80067ac:	f7fa fa4c 	bl	8000c48 <__aeabi_uldivmod>
 80067b0:	4602      	mov	r2, r0
 80067b2:	460b      	mov	r3, r1
 80067b4:	4b61      	ldr	r3, [pc, #388]	@ (800693c <UART_SetConfig+0x2d4>)
 80067b6:	fba3 2302 	umull	r2, r3, r3, r2
 80067ba:	095b      	lsrs	r3, r3, #5
 80067bc:	011c      	lsls	r4, r3, #4
 80067be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067c2:	2200      	movs	r2, #0
 80067c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80067c8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80067cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80067d0:	4642      	mov	r2, r8
 80067d2:	464b      	mov	r3, r9
 80067d4:	1891      	adds	r1, r2, r2
 80067d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80067d8:	415b      	adcs	r3, r3
 80067da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80067dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80067e0:	4641      	mov	r1, r8
 80067e2:	eb12 0a01 	adds.w	sl, r2, r1
 80067e6:	4649      	mov	r1, r9
 80067e8:	eb43 0b01 	adc.w	fp, r3, r1
 80067ec:	f04f 0200 	mov.w	r2, #0
 80067f0:	f04f 0300 	mov.w	r3, #0
 80067f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80067f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80067fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006800:	4692      	mov	sl, r2
 8006802:	469b      	mov	fp, r3
 8006804:	4643      	mov	r3, r8
 8006806:	eb1a 0303 	adds.w	r3, sl, r3
 800680a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800680e:	464b      	mov	r3, r9
 8006810:	eb4b 0303 	adc.w	r3, fp, r3
 8006814:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006818:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	2200      	movs	r2, #0
 8006820:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006824:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006828:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800682c:	460b      	mov	r3, r1
 800682e:	18db      	adds	r3, r3, r3
 8006830:	643b      	str	r3, [r7, #64]	@ 0x40
 8006832:	4613      	mov	r3, r2
 8006834:	eb42 0303 	adc.w	r3, r2, r3
 8006838:	647b      	str	r3, [r7, #68]	@ 0x44
 800683a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800683e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006842:	f7fa fa01 	bl	8000c48 <__aeabi_uldivmod>
 8006846:	4602      	mov	r2, r0
 8006848:	460b      	mov	r3, r1
 800684a:	4611      	mov	r1, r2
 800684c:	4b3b      	ldr	r3, [pc, #236]	@ (800693c <UART_SetConfig+0x2d4>)
 800684e:	fba3 2301 	umull	r2, r3, r3, r1
 8006852:	095b      	lsrs	r3, r3, #5
 8006854:	2264      	movs	r2, #100	@ 0x64
 8006856:	fb02 f303 	mul.w	r3, r2, r3
 800685a:	1acb      	subs	r3, r1, r3
 800685c:	00db      	lsls	r3, r3, #3
 800685e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006862:	4b36      	ldr	r3, [pc, #216]	@ (800693c <UART_SetConfig+0x2d4>)
 8006864:	fba3 2302 	umull	r2, r3, r3, r2
 8006868:	095b      	lsrs	r3, r3, #5
 800686a:	005b      	lsls	r3, r3, #1
 800686c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006870:	441c      	add	r4, r3
 8006872:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006876:	2200      	movs	r2, #0
 8006878:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800687c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006880:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006884:	4642      	mov	r2, r8
 8006886:	464b      	mov	r3, r9
 8006888:	1891      	adds	r1, r2, r2
 800688a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800688c:	415b      	adcs	r3, r3
 800688e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006890:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006894:	4641      	mov	r1, r8
 8006896:	1851      	adds	r1, r2, r1
 8006898:	6339      	str	r1, [r7, #48]	@ 0x30
 800689a:	4649      	mov	r1, r9
 800689c:	414b      	adcs	r3, r1
 800689e:	637b      	str	r3, [r7, #52]	@ 0x34
 80068a0:	f04f 0200 	mov.w	r2, #0
 80068a4:	f04f 0300 	mov.w	r3, #0
 80068a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80068ac:	4659      	mov	r1, fp
 80068ae:	00cb      	lsls	r3, r1, #3
 80068b0:	4651      	mov	r1, sl
 80068b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80068b6:	4651      	mov	r1, sl
 80068b8:	00ca      	lsls	r2, r1, #3
 80068ba:	4610      	mov	r0, r2
 80068bc:	4619      	mov	r1, r3
 80068be:	4603      	mov	r3, r0
 80068c0:	4642      	mov	r2, r8
 80068c2:	189b      	adds	r3, r3, r2
 80068c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80068c8:	464b      	mov	r3, r9
 80068ca:	460a      	mov	r2, r1
 80068cc:	eb42 0303 	adc.w	r3, r2, r3
 80068d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80068d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068d8:	685b      	ldr	r3, [r3, #4]
 80068da:	2200      	movs	r2, #0
 80068dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80068e0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80068e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80068e8:	460b      	mov	r3, r1
 80068ea:	18db      	adds	r3, r3, r3
 80068ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80068ee:	4613      	mov	r3, r2
 80068f0:	eb42 0303 	adc.w	r3, r2, r3
 80068f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80068f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80068fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80068fe:	f7fa f9a3 	bl	8000c48 <__aeabi_uldivmod>
 8006902:	4602      	mov	r2, r0
 8006904:	460b      	mov	r3, r1
 8006906:	4b0d      	ldr	r3, [pc, #52]	@ (800693c <UART_SetConfig+0x2d4>)
 8006908:	fba3 1302 	umull	r1, r3, r3, r2
 800690c:	095b      	lsrs	r3, r3, #5
 800690e:	2164      	movs	r1, #100	@ 0x64
 8006910:	fb01 f303 	mul.w	r3, r1, r3
 8006914:	1ad3      	subs	r3, r2, r3
 8006916:	00db      	lsls	r3, r3, #3
 8006918:	3332      	adds	r3, #50	@ 0x32
 800691a:	4a08      	ldr	r2, [pc, #32]	@ (800693c <UART_SetConfig+0x2d4>)
 800691c:	fba2 2303 	umull	r2, r3, r2, r3
 8006920:	095b      	lsrs	r3, r3, #5
 8006922:	f003 0207 	and.w	r2, r3, #7
 8006926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	4422      	add	r2, r4
 800692e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006930:	e106      	b.n	8006b40 <UART_SetConfig+0x4d8>
 8006932:	bf00      	nop
 8006934:	40011000 	.word	0x40011000
 8006938:	40011400 	.word	0x40011400
 800693c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006940:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006944:	2200      	movs	r2, #0
 8006946:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800694a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800694e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006952:	4642      	mov	r2, r8
 8006954:	464b      	mov	r3, r9
 8006956:	1891      	adds	r1, r2, r2
 8006958:	6239      	str	r1, [r7, #32]
 800695a:	415b      	adcs	r3, r3
 800695c:	627b      	str	r3, [r7, #36]	@ 0x24
 800695e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006962:	4641      	mov	r1, r8
 8006964:	1854      	adds	r4, r2, r1
 8006966:	4649      	mov	r1, r9
 8006968:	eb43 0501 	adc.w	r5, r3, r1
 800696c:	f04f 0200 	mov.w	r2, #0
 8006970:	f04f 0300 	mov.w	r3, #0
 8006974:	00eb      	lsls	r3, r5, #3
 8006976:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800697a:	00e2      	lsls	r2, r4, #3
 800697c:	4614      	mov	r4, r2
 800697e:	461d      	mov	r5, r3
 8006980:	4643      	mov	r3, r8
 8006982:	18e3      	adds	r3, r4, r3
 8006984:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006988:	464b      	mov	r3, r9
 800698a:	eb45 0303 	adc.w	r3, r5, r3
 800698e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006992:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	2200      	movs	r2, #0
 800699a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800699e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80069a2:	f04f 0200 	mov.w	r2, #0
 80069a6:	f04f 0300 	mov.w	r3, #0
 80069aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80069ae:	4629      	mov	r1, r5
 80069b0:	008b      	lsls	r3, r1, #2
 80069b2:	4621      	mov	r1, r4
 80069b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80069b8:	4621      	mov	r1, r4
 80069ba:	008a      	lsls	r2, r1, #2
 80069bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80069c0:	f7fa f942 	bl	8000c48 <__aeabi_uldivmod>
 80069c4:	4602      	mov	r2, r0
 80069c6:	460b      	mov	r3, r1
 80069c8:	4b60      	ldr	r3, [pc, #384]	@ (8006b4c <UART_SetConfig+0x4e4>)
 80069ca:	fba3 2302 	umull	r2, r3, r3, r2
 80069ce:	095b      	lsrs	r3, r3, #5
 80069d0:	011c      	lsls	r4, r3, #4
 80069d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069d6:	2200      	movs	r2, #0
 80069d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80069dc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80069e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80069e4:	4642      	mov	r2, r8
 80069e6:	464b      	mov	r3, r9
 80069e8:	1891      	adds	r1, r2, r2
 80069ea:	61b9      	str	r1, [r7, #24]
 80069ec:	415b      	adcs	r3, r3
 80069ee:	61fb      	str	r3, [r7, #28]
 80069f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80069f4:	4641      	mov	r1, r8
 80069f6:	1851      	adds	r1, r2, r1
 80069f8:	6139      	str	r1, [r7, #16]
 80069fa:	4649      	mov	r1, r9
 80069fc:	414b      	adcs	r3, r1
 80069fe:	617b      	str	r3, [r7, #20]
 8006a00:	f04f 0200 	mov.w	r2, #0
 8006a04:	f04f 0300 	mov.w	r3, #0
 8006a08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006a0c:	4659      	mov	r1, fp
 8006a0e:	00cb      	lsls	r3, r1, #3
 8006a10:	4651      	mov	r1, sl
 8006a12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006a16:	4651      	mov	r1, sl
 8006a18:	00ca      	lsls	r2, r1, #3
 8006a1a:	4610      	mov	r0, r2
 8006a1c:	4619      	mov	r1, r3
 8006a1e:	4603      	mov	r3, r0
 8006a20:	4642      	mov	r2, r8
 8006a22:	189b      	adds	r3, r3, r2
 8006a24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006a28:	464b      	mov	r3, r9
 8006a2a:	460a      	mov	r2, r1
 8006a2c:	eb42 0303 	adc.w	r3, r2, r3
 8006a30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006a34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006a3e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006a40:	f04f 0200 	mov.w	r2, #0
 8006a44:	f04f 0300 	mov.w	r3, #0
 8006a48:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006a4c:	4649      	mov	r1, r9
 8006a4e:	008b      	lsls	r3, r1, #2
 8006a50:	4641      	mov	r1, r8
 8006a52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a56:	4641      	mov	r1, r8
 8006a58:	008a      	lsls	r2, r1, #2
 8006a5a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006a5e:	f7fa f8f3 	bl	8000c48 <__aeabi_uldivmod>
 8006a62:	4602      	mov	r2, r0
 8006a64:	460b      	mov	r3, r1
 8006a66:	4611      	mov	r1, r2
 8006a68:	4b38      	ldr	r3, [pc, #224]	@ (8006b4c <UART_SetConfig+0x4e4>)
 8006a6a:	fba3 2301 	umull	r2, r3, r3, r1
 8006a6e:	095b      	lsrs	r3, r3, #5
 8006a70:	2264      	movs	r2, #100	@ 0x64
 8006a72:	fb02 f303 	mul.w	r3, r2, r3
 8006a76:	1acb      	subs	r3, r1, r3
 8006a78:	011b      	lsls	r3, r3, #4
 8006a7a:	3332      	adds	r3, #50	@ 0x32
 8006a7c:	4a33      	ldr	r2, [pc, #204]	@ (8006b4c <UART_SetConfig+0x4e4>)
 8006a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a82:	095b      	lsrs	r3, r3, #5
 8006a84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006a88:	441c      	add	r4, r3
 8006a8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a8e:	2200      	movs	r2, #0
 8006a90:	673b      	str	r3, [r7, #112]	@ 0x70
 8006a92:	677a      	str	r2, [r7, #116]	@ 0x74
 8006a94:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006a98:	4642      	mov	r2, r8
 8006a9a:	464b      	mov	r3, r9
 8006a9c:	1891      	adds	r1, r2, r2
 8006a9e:	60b9      	str	r1, [r7, #8]
 8006aa0:	415b      	adcs	r3, r3
 8006aa2:	60fb      	str	r3, [r7, #12]
 8006aa4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006aa8:	4641      	mov	r1, r8
 8006aaa:	1851      	adds	r1, r2, r1
 8006aac:	6039      	str	r1, [r7, #0]
 8006aae:	4649      	mov	r1, r9
 8006ab0:	414b      	adcs	r3, r1
 8006ab2:	607b      	str	r3, [r7, #4]
 8006ab4:	f04f 0200 	mov.w	r2, #0
 8006ab8:	f04f 0300 	mov.w	r3, #0
 8006abc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006ac0:	4659      	mov	r1, fp
 8006ac2:	00cb      	lsls	r3, r1, #3
 8006ac4:	4651      	mov	r1, sl
 8006ac6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006aca:	4651      	mov	r1, sl
 8006acc:	00ca      	lsls	r2, r1, #3
 8006ace:	4610      	mov	r0, r2
 8006ad0:	4619      	mov	r1, r3
 8006ad2:	4603      	mov	r3, r0
 8006ad4:	4642      	mov	r2, r8
 8006ad6:	189b      	adds	r3, r3, r2
 8006ad8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006ada:	464b      	mov	r3, r9
 8006adc:	460a      	mov	r2, r1
 8006ade:	eb42 0303 	adc.w	r3, r2, r3
 8006ae2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	2200      	movs	r2, #0
 8006aec:	663b      	str	r3, [r7, #96]	@ 0x60
 8006aee:	667a      	str	r2, [r7, #100]	@ 0x64
 8006af0:	f04f 0200 	mov.w	r2, #0
 8006af4:	f04f 0300 	mov.w	r3, #0
 8006af8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006afc:	4649      	mov	r1, r9
 8006afe:	008b      	lsls	r3, r1, #2
 8006b00:	4641      	mov	r1, r8
 8006b02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b06:	4641      	mov	r1, r8
 8006b08:	008a      	lsls	r2, r1, #2
 8006b0a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006b0e:	f7fa f89b 	bl	8000c48 <__aeabi_uldivmod>
 8006b12:	4602      	mov	r2, r0
 8006b14:	460b      	mov	r3, r1
 8006b16:	4b0d      	ldr	r3, [pc, #52]	@ (8006b4c <UART_SetConfig+0x4e4>)
 8006b18:	fba3 1302 	umull	r1, r3, r3, r2
 8006b1c:	095b      	lsrs	r3, r3, #5
 8006b1e:	2164      	movs	r1, #100	@ 0x64
 8006b20:	fb01 f303 	mul.w	r3, r1, r3
 8006b24:	1ad3      	subs	r3, r2, r3
 8006b26:	011b      	lsls	r3, r3, #4
 8006b28:	3332      	adds	r3, #50	@ 0x32
 8006b2a:	4a08      	ldr	r2, [pc, #32]	@ (8006b4c <UART_SetConfig+0x4e4>)
 8006b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b30:	095b      	lsrs	r3, r3, #5
 8006b32:	f003 020f 	and.w	r2, r3, #15
 8006b36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4422      	add	r2, r4
 8006b3e:	609a      	str	r2, [r3, #8]
}
 8006b40:	bf00      	nop
 8006b42:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006b46:	46bd      	mov	sp, r7
 8006b48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b4c:	51eb851f 	.word	0x51eb851f

08006b50 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b50:	b084      	sub	sp, #16
 8006b52:	b580      	push	{r7, lr}
 8006b54:	b084      	sub	sp, #16
 8006b56:	af00      	add	r7, sp, #0
 8006b58:	6078      	str	r0, [r7, #4]
 8006b5a:	f107 001c 	add.w	r0, r7, #28
 8006b5e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006b62:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	d123      	bne.n	8006bb2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b6e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	68db      	ldr	r3, [r3, #12]
 8006b7a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006b7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b82:	687a      	ldr	r2, [r7, #4]
 8006b84:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	68db      	ldr	r3, [r3, #12]
 8006b8a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006b92:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006b96:	2b01      	cmp	r3, #1
 8006b98:	d105      	bne.n	8006ba6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	68db      	ldr	r3, [r3, #12]
 8006b9e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f000 f9dc 	bl	8006f64 <USB_CoreReset>
 8006bac:	4603      	mov	r3, r0
 8006bae:	73fb      	strb	r3, [r7, #15]
 8006bb0:	e01b      	b.n	8006bea <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	68db      	ldr	r3, [r3, #12]
 8006bb6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 f9d0 	bl	8006f64 <USB_CoreReset>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006bc8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d106      	bne.n	8006bde <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bd4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	639a      	str	r2, [r3, #56]	@ 0x38
 8006bdc:	e005      	b.n	8006bea <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006be2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006bea:	7fbb      	ldrb	r3, [r7, #30]
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d10b      	bne.n	8006c08 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	689b      	ldr	r3, [r3, #8]
 8006bf4:	f043 0206 	orr.w	r2, r3, #6
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	f043 0220 	orr.w	r2, r3, #32
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006c08:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	3710      	adds	r7, #16
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006c14:	b004      	add	sp, #16
 8006c16:	4770      	bx	lr

08006c18 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b083      	sub	sp, #12
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	689b      	ldr	r3, [r3, #8]
 8006c24:	f043 0201 	orr.w	r2, r3, #1
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c2c:	2300      	movs	r3, #0
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	370c      	adds	r7, #12
 8006c32:	46bd      	mov	sp, r7
 8006c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c38:	4770      	bx	lr

08006c3a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006c3a:	b480      	push	{r7}
 8006c3c:	b083      	sub	sp, #12
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	689b      	ldr	r3, [r3, #8]
 8006c46:	f023 0201 	bic.w	r2, r3, #1
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006c4e:	2300      	movs	r3, #0
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	370c      	adds	r7, #12
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr

08006c5c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b084      	sub	sp, #16
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	460b      	mov	r3, r1
 8006c66:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006c78:	78fb      	ldrb	r3, [r7, #3]
 8006c7a:	2b01      	cmp	r3, #1
 8006c7c:	d115      	bne.n	8006caa <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	68db      	ldr	r3, [r3, #12]
 8006c82:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006c8a:	200a      	movs	r0, #10
 8006c8c:	f7fb fb18 	bl	80022c0 <HAL_Delay>
      ms += 10U;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	330a      	adds	r3, #10
 8006c94:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f000 f956 	bl	8006f48 <USB_GetMode>
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d01e      	beq.n	8006ce0 <USB_SetCurrentMode+0x84>
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2bc7      	cmp	r3, #199	@ 0xc7
 8006ca6:	d9f0      	bls.n	8006c8a <USB_SetCurrentMode+0x2e>
 8006ca8:	e01a      	b.n	8006ce0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006caa:	78fb      	ldrb	r3, [r7, #3]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d115      	bne.n	8006cdc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	68db      	ldr	r3, [r3, #12]
 8006cb4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006cbc:	200a      	movs	r0, #10
 8006cbe:	f7fb faff 	bl	80022c0 <HAL_Delay>
      ms += 10U;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	330a      	adds	r3, #10
 8006cc6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f000 f93d 	bl	8006f48 <USB_GetMode>
 8006cce:	4603      	mov	r3, r0
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d005      	beq.n	8006ce0 <USB_SetCurrentMode+0x84>
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	2bc7      	cmp	r3, #199	@ 0xc7
 8006cd8:	d9f0      	bls.n	8006cbc <USB_SetCurrentMode+0x60>
 8006cda:	e001      	b.n	8006ce0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	e005      	b.n	8006cec <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2bc8      	cmp	r3, #200	@ 0xc8
 8006ce4:	d101      	bne.n	8006cea <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	e000      	b.n	8006cec <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006cea:	2300      	movs	r3, #0
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3710      	adds	r7, #16
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}

08006cf4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006cf4:	b480      	push	{r7}
 8006cf6:	b085      	sub	sp, #20
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	3301      	adds	r3, #1
 8006d06:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d0e:	d901      	bls.n	8006d14 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006d10:	2303      	movs	r3, #3
 8006d12:	e01b      	b.n	8006d4c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	691b      	ldr	r3, [r3, #16]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	daf2      	bge.n	8006d02 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	019b      	lsls	r3, r3, #6
 8006d24:	f043 0220 	orr.w	r2, r3, #32
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	3301      	adds	r3, #1
 8006d30:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d38:	d901      	bls.n	8006d3e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006d3a:	2303      	movs	r3, #3
 8006d3c:	e006      	b.n	8006d4c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	691b      	ldr	r3, [r3, #16]
 8006d42:	f003 0320 	and.w	r3, r3, #32
 8006d46:	2b20      	cmp	r3, #32
 8006d48:	d0f0      	beq.n	8006d2c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006d4a:	2300      	movs	r3, #0
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3714      	adds	r7, #20
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr

08006d58 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b085      	sub	sp, #20
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006d60:	2300      	movs	r3, #0
 8006d62:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	3301      	adds	r3, #1
 8006d68:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d70:	d901      	bls.n	8006d76 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006d72:	2303      	movs	r3, #3
 8006d74:	e018      	b.n	8006da8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	691b      	ldr	r3, [r3, #16]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	daf2      	bge.n	8006d64 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2210      	movs	r2, #16
 8006d86:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	3301      	adds	r3, #1
 8006d8c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d94:	d901      	bls.n	8006d9a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006d96:	2303      	movs	r3, #3
 8006d98:	e006      	b.n	8006da8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	f003 0310 	and.w	r3, r3, #16
 8006da2:	2b10      	cmp	r3, #16
 8006da4:	d0f0      	beq.n	8006d88 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006da6:	2300      	movs	r3, #0
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3714      	adds	r7, #20
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr

08006db4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b089      	sub	sp, #36	@ 0x24
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	60f8      	str	r0, [r7, #12]
 8006dbc:	60b9      	str	r1, [r7, #8]
 8006dbe:	4611      	mov	r1, r2
 8006dc0:	461a      	mov	r2, r3
 8006dc2:	460b      	mov	r3, r1
 8006dc4:	71fb      	strb	r3, [r7, #7]
 8006dc6:	4613      	mov	r3, r2
 8006dc8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006dd2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d123      	bne.n	8006e22 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006dda:	88bb      	ldrh	r3, [r7, #4]
 8006ddc:	3303      	adds	r3, #3
 8006dde:	089b      	lsrs	r3, r3, #2
 8006de0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006de2:	2300      	movs	r3, #0
 8006de4:	61bb      	str	r3, [r7, #24]
 8006de6:	e018      	b.n	8006e1a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006de8:	79fb      	ldrb	r3, [r7, #7]
 8006dea:	031a      	lsls	r2, r3, #12
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	4413      	add	r3, r2
 8006df0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006df4:	461a      	mov	r2, r3
 8006df6:	69fb      	ldr	r3, [r7, #28]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006dfc:	69fb      	ldr	r3, [r7, #28]
 8006dfe:	3301      	adds	r3, #1
 8006e00:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006e02:	69fb      	ldr	r3, [r7, #28]
 8006e04:	3301      	adds	r3, #1
 8006e06:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006e08:	69fb      	ldr	r3, [r7, #28]
 8006e0a:	3301      	adds	r3, #1
 8006e0c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006e0e:	69fb      	ldr	r3, [r7, #28]
 8006e10:	3301      	adds	r3, #1
 8006e12:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006e14:	69bb      	ldr	r3, [r7, #24]
 8006e16:	3301      	adds	r3, #1
 8006e18:	61bb      	str	r3, [r7, #24]
 8006e1a:	69ba      	ldr	r2, [r7, #24]
 8006e1c:	693b      	ldr	r3, [r7, #16]
 8006e1e:	429a      	cmp	r2, r3
 8006e20:	d3e2      	bcc.n	8006de8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006e22:	2300      	movs	r3, #0
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3724      	adds	r7, #36	@ 0x24
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2e:	4770      	bx	lr

08006e30 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b08b      	sub	sp, #44	@ 0x2c
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	60f8      	str	r0, [r7, #12]
 8006e38:	60b9      	str	r1, [r7, #8]
 8006e3a:	4613      	mov	r3, r2
 8006e3c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006e46:	88fb      	ldrh	r3, [r7, #6]
 8006e48:	089b      	lsrs	r3, r3, #2
 8006e4a:	b29b      	uxth	r3, r3
 8006e4c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006e4e:	88fb      	ldrh	r3, [r7, #6]
 8006e50:	f003 0303 	and.w	r3, r3, #3
 8006e54:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006e56:	2300      	movs	r3, #0
 8006e58:	623b      	str	r3, [r7, #32]
 8006e5a:	e014      	b.n	8006e86 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006e5c:	69bb      	ldr	r3, [r7, #24]
 8006e5e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e62:	681a      	ldr	r2, [r3, #0]
 8006e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e66:	601a      	str	r2, [r3, #0]
    pDest++;
 8006e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e6a:	3301      	adds	r3, #1
 8006e6c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e70:	3301      	adds	r3, #1
 8006e72:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e76:	3301      	adds	r3, #1
 8006e78:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7c:	3301      	adds	r3, #1
 8006e7e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006e80:	6a3b      	ldr	r3, [r7, #32]
 8006e82:	3301      	adds	r3, #1
 8006e84:	623b      	str	r3, [r7, #32]
 8006e86:	6a3a      	ldr	r2, [r7, #32]
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	429a      	cmp	r2, r3
 8006e8c:	d3e6      	bcc.n	8006e5c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006e8e:	8bfb      	ldrh	r3, [r7, #30]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d01e      	beq.n	8006ed2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006e94:	2300      	movs	r3, #0
 8006e96:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006e98:	69bb      	ldr	r3, [r7, #24]
 8006e9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006e9e:	461a      	mov	r2, r3
 8006ea0:	f107 0310 	add.w	r3, r7, #16
 8006ea4:	6812      	ldr	r2, [r2, #0]
 8006ea6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006ea8:	693a      	ldr	r2, [r7, #16]
 8006eaa:	6a3b      	ldr	r3, [r7, #32]
 8006eac:	b2db      	uxtb	r3, r3
 8006eae:	00db      	lsls	r3, r3, #3
 8006eb0:	fa22 f303 	lsr.w	r3, r2, r3
 8006eb4:	b2da      	uxtb	r2, r3
 8006eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb8:	701a      	strb	r2, [r3, #0]
      i++;
 8006eba:	6a3b      	ldr	r3, [r7, #32]
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	623b      	str	r3, [r7, #32]
      pDest++;
 8006ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006ec6:	8bfb      	ldrh	r3, [r7, #30]
 8006ec8:	3b01      	subs	r3, #1
 8006eca:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006ecc:	8bfb      	ldrh	r3, [r7, #30]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d1ea      	bne.n	8006ea8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	372c      	adds	r7, #44	@ 0x2c
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ede:	4770      	bx	lr

08006ee0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b085      	sub	sp, #20
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	695b      	ldr	r3, [r3, #20]
 8006eec:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	699b      	ldr	r3, [r3, #24]
 8006ef2:	68fa      	ldr	r2, [r7, #12]
 8006ef4:	4013      	ands	r3, r2
 8006ef6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
}
 8006efa:	4618      	mov	r0, r3
 8006efc:	3714      	adds	r7, #20
 8006efe:	46bd      	mov	sp, r7
 8006f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f04:	4770      	bx	lr

08006f06 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8006f06:	b480      	push	{r7}
 8006f08:	b085      	sub	sp, #20
 8006f0a:	af00      	add	r7, sp, #0
 8006f0c:	6078      	str	r0, [r7, #4]
 8006f0e:	460b      	mov	r3, r1
 8006f10:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8006f16:	78fb      	ldrb	r3, [r7, #3]
 8006f18:	015a      	lsls	r2, r3, #5
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	4413      	add	r3, r2
 8006f1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8006f26:	78fb      	ldrb	r3, [r7, #3]
 8006f28:	015a      	lsls	r2, r3, #5
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	4413      	add	r3, r2
 8006f2e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f32:	68db      	ldr	r3, [r3, #12]
 8006f34:	68ba      	ldr	r2, [r7, #8]
 8006f36:	4013      	ands	r3, r2
 8006f38:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006f3a:	68bb      	ldr	r3, [r7, #8]
}
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	3714      	adds	r7, #20
 8006f40:	46bd      	mov	sp, r7
 8006f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f46:	4770      	bx	lr

08006f48 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b083      	sub	sp, #12
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	695b      	ldr	r3, [r3, #20]
 8006f54:	f003 0301 	and.w	r3, r3, #1
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	370c      	adds	r7, #12
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr

08006f64 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006f64:	b480      	push	{r7}
 8006f66:	b085      	sub	sp, #20
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	3301      	adds	r3, #1
 8006f74:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006f7c:	d901      	bls.n	8006f82 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006f7e:	2303      	movs	r3, #3
 8006f80:	e022      	b.n	8006fc8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	691b      	ldr	r3, [r3, #16]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	daf2      	bge.n	8006f70 <USB_CoreReset+0xc>

  count = 10U;
 8006f8a:	230a      	movs	r3, #10
 8006f8c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006f8e:	e002      	b.n	8006f96 <USB_CoreReset+0x32>
  {
    count--;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	3b01      	subs	r3, #1
 8006f94:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d1f9      	bne.n	8006f90 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	691b      	ldr	r3, [r3, #16]
 8006fa0:	f043 0201 	orr.w	r2, r3, #1
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	3301      	adds	r3, #1
 8006fac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006fb4:	d901      	bls.n	8006fba <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006fb6:	2303      	movs	r3, #3
 8006fb8:	e006      	b.n	8006fc8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	691b      	ldr	r3, [r3, #16]
 8006fbe:	f003 0301 	and.w	r3, r3, #1
 8006fc2:	2b01      	cmp	r3, #1
 8006fc4:	d0f0      	beq.n	8006fa8 <USB_CoreReset+0x44>

  return HAL_OK;
 8006fc6:	2300      	movs	r3, #0
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3714      	adds	r7, #20
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr

08006fd4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006fd4:	b084      	sub	sp, #16
 8006fd6:	b580      	push	{r7, lr}
 8006fd8:	b086      	sub	sp, #24
 8006fda:	af00      	add	r7, sp, #0
 8006fdc:	6078      	str	r0, [r7, #4]
 8006fde:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006fe2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006ff4:	461a      	mov	r2, r3
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ffe:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800700a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007016:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	68db      	ldr	r3, [r3, #12]
 8007022:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007026:	2b00      	cmp	r3, #0
 8007028:	d119      	bne.n	800705e <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800702a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800702e:	2b01      	cmp	r3, #1
 8007030:	d10a      	bne.n	8007048 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	68fa      	ldr	r2, [r7, #12]
 800703c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007040:	f043 0304 	orr.w	r3, r3, #4
 8007044:	6013      	str	r3, [r2, #0]
 8007046:	e014      	b.n	8007072 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	68fa      	ldr	r2, [r7, #12]
 8007052:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007056:	f023 0304 	bic.w	r3, r3, #4
 800705a:	6013      	str	r3, [r2, #0]
 800705c:	e009      	b.n	8007072 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	68fa      	ldr	r2, [r7, #12]
 8007068:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800706c:	f023 0304 	bic.w	r3, r3, #4
 8007070:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007072:	2110      	movs	r1, #16
 8007074:	6878      	ldr	r0, [r7, #4]
 8007076:	f7ff fe3d 	bl	8006cf4 <USB_FlushTxFifo>
 800707a:	4603      	mov	r3, r0
 800707c:	2b00      	cmp	r3, #0
 800707e:	d001      	beq.n	8007084 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8007080:	2301      	movs	r3, #1
 8007082:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f7ff fe67 	bl	8006d58 <USB_FlushRxFifo>
 800708a:	4603      	mov	r3, r0
 800708c:	2b00      	cmp	r3, #0
 800708e:	d001      	beq.n	8007094 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8007090:	2301      	movs	r3, #1
 8007092:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8007094:	2300      	movs	r3, #0
 8007096:	613b      	str	r3, [r7, #16]
 8007098:	e015      	b.n	80070c6 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	015a      	lsls	r2, r3, #5
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	4413      	add	r3, r2
 80070a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070a6:	461a      	mov	r2, r3
 80070a8:	f04f 33ff 	mov.w	r3, #4294967295
 80070ac:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80070ae:	693b      	ldr	r3, [r7, #16]
 80070b0:	015a      	lsls	r2, r3, #5
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	4413      	add	r3, r2
 80070b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070ba:	461a      	mov	r2, r3
 80070bc:	2300      	movs	r3, #0
 80070be:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80070c0:	693b      	ldr	r3, [r7, #16]
 80070c2:	3301      	adds	r3, #1
 80070c4:	613b      	str	r3, [r7, #16]
 80070c6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80070ca:	461a      	mov	r2, r3
 80070cc:	693b      	ldr	r3, [r7, #16]
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d3e3      	bcc.n	800709a <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f04f 32ff 	mov.w	r2, #4294967295
 80070de:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	4a18      	ldr	r2, [pc, #96]	@ (8007144 <USB_HostInit+0x170>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d10b      	bne.n	8007100 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80070ee:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	4a15      	ldr	r2, [pc, #84]	@ (8007148 <USB_HostInit+0x174>)
 80070f4:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	4a14      	ldr	r2, [pc, #80]	@ (800714c <USB_HostInit+0x178>)
 80070fa:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80070fe:	e009      	b.n	8007114 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2280      	movs	r2, #128	@ 0x80
 8007104:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	4a11      	ldr	r2, [pc, #68]	@ (8007150 <USB_HostInit+0x17c>)
 800710a:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	4a11      	ldr	r2, [pc, #68]	@ (8007154 <USB_HostInit+0x180>)
 8007110:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007114:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007118:	2b00      	cmp	r3, #0
 800711a:	d105      	bne.n	8007128 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	699b      	ldr	r3, [r3, #24]
 8007120:	f043 0210 	orr.w	r2, r3, #16
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	699a      	ldr	r2, [r3, #24]
 800712c:	4b0a      	ldr	r3, [pc, #40]	@ (8007158 <USB_HostInit+0x184>)
 800712e:	4313      	orrs	r3, r2
 8007130:	687a      	ldr	r2, [r7, #4]
 8007132:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8007134:	7dfb      	ldrb	r3, [r7, #23]
}
 8007136:	4618      	mov	r0, r3
 8007138:	3718      	adds	r7, #24
 800713a:	46bd      	mov	sp, r7
 800713c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007140:	b004      	add	sp, #16
 8007142:	4770      	bx	lr
 8007144:	40040000 	.word	0x40040000
 8007148:	01000200 	.word	0x01000200
 800714c:	00e00300 	.word	0x00e00300
 8007150:	00600080 	.word	0x00600080
 8007154:	004000e0 	.word	0x004000e0
 8007158:	a3200008 	.word	0xa3200008

0800715c <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800715c:	b480      	push	{r7}
 800715e:	b085      	sub	sp, #20
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
 8007164:	460b      	mov	r3, r1
 8007166:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	68fa      	ldr	r2, [r7, #12]
 8007176:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800717a:	f023 0303 	bic.w	r3, r3, #3
 800717e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	78fb      	ldrb	r3, [r7, #3]
 800718a:	f003 0303 	and.w	r3, r3, #3
 800718e:	68f9      	ldr	r1, [r7, #12]
 8007190:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007194:	4313      	orrs	r3, r2
 8007196:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8007198:	78fb      	ldrb	r3, [r7, #3]
 800719a:	2b01      	cmp	r3, #1
 800719c:	d107      	bne.n	80071ae <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80071a4:	461a      	mov	r2, r3
 80071a6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80071aa:	6053      	str	r3, [r2, #4]
 80071ac:	e00c      	b.n	80071c8 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80071ae:	78fb      	ldrb	r3, [r7, #3]
 80071b0:	2b02      	cmp	r3, #2
 80071b2:	d107      	bne.n	80071c4 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80071ba:	461a      	mov	r2, r3
 80071bc:	f241 7370 	movw	r3, #6000	@ 0x1770
 80071c0:	6053      	str	r3, [r2, #4]
 80071c2:	e001      	b.n	80071c8 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	e000      	b.n	80071ca <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80071c8:	2300      	movs	r3, #0
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3714      	adds	r7, #20
 80071ce:	46bd      	mov	sp, r7
 80071d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d4:	4770      	bx	lr

080071d6 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80071d6:	b580      	push	{r7, lr}
 80071d8:	b084      	sub	sp, #16
 80071da:	af00      	add	r7, sp, #0
 80071dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80071e2:	2300      	movs	r3, #0
 80071e4:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80071f0:	68bb      	ldr	r3, [r7, #8]
 80071f2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80071f6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	68fa      	ldr	r2, [r7, #12]
 80071fc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007200:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007204:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8007206:	2064      	movs	r0, #100	@ 0x64
 8007208:	f7fb f85a 	bl	80022c0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	68fa      	ldr	r2, [r7, #12]
 8007210:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007214:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007218:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800721a:	200a      	movs	r0, #10
 800721c:	f7fb f850 	bl	80022c0 <HAL_Delay>

  return HAL_OK;
 8007220:	2300      	movs	r3, #0
}
 8007222:	4618      	mov	r0, r3
 8007224:	3710      	adds	r7, #16
 8007226:	46bd      	mov	sp, r7
 8007228:	bd80      	pop	{r7, pc}

0800722a <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800722a:	b480      	push	{r7}
 800722c:	b085      	sub	sp, #20
 800722e:	af00      	add	r7, sp, #0
 8007230:	6078      	str	r0, [r7, #4]
 8007232:	460b      	mov	r3, r1
 8007234:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800723a:	2300      	movs	r3, #0
 800723c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800724e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007256:	2b00      	cmp	r3, #0
 8007258:	d109      	bne.n	800726e <USB_DriveVbus+0x44>
 800725a:	78fb      	ldrb	r3, [r7, #3]
 800725c:	2b01      	cmp	r3, #1
 800725e:	d106      	bne.n	800726e <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	68fa      	ldr	r2, [r7, #12]
 8007264:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007268:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800726c:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007274:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007278:	d109      	bne.n	800728e <USB_DriveVbus+0x64>
 800727a:	78fb      	ldrb	r3, [r7, #3]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d106      	bne.n	800728e <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	68fa      	ldr	r2, [r7, #12]
 8007284:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8007288:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800728c:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800728e:	2300      	movs	r3, #0
}
 8007290:	4618      	mov	r0, r3
 8007292:	3714      	adds	r7, #20
 8007294:	46bd      	mov	sp, r7
 8007296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729a:	4770      	bx	lr

0800729c <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 800729c:	b480      	push	{r7}
 800729e:	b085      	sub	sp, #20
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80072a8:	2300      	movs	r3, #0
 80072aa:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	0c5b      	lsrs	r3, r3, #17
 80072ba:	f003 0303 	and.w	r3, r3, #3
}
 80072be:	4618      	mov	r0, r3
 80072c0:	3714      	adds	r7, #20
 80072c2:	46bd      	mov	sp, r7
 80072c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c8:	4770      	bx	lr

080072ca <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80072ca:	b480      	push	{r7}
 80072cc:	b085      	sub	sp, #20
 80072ce:	af00      	add	r7, sp, #0
 80072d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072dc:	689b      	ldr	r3, [r3, #8]
 80072de:	b29b      	uxth	r3, r3
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3714      	adds	r7, #20
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b088      	sub	sp, #32
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
 80072f4:	4608      	mov	r0, r1
 80072f6:	4611      	mov	r1, r2
 80072f8:	461a      	mov	r2, r3
 80072fa:	4603      	mov	r3, r0
 80072fc:	70fb      	strb	r3, [r7, #3]
 80072fe:	460b      	mov	r3, r1
 8007300:	70bb      	strb	r3, [r7, #2]
 8007302:	4613      	mov	r3, r2
 8007304:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8007306:	2300      	movs	r3, #0
 8007308:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 800730e:	78fb      	ldrb	r3, [r7, #3]
 8007310:	015a      	lsls	r2, r3, #5
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	4413      	add	r3, r2
 8007316:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800731a:	461a      	mov	r2, r3
 800731c:	f04f 33ff 	mov.w	r3, #4294967295
 8007320:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8007322:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007326:	2b03      	cmp	r3, #3
 8007328:	d87c      	bhi.n	8007424 <USB_HC_Init+0x138>
 800732a:	a201      	add	r2, pc, #4	@ (adr r2, 8007330 <USB_HC_Init+0x44>)
 800732c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007330:	08007341 	.word	0x08007341
 8007334:	080073e7 	.word	0x080073e7
 8007338:	08007341 	.word	0x08007341
 800733c:	080073a9 	.word	0x080073a9
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8007340:	78fb      	ldrb	r3, [r7, #3]
 8007342:	015a      	lsls	r2, r3, #5
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	4413      	add	r3, r2
 8007348:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800734c:	461a      	mov	r2, r3
 800734e:	f240 439d 	movw	r3, #1181	@ 0x49d
 8007352:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8007354:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007358:	2b00      	cmp	r3, #0
 800735a:	da10      	bge.n	800737e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800735c:	78fb      	ldrb	r3, [r7, #3]
 800735e:	015a      	lsls	r2, r3, #5
 8007360:	693b      	ldr	r3, [r7, #16]
 8007362:	4413      	add	r3, r2
 8007364:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007368:	68db      	ldr	r3, [r3, #12]
 800736a:	78fa      	ldrb	r2, [r7, #3]
 800736c:	0151      	lsls	r1, r2, #5
 800736e:	693a      	ldr	r2, [r7, #16]
 8007370:	440a      	add	r2, r1
 8007372:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007376:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800737a:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 800737c:	e055      	b.n	800742a <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	4a6f      	ldr	r2, [pc, #444]	@ (8007540 <USB_HC_Init+0x254>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d151      	bne.n	800742a <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8007386:	78fb      	ldrb	r3, [r7, #3]
 8007388:	015a      	lsls	r2, r3, #5
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	4413      	add	r3, r2
 800738e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007392:	68db      	ldr	r3, [r3, #12]
 8007394:	78fa      	ldrb	r2, [r7, #3]
 8007396:	0151      	lsls	r1, r2, #5
 8007398:	693a      	ldr	r2, [r7, #16]
 800739a:	440a      	add	r2, r1
 800739c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80073a0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80073a4:	60d3      	str	r3, [r2, #12]
      break;
 80073a6:	e040      	b.n	800742a <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80073a8:	78fb      	ldrb	r3, [r7, #3]
 80073aa:	015a      	lsls	r2, r3, #5
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	4413      	add	r3, r2
 80073b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073b4:	461a      	mov	r2, r3
 80073b6:	f240 639d 	movw	r3, #1693	@ 0x69d
 80073ba:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80073bc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	da34      	bge.n	800742e <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80073c4:	78fb      	ldrb	r3, [r7, #3]
 80073c6:	015a      	lsls	r2, r3, #5
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	4413      	add	r3, r2
 80073cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073d0:	68db      	ldr	r3, [r3, #12]
 80073d2:	78fa      	ldrb	r2, [r7, #3]
 80073d4:	0151      	lsls	r1, r2, #5
 80073d6:	693a      	ldr	r2, [r7, #16]
 80073d8:	440a      	add	r2, r1
 80073da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80073de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80073e2:	60d3      	str	r3, [r2, #12]
      }

      break;
 80073e4:	e023      	b.n	800742e <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80073e6:	78fb      	ldrb	r3, [r7, #3]
 80073e8:	015a      	lsls	r2, r3, #5
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	4413      	add	r3, r2
 80073ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073f2:	461a      	mov	r2, r3
 80073f4:	f240 2325 	movw	r3, #549	@ 0x225
 80073f8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80073fa:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	da17      	bge.n	8007432 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8007402:	78fb      	ldrb	r3, [r7, #3]
 8007404:	015a      	lsls	r2, r3, #5
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	4413      	add	r3, r2
 800740a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800740e:	68db      	ldr	r3, [r3, #12]
 8007410:	78fa      	ldrb	r2, [r7, #3]
 8007412:	0151      	lsls	r1, r2, #5
 8007414:	693a      	ldr	r2, [r7, #16]
 8007416:	440a      	add	r2, r1
 8007418:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800741c:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8007420:	60d3      	str	r3, [r2, #12]
      }
      break;
 8007422:	e006      	b.n	8007432 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8007424:	2301      	movs	r3, #1
 8007426:	77fb      	strb	r3, [r7, #31]
      break;
 8007428:	e004      	b.n	8007434 <USB_HC_Init+0x148>
      break;
 800742a:	bf00      	nop
 800742c:	e002      	b.n	8007434 <USB_HC_Init+0x148>
      break;
 800742e:	bf00      	nop
 8007430:	e000      	b.n	8007434 <USB_HC_Init+0x148>
      break;
 8007432:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007434:	78fb      	ldrb	r3, [r7, #3]
 8007436:	015a      	lsls	r2, r3, #5
 8007438:	693b      	ldr	r3, [r7, #16]
 800743a:	4413      	add	r3, r2
 800743c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007440:	461a      	mov	r2, r3
 8007442:	2300      	movs	r3, #0
 8007444:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8007446:	78fb      	ldrb	r3, [r7, #3]
 8007448:	015a      	lsls	r2, r3, #5
 800744a:	693b      	ldr	r3, [r7, #16]
 800744c:	4413      	add	r3, r2
 800744e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007452:	68db      	ldr	r3, [r3, #12]
 8007454:	78fa      	ldrb	r2, [r7, #3]
 8007456:	0151      	lsls	r1, r2, #5
 8007458:	693a      	ldr	r2, [r7, #16]
 800745a:	440a      	add	r2, r1
 800745c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007460:	f043 0302 	orr.w	r3, r3, #2
 8007464:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800746c:	699a      	ldr	r2, [r3, #24]
 800746e:	78fb      	ldrb	r3, [r7, #3]
 8007470:	f003 030f 	and.w	r3, r3, #15
 8007474:	2101      	movs	r1, #1
 8007476:	fa01 f303 	lsl.w	r3, r1, r3
 800747a:	6939      	ldr	r1, [r7, #16]
 800747c:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8007480:	4313      	orrs	r3, r2
 8007482:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	699b      	ldr	r3, [r3, #24]
 8007488:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8007490:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007494:	2b00      	cmp	r3, #0
 8007496:	da03      	bge.n	80074a0 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8007498:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800749c:	61bb      	str	r3, [r7, #24]
 800749e:	e001      	b.n	80074a4 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 80074a0:	2300      	movs	r3, #0
 80074a2:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80074a4:	6878      	ldr	r0, [r7, #4]
 80074a6:	f7ff fef9 	bl	800729c <USB_GetHostSpeed>
 80074aa:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80074ac:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80074b0:	2b02      	cmp	r3, #2
 80074b2:	d106      	bne.n	80074c2 <USB_HC_Init+0x1d6>
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	2b02      	cmp	r3, #2
 80074b8:	d003      	beq.n	80074c2 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80074ba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80074be:	617b      	str	r3, [r7, #20]
 80074c0:	e001      	b.n	80074c6 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80074c2:	2300      	movs	r3, #0
 80074c4:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80074c6:	787b      	ldrb	r3, [r7, #1]
 80074c8:	059b      	lsls	r3, r3, #22
 80074ca:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80074ce:	78bb      	ldrb	r3, [r7, #2]
 80074d0:	02db      	lsls	r3, r3, #11
 80074d2:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80074d6:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80074d8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80074dc:	049b      	lsls	r3, r3, #18
 80074de:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80074e2:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 80074e4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80074e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80074ea:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 80074ec:	69bb      	ldr	r3, [r7, #24]
 80074ee:	431a      	orrs	r2, r3
 80074f0:	697b      	ldr	r3, [r7, #20]
 80074f2:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80074f4:	78fa      	ldrb	r2, [r7, #3]
 80074f6:	0151      	lsls	r1, r2, #5
 80074f8:	693a      	ldr	r2, [r7, #16]
 80074fa:	440a      	add	r2, r1
 80074fc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8007500:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8007504:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8007506:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800750a:	2b03      	cmp	r3, #3
 800750c:	d003      	beq.n	8007516 <USB_HC_Init+0x22a>
 800750e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007512:	2b01      	cmp	r3, #1
 8007514:	d10f      	bne.n	8007536 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007516:	78fb      	ldrb	r3, [r7, #3]
 8007518:	015a      	lsls	r2, r3, #5
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	4413      	add	r3, r2
 800751e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	78fa      	ldrb	r2, [r7, #3]
 8007526:	0151      	lsls	r1, r2, #5
 8007528:	693a      	ldr	r2, [r7, #16]
 800752a:	440a      	add	r2, r1
 800752c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007530:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007534:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8007536:	7ffb      	ldrb	r3, [r7, #31]
}
 8007538:	4618      	mov	r0, r3
 800753a:	3720      	adds	r7, #32
 800753c:	46bd      	mov	sp, r7
 800753e:	bd80      	pop	{r7, pc}
 8007540:	40040000 	.word	0x40040000

08007544 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b08c      	sub	sp, #48	@ 0x30
 8007548:	af02      	add	r7, sp, #8
 800754a:	60f8      	str	r0, [r7, #12]
 800754c:	60b9      	str	r1, [r7, #8]
 800754e:	4613      	mov	r3, r2
 8007550:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	785b      	ldrb	r3, [r3, #1]
 800755a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 800755c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007560:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	4a5d      	ldr	r2, [pc, #372]	@ (80076dc <USB_HC_StartXfer+0x198>)
 8007566:	4293      	cmp	r3, r2
 8007568:	d12f      	bne.n	80075ca <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 800756a:	79fb      	ldrb	r3, [r7, #7]
 800756c:	2b01      	cmp	r3, #1
 800756e:	d11c      	bne.n	80075aa <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	7c9b      	ldrb	r3, [r3, #18]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d003      	beq.n	8007580 <USB_HC_StartXfer+0x3c>
 8007578:	68bb      	ldr	r3, [r7, #8]
 800757a:	7c9b      	ldrb	r3, [r3, #18]
 800757c:	2b02      	cmp	r3, #2
 800757e:	d124      	bne.n	80075ca <USB_HC_StartXfer+0x86>
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	799b      	ldrb	r3, [r3, #6]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d120      	bne.n	80075ca <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8007588:	69fb      	ldr	r3, [r7, #28]
 800758a:	015a      	lsls	r2, r3, #5
 800758c:	6a3b      	ldr	r3, [r7, #32]
 800758e:	4413      	add	r3, r2
 8007590:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007594:	68db      	ldr	r3, [r3, #12]
 8007596:	69fa      	ldr	r2, [r7, #28]
 8007598:	0151      	lsls	r1, r2, #5
 800759a:	6a3a      	ldr	r2, [r7, #32]
 800759c:	440a      	add	r2, r1
 800759e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80075a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075a6:	60d3      	str	r3, [r2, #12]
 80075a8:	e00f      	b.n	80075ca <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	791b      	ldrb	r3, [r3, #4]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d10b      	bne.n	80075ca <USB_HC_StartXfer+0x86>
 80075b2:	68bb      	ldr	r3, [r7, #8]
 80075b4:	795b      	ldrb	r3, [r3, #5]
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d107      	bne.n	80075ca <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	785b      	ldrb	r3, [r3, #1]
 80075be:	4619      	mov	r1, r3
 80075c0:	68f8      	ldr	r0, [r7, #12]
 80075c2:	f000 fb6b 	bl	8007c9c <USB_DoPing>
        return HAL_OK;
 80075c6:	2300      	movs	r3, #0
 80075c8:	e232      	b.n	8007a30 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	799b      	ldrb	r3, [r3, #6]
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	d158      	bne.n	8007684 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80075d2:	2301      	movs	r3, #1
 80075d4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	78db      	ldrb	r3, [r3, #3]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d007      	beq.n	80075ee <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80075de:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80075e0:	68ba      	ldr	r2, [r7, #8]
 80075e2:	8a92      	ldrh	r2, [r2, #20]
 80075e4:	fb03 f202 	mul.w	r2, r3, r2
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	61da      	str	r2, [r3, #28]
 80075ec:	e07c      	b.n	80076e8 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	7c9b      	ldrb	r3, [r3, #18]
 80075f2:	2b01      	cmp	r3, #1
 80075f4:	d130      	bne.n	8007658 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	6a1b      	ldr	r3, [r3, #32]
 80075fa:	2bbc      	cmp	r3, #188	@ 0xbc
 80075fc:	d918      	bls.n	8007630 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	8a9b      	ldrh	r3, [r3, #20]
 8007602:	461a      	mov	r2, r3
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	69da      	ldr	r2, [r3, #28]
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8007610:	68bb      	ldr	r3, [r7, #8]
 8007612:	68db      	ldr	r3, [r3, #12]
 8007614:	2b01      	cmp	r3, #1
 8007616:	d003      	beq.n	8007620 <USB_HC_StartXfer+0xdc>
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	68db      	ldr	r3, [r3, #12]
 800761c:	2b02      	cmp	r3, #2
 800761e:	d103      	bne.n	8007628 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	2202      	movs	r2, #2
 8007624:	60da      	str	r2, [r3, #12]
 8007626:	e05f      	b.n	80076e8 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	2201      	movs	r2, #1
 800762c:	60da      	str	r2, [r3, #12]
 800762e:	e05b      	b.n	80076e8 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	6a1a      	ldr	r2, [r3, #32]
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	68db      	ldr	r3, [r3, #12]
 800763c:	2b01      	cmp	r3, #1
 800763e:	d007      	beq.n	8007650 <USB_HC_StartXfer+0x10c>
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	68db      	ldr	r3, [r3, #12]
 8007644:	2b02      	cmp	r3, #2
 8007646:	d003      	beq.n	8007650 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	2204      	movs	r2, #4
 800764c:	60da      	str	r2, [r3, #12]
 800764e:	e04b      	b.n	80076e8 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	2203      	movs	r2, #3
 8007654:	60da      	str	r2, [r3, #12]
 8007656:	e047      	b.n	80076e8 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8007658:	79fb      	ldrb	r3, [r7, #7]
 800765a:	2b01      	cmp	r3, #1
 800765c:	d10d      	bne.n	800767a <USB_HC_StartXfer+0x136>
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	6a1b      	ldr	r3, [r3, #32]
 8007662:	68ba      	ldr	r2, [r7, #8]
 8007664:	8a92      	ldrh	r2, [r2, #20]
 8007666:	4293      	cmp	r3, r2
 8007668:	d907      	bls.n	800767a <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800766a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800766c:	68ba      	ldr	r2, [r7, #8]
 800766e:	8a92      	ldrh	r2, [r2, #20]
 8007670:	fb03 f202 	mul.w	r2, r3, r2
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	61da      	str	r2, [r3, #28]
 8007678:	e036      	b.n	80076e8 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	6a1a      	ldr	r2, [r3, #32]
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	61da      	str	r2, [r3, #28]
 8007682:	e031      	b.n	80076e8 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	6a1b      	ldr	r3, [r3, #32]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d018      	beq.n	80076be <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	6a1b      	ldr	r3, [r3, #32]
 8007690:	68ba      	ldr	r2, [r7, #8]
 8007692:	8a92      	ldrh	r2, [r2, #20]
 8007694:	4413      	add	r3, r2
 8007696:	3b01      	subs	r3, #1
 8007698:	68ba      	ldr	r2, [r7, #8]
 800769a:	8a92      	ldrh	r2, [r2, #20]
 800769c:	fbb3 f3f2 	udiv	r3, r3, r2
 80076a0:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 80076a2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80076a4:	8b7b      	ldrh	r3, [r7, #26]
 80076a6:	429a      	cmp	r2, r3
 80076a8:	d90b      	bls.n	80076c2 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 80076aa:	8b7b      	ldrh	r3, [r7, #26]
 80076ac:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80076ae:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80076b0:	68ba      	ldr	r2, [r7, #8]
 80076b2:	8a92      	ldrh	r2, [r2, #20]
 80076b4:	fb03 f202 	mul.w	r2, r3, r2
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	61da      	str	r2, [r3, #28]
 80076bc:	e001      	b.n	80076c2 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 80076be:	2301      	movs	r3, #1
 80076c0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	78db      	ldrb	r3, [r3, #3]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d00a      	beq.n	80076e0 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80076ca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80076cc:	68ba      	ldr	r2, [r7, #8]
 80076ce:	8a92      	ldrh	r2, [r2, #20]
 80076d0:	fb03 f202 	mul.w	r2, r3, r2
 80076d4:	68bb      	ldr	r3, [r7, #8]
 80076d6:	61da      	str	r2, [r3, #28]
 80076d8:	e006      	b.n	80076e8 <USB_HC_StartXfer+0x1a4>
 80076da:	bf00      	nop
 80076dc:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	6a1a      	ldr	r2, [r3, #32]
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80076e8:	68bb      	ldr	r3, [r7, #8]
 80076ea:	69db      	ldr	r3, [r3, #28]
 80076ec:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80076f0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80076f2:	04d9      	lsls	r1, r3, #19
 80076f4:	4ba3      	ldr	r3, [pc, #652]	@ (8007984 <USB_HC_StartXfer+0x440>)
 80076f6:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 80076f8:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	7d9b      	ldrb	r3, [r3, #22]
 80076fe:	075b      	lsls	r3, r3, #29
 8007700:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007704:	69f9      	ldr	r1, [r7, #28]
 8007706:	0148      	lsls	r0, r1, #5
 8007708:	6a39      	ldr	r1, [r7, #32]
 800770a:	4401      	add	r1, r0
 800770c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007710:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8007712:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8007714:	79fb      	ldrb	r3, [r7, #7]
 8007716:	2b00      	cmp	r3, #0
 8007718:	d009      	beq.n	800772e <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	6999      	ldr	r1, [r3, #24]
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	015a      	lsls	r2, r3, #5
 8007722:	6a3b      	ldr	r3, [r7, #32]
 8007724:	4413      	add	r3, r2
 8007726:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800772a:	460a      	mov	r2, r1
 800772c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800772e:	6a3b      	ldr	r3, [r7, #32]
 8007730:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007734:	689b      	ldr	r3, [r3, #8]
 8007736:	f003 0301 	and.w	r3, r3, #1
 800773a:	2b00      	cmp	r3, #0
 800773c:	bf0c      	ite	eq
 800773e:	2301      	moveq	r3, #1
 8007740:	2300      	movne	r3, #0
 8007742:	b2db      	uxtb	r3, r3
 8007744:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8007746:	69fb      	ldr	r3, [r7, #28]
 8007748:	015a      	lsls	r2, r3, #5
 800774a:	6a3b      	ldr	r3, [r7, #32]
 800774c:	4413      	add	r3, r2
 800774e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	69fa      	ldr	r2, [r7, #28]
 8007756:	0151      	lsls	r1, r2, #5
 8007758:	6a3a      	ldr	r2, [r7, #32]
 800775a:	440a      	add	r2, r1
 800775c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007760:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007764:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8007766:	69fb      	ldr	r3, [r7, #28]
 8007768:	015a      	lsls	r2, r3, #5
 800776a:	6a3b      	ldr	r3, [r7, #32]
 800776c:	4413      	add	r3, r2
 800776e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007772:	681a      	ldr	r2, [r3, #0]
 8007774:	7e7b      	ldrb	r3, [r7, #25]
 8007776:	075b      	lsls	r3, r3, #29
 8007778:	69f9      	ldr	r1, [r7, #28]
 800777a:	0148      	lsls	r0, r1, #5
 800777c:	6a39      	ldr	r1, [r7, #32]
 800777e:	4401      	add	r1, r0
 8007780:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8007784:	4313      	orrs	r3, r2
 8007786:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	799b      	ldrb	r3, [r3, #6]
 800778c:	2b01      	cmp	r3, #1
 800778e:	f040 80c3 	bne.w	8007918 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	7c5b      	ldrb	r3, [r3, #17]
 8007796:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8007798:	68ba      	ldr	r2, [r7, #8]
 800779a:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800779c:	4313      	orrs	r3, r2
 800779e:	69fa      	ldr	r2, [r7, #28]
 80077a0:	0151      	lsls	r1, r2, #5
 80077a2:	6a3a      	ldr	r2, [r7, #32]
 80077a4:	440a      	add	r2, r1
 80077a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80077aa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80077ae:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 80077b0:	69fb      	ldr	r3, [r7, #28]
 80077b2:	015a      	lsls	r2, r3, #5
 80077b4:	6a3b      	ldr	r3, [r7, #32]
 80077b6:	4413      	add	r3, r2
 80077b8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077bc:	68db      	ldr	r3, [r3, #12]
 80077be:	69fa      	ldr	r2, [r7, #28]
 80077c0:	0151      	lsls	r1, r2, #5
 80077c2:	6a3a      	ldr	r2, [r7, #32]
 80077c4:	440a      	add	r2, r1
 80077c6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077ca:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80077ce:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 80077d0:	68bb      	ldr	r3, [r7, #8]
 80077d2:	79db      	ldrb	r3, [r3, #7]
 80077d4:	2b01      	cmp	r3, #1
 80077d6:	d123      	bne.n	8007820 <USB_HC_StartXfer+0x2dc>
 80077d8:	68bb      	ldr	r3, [r7, #8]
 80077da:	78db      	ldrb	r3, [r3, #3]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d11f      	bne.n	8007820 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80077e0:	69fb      	ldr	r3, [r7, #28]
 80077e2:	015a      	lsls	r2, r3, #5
 80077e4:	6a3b      	ldr	r3, [r7, #32]
 80077e6:	4413      	add	r3, r2
 80077e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	69fa      	ldr	r2, [r7, #28]
 80077f0:	0151      	lsls	r1, r2, #5
 80077f2:	6a3a      	ldr	r2, [r7, #32]
 80077f4:	440a      	add	r2, r1
 80077f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80077fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80077fe:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8007800:	69fb      	ldr	r3, [r7, #28]
 8007802:	015a      	lsls	r2, r3, #5
 8007804:	6a3b      	ldr	r3, [r7, #32]
 8007806:	4413      	add	r3, r2
 8007808:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800780c:	68db      	ldr	r3, [r3, #12]
 800780e:	69fa      	ldr	r2, [r7, #28]
 8007810:	0151      	lsls	r1, r2, #5
 8007812:	6a3a      	ldr	r2, [r7, #32]
 8007814:	440a      	add	r2, r1
 8007816:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800781a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800781e:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	7c9b      	ldrb	r3, [r3, #18]
 8007824:	2b01      	cmp	r3, #1
 8007826:	d003      	beq.n	8007830 <USB_HC_StartXfer+0x2ec>
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	7c9b      	ldrb	r3, [r3, #18]
 800782c:	2b03      	cmp	r3, #3
 800782e:	d117      	bne.n	8007860 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8007834:	2b01      	cmp	r3, #1
 8007836:	d113      	bne.n	8007860 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	78db      	ldrb	r3, [r3, #3]
 800783c:	2b01      	cmp	r3, #1
 800783e:	d10f      	bne.n	8007860 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007840:	69fb      	ldr	r3, [r7, #28]
 8007842:	015a      	lsls	r2, r3, #5
 8007844:	6a3b      	ldr	r3, [r7, #32]
 8007846:	4413      	add	r3, r2
 8007848:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	69fa      	ldr	r2, [r7, #28]
 8007850:	0151      	lsls	r1, r2, #5
 8007852:	6a3a      	ldr	r2, [r7, #32]
 8007854:	440a      	add	r2, r1
 8007856:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800785a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800785e:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	7c9b      	ldrb	r3, [r3, #18]
 8007864:	2b01      	cmp	r3, #1
 8007866:	d162      	bne.n	800792e <USB_HC_StartXfer+0x3ea>
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	78db      	ldrb	r3, [r3, #3]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d15e      	bne.n	800792e <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	68db      	ldr	r3, [r3, #12]
 8007874:	3b01      	subs	r3, #1
 8007876:	2b03      	cmp	r3, #3
 8007878:	d858      	bhi.n	800792c <USB_HC_StartXfer+0x3e8>
 800787a:	a201      	add	r2, pc, #4	@ (adr r2, 8007880 <USB_HC_StartXfer+0x33c>)
 800787c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007880:	08007891 	.word	0x08007891
 8007884:	080078b3 	.word	0x080078b3
 8007888:	080078d5 	.word	0x080078d5
 800788c:	080078f7 	.word	0x080078f7
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007890:	69fb      	ldr	r3, [r7, #28]
 8007892:	015a      	lsls	r2, r3, #5
 8007894:	6a3b      	ldr	r3, [r7, #32]
 8007896:	4413      	add	r3, r2
 8007898:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800789c:	685b      	ldr	r3, [r3, #4]
 800789e:	69fa      	ldr	r2, [r7, #28]
 80078a0:	0151      	lsls	r1, r2, #5
 80078a2:	6a3a      	ldr	r2, [r7, #32]
 80078a4:	440a      	add	r2, r1
 80078a6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80078aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078ae:	6053      	str	r3, [r2, #4]
          break;
 80078b0:	e03d      	b.n	800792e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	015a      	lsls	r2, r3, #5
 80078b6:	6a3b      	ldr	r3, [r7, #32]
 80078b8:	4413      	add	r3, r2
 80078ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078be:	685b      	ldr	r3, [r3, #4]
 80078c0:	69fa      	ldr	r2, [r7, #28]
 80078c2:	0151      	lsls	r1, r2, #5
 80078c4:	6a3a      	ldr	r2, [r7, #32]
 80078c6:	440a      	add	r2, r1
 80078c8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80078cc:	f043 030e 	orr.w	r3, r3, #14
 80078d0:	6053      	str	r3, [r2, #4]
          break;
 80078d2:	e02c      	b.n	800792e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80078d4:	69fb      	ldr	r3, [r7, #28]
 80078d6:	015a      	lsls	r2, r3, #5
 80078d8:	6a3b      	ldr	r3, [r7, #32]
 80078da:	4413      	add	r3, r2
 80078dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	69fa      	ldr	r2, [r7, #28]
 80078e4:	0151      	lsls	r1, r2, #5
 80078e6:	6a3a      	ldr	r2, [r7, #32]
 80078e8:	440a      	add	r2, r1
 80078ea:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80078ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80078f2:	6053      	str	r3, [r2, #4]
          break;
 80078f4:	e01b      	b.n	800792e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80078f6:	69fb      	ldr	r3, [r7, #28]
 80078f8:	015a      	lsls	r2, r3, #5
 80078fa:	6a3b      	ldr	r3, [r7, #32]
 80078fc:	4413      	add	r3, r2
 80078fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	69fa      	ldr	r2, [r7, #28]
 8007906:	0151      	lsls	r1, r2, #5
 8007908:	6a3a      	ldr	r2, [r7, #32]
 800790a:	440a      	add	r2, r1
 800790c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007910:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007914:	6053      	str	r3, [r2, #4]
          break;
 8007916:	e00a      	b.n	800792e <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	015a      	lsls	r2, r3, #5
 800791c:	6a3b      	ldr	r3, [r7, #32]
 800791e:	4413      	add	r3, r2
 8007920:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007924:	461a      	mov	r2, r3
 8007926:	2300      	movs	r3, #0
 8007928:	6053      	str	r3, [r2, #4]
 800792a:	e000      	b.n	800792e <USB_HC_StartXfer+0x3ea>
          break;
 800792c:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800792e:	69fb      	ldr	r3, [r7, #28]
 8007930:	015a      	lsls	r2, r3, #5
 8007932:	6a3b      	ldr	r3, [r7, #32]
 8007934:	4413      	add	r3, r2
 8007936:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800793e:	693b      	ldr	r3, [r7, #16]
 8007940:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007944:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007946:	68bb      	ldr	r3, [r7, #8]
 8007948:	78db      	ldrb	r3, [r3, #3]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d004      	beq.n	8007958 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007954:	613b      	str	r3, [r7, #16]
 8007956:	e003      	b.n	8007960 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800795e:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007960:	693b      	ldr	r3, [r7, #16]
 8007962:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007966:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007968:	69fb      	ldr	r3, [r7, #28]
 800796a:	015a      	lsls	r2, r3, #5
 800796c:	6a3b      	ldr	r3, [r7, #32]
 800796e:	4413      	add	r3, r2
 8007970:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007974:	461a      	mov	r2, r3
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800797a:	79fb      	ldrb	r3, [r7, #7]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d003      	beq.n	8007988 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8007980:	2300      	movs	r3, #0
 8007982:	e055      	b.n	8007a30 <USB_HC_StartXfer+0x4ec>
 8007984:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	78db      	ldrb	r3, [r3, #3]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d14e      	bne.n	8007a2e <USB_HC_StartXfer+0x4ea>
 8007990:	68bb      	ldr	r3, [r7, #8]
 8007992:	6a1b      	ldr	r3, [r3, #32]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d04a      	beq.n	8007a2e <USB_HC_StartXfer+0x4ea>
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	79db      	ldrb	r3, [r3, #7]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d146      	bne.n	8007a2e <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 80079a0:	68bb      	ldr	r3, [r7, #8]
 80079a2:	7c9b      	ldrb	r3, [r3, #18]
 80079a4:	2b03      	cmp	r3, #3
 80079a6:	d831      	bhi.n	8007a0c <USB_HC_StartXfer+0x4c8>
 80079a8:	a201      	add	r2, pc, #4	@ (adr r2, 80079b0 <USB_HC_StartXfer+0x46c>)
 80079aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ae:	bf00      	nop
 80079b0:	080079c1 	.word	0x080079c1
 80079b4:	080079e5 	.word	0x080079e5
 80079b8:	080079c1 	.word	0x080079c1
 80079bc:	080079e5 	.word	0x080079e5
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	6a1b      	ldr	r3, [r3, #32]
 80079c4:	3303      	adds	r3, #3
 80079c6:	089b      	lsrs	r3, r3, #2
 80079c8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80079ca:	8afa      	ldrh	r2, [r7, #22]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079d0:	b29b      	uxth	r3, r3
 80079d2:	429a      	cmp	r2, r3
 80079d4:	d91c      	bls.n	8007a10 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	699b      	ldr	r3, [r3, #24]
 80079da:	f043 0220 	orr.w	r2, r3, #32
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	619a      	str	r2, [r3, #24]
        }
        break;
 80079e2:	e015      	b.n	8007a10 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	6a1b      	ldr	r3, [r3, #32]
 80079e8:	3303      	adds	r3, #3
 80079ea:	089b      	lsrs	r3, r3, #2
 80079ec:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80079ee:	8afa      	ldrh	r2, [r7, #22]
 80079f0:	6a3b      	ldr	r3, [r7, #32]
 80079f2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80079f6:	691b      	ldr	r3, [r3, #16]
 80079f8:	b29b      	uxth	r3, r3
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d90a      	bls.n	8007a14 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	699b      	ldr	r3, [r3, #24]
 8007a02:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	619a      	str	r2, [r3, #24]
        }
        break;
 8007a0a:	e003      	b.n	8007a14 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8007a0c:	bf00      	nop
 8007a0e:	e002      	b.n	8007a16 <USB_HC_StartXfer+0x4d2>
        break;
 8007a10:	bf00      	nop
 8007a12:	e000      	b.n	8007a16 <USB_HC_StartXfer+0x4d2>
        break;
 8007a14:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	6999      	ldr	r1, [r3, #24]
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	785a      	ldrb	r2, [r3, #1]
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	6a1b      	ldr	r3, [r3, #32]
 8007a22:	b29b      	uxth	r3, r3
 8007a24:	2000      	movs	r0, #0
 8007a26:	9000      	str	r0, [sp, #0]
 8007a28:	68f8      	ldr	r0, [r7, #12]
 8007a2a:	f7ff f9c3 	bl	8006db4 <USB_WritePacket>
  }

  return HAL_OK;
 8007a2e:	2300      	movs	r3, #0
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	3728      	adds	r7, #40	@ 0x28
 8007a34:	46bd      	mov	sp, r7
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b085      	sub	sp, #20
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007a4a:	695b      	ldr	r3, [r3, #20]
 8007a4c:	b29b      	uxth	r3, r3
}
 8007a4e:	4618      	mov	r0, r3
 8007a50:	3714      	adds	r7, #20
 8007a52:	46bd      	mov	sp, r7
 8007a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a58:	4770      	bx	lr

08007a5a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007a5a:	b480      	push	{r7}
 8007a5c:	b089      	sub	sp, #36	@ 0x24
 8007a5e:	af00      	add	r7, sp, #0
 8007a60:	6078      	str	r0, [r7, #4]
 8007a62:	460b      	mov	r3, r1
 8007a64:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007a6a:	78fb      	ldrb	r3, [r7, #3]
 8007a6c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007a72:	69bb      	ldr	r3, [r7, #24]
 8007a74:	015a      	lsls	r2, r3, #5
 8007a76:	69fb      	ldr	r3, [r7, #28]
 8007a78:	4413      	add	r3, r2
 8007a7a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	0c9b      	lsrs	r3, r3, #18
 8007a82:	f003 0303 	and.w	r3, r3, #3
 8007a86:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8007a88:	69bb      	ldr	r3, [r7, #24]
 8007a8a:	015a      	lsls	r2, r3, #5
 8007a8c:	69fb      	ldr	r3, [r7, #28]
 8007a8e:	4413      	add	r3, r2
 8007a90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	0fdb      	lsrs	r3, r3, #31
 8007a98:	f003 0301 	and.w	r3, r3, #1
 8007a9c:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8007a9e:	69bb      	ldr	r3, [r7, #24]
 8007aa0:	015a      	lsls	r2, r3, #5
 8007aa2:	69fb      	ldr	r3, [r7, #28]
 8007aa4:	4413      	add	r3, r2
 8007aa6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007aaa:	685b      	ldr	r3, [r3, #4]
 8007aac:	0fdb      	lsrs	r3, r3, #31
 8007aae:	f003 0301 	and.w	r3, r3, #1
 8007ab2:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	689b      	ldr	r3, [r3, #8]
 8007ab8:	f003 0320 	and.w	r3, r3, #32
 8007abc:	2b20      	cmp	r3, #32
 8007abe:	d10d      	bne.n	8007adc <USB_HC_Halt+0x82>
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d10a      	bne.n	8007adc <USB_HC_Halt+0x82>
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d005      	beq.n	8007ad8 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	2b01      	cmp	r3, #1
 8007ad0:	d002      	beq.n	8007ad8 <USB_HC_Halt+0x7e>
 8007ad2:	697b      	ldr	r3, [r7, #20]
 8007ad4:	2b03      	cmp	r3, #3
 8007ad6:	d101      	bne.n	8007adc <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	e0d8      	b.n	8007c8e <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8007adc:	697b      	ldr	r3, [r7, #20]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d002      	beq.n	8007ae8 <USB_HC_Halt+0x8e>
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	2b02      	cmp	r3, #2
 8007ae6:	d173      	bne.n	8007bd0 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007ae8:	69bb      	ldr	r3, [r7, #24]
 8007aea:	015a      	lsls	r2, r3, #5
 8007aec:	69fb      	ldr	r3, [r7, #28]
 8007aee:	4413      	add	r3, r2
 8007af0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	69ba      	ldr	r2, [r7, #24]
 8007af8:	0151      	lsls	r1, r2, #5
 8007afa:	69fa      	ldr	r2, [r7, #28]
 8007afc:	440a      	add	r2, r1
 8007afe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b02:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007b06:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	689b      	ldr	r3, [r3, #8]
 8007b0c:	f003 0320 	and.w	r3, r3, #32
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d14a      	bne.n	8007baa <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b18:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d133      	bne.n	8007b88 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007b20:	69bb      	ldr	r3, [r7, #24]
 8007b22:	015a      	lsls	r2, r3, #5
 8007b24:	69fb      	ldr	r3, [r7, #28]
 8007b26:	4413      	add	r3, r2
 8007b28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	69ba      	ldr	r2, [r7, #24]
 8007b30:	0151      	lsls	r1, r2, #5
 8007b32:	69fa      	ldr	r2, [r7, #28]
 8007b34:	440a      	add	r2, r1
 8007b36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b3a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007b3e:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007b40:	69bb      	ldr	r3, [r7, #24]
 8007b42:	015a      	lsls	r2, r3, #5
 8007b44:	69fb      	ldr	r3, [r7, #28]
 8007b46:	4413      	add	r3, r2
 8007b48:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	69ba      	ldr	r2, [r7, #24]
 8007b50:	0151      	lsls	r1, r2, #5
 8007b52:	69fa      	ldr	r2, [r7, #28]
 8007b54:	440a      	add	r2, r1
 8007b56:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007b5a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007b5e:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007b60:	68bb      	ldr	r3, [r7, #8]
 8007b62:	3301      	adds	r3, #1
 8007b64:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007b6c:	d82e      	bhi.n	8007bcc <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007b6e:	69bb      	ldr	r3, [r7, #24]
 8007b70:	015a      	lsls	r2, r3, #5
 8007b72:	69fb      	ldr	r3, [r7, #28]
 8007b74:	4413      	add	r3, r2
 8007b76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b84:	d0ec      	beq.n	8007b60 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007b86:	e081      	b.n	8007c8c <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007b88:	69bb      	ldr	r3, [r7, #24]
 8007b8a:	015a      	lsls	r2, r3, #5
 8007b8c:	69fb      	ldr	r3, [r7, #28]
 8007b8e:	4413      	add	r3, r2
 8007b90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	69ba      	ldr	r2, [r7, #24]
 8007b98:	0151      	lsls	r1, r2, #5
 8007b9a:	69fa      	ldr	r2, [r7, #28]
 8007b9c:	440a      	add	r2, r1
 8007b9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007ba6:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007ba8:	e070      	b.n	8007c8c <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007baa:	69bb      	ldr	r3, [r7, #24]
 8007bac:	015a      	lsls	r2, r3, #5
 8007bae:	69fb      	ldr	r3, [r7, #28]
 8007bb0:	4413      	add	r3, r2
 8007bb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	69ba      	ldr	r2, [r7, #24]
 8007bba:	0151      	lsls	r1, r2, #5
 8007bbc:	69fa      	ldr	r2, [r7, #28]
 8007bbe:	440a      	add	r2, r1
 8007bc0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007bc4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007bc8:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007bca:	e05f      	b.n	8007c8c <USB_HC_Halt+0x232>
            break;
 8007bcc:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007bce:	e05d      	b.n	8007c8c <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007bd0:	69bb      	ldr	r3, [r7, #24]
 8007bd2:	015a      	lsls	r2, r3, #5
 8007bd4:	69fb      	ldr	r3, [r7, #28]
 8007bd6:	4413      	add	r3, r2
 8007bd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	69ba      	ldr	r2, [r7, #24]
 8007be0:	0151      	lsls	r1, r2, #5
 8007be2:	69fa      	ldr	r2, [r7, #28]
 8007be4:	440a      	add	r2, r1
 8007be6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007bea:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007bee:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8007bf0:	69fb      	ldr	r3, [r7, #28]
 8007bf2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007bf6:	691b      	ldr	r3, [r3, #16]
 8007bf8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d133      	bne.n	8007c68 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8007c00:	69bb      	ldr	r3, [r7, #24]
 8007c02:	015a      	lsls	r2, r3, #5
 8007c04:	69fb      	ldr	r3, [r7, #28]
 8007c06:	4413      	add	r3, r2
 8007c08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	69ba      	ldr	r2, [r7, #24]
 8007c10:	0151      	lsls	r1, r2, #5
 8007c12:	69fa      	ldr	r2, [r7, #28]
 8007c14:	440a      	add	r2, r1
 8007c16:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c1a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c1e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007c20:	69bb      	ldr	r3, [r7, #24]
 8007c22:	015a      	lsls	r2, r3, #5
 8007c24:	69fb      	ldr	r3, [r7, #28]
 8007c26:	4413      	add	r3, r2
 8007c28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	69ba      	ldr	r2, [r7, #24]
 8007c30:	0151      	lsls	r1, r2, #5
 8007c32:	69fa      	ldr	r2, [r7, #28]
 8007c34:	440a      	add	r2, r1
 8007c36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c3a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007c3e:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007c40:	68bb      	ldr	r3, [r7, #8]
 8007c42:	3301      	adds	r3, #1
 8007c44:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007c4c:	d81d      	bhi.n	8007c8a <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007c4e:	69bb      	ldr	r3, [r7, #24]
 8007c50:	015a      	lsls	r2, r3, #5
 8007c52:	69fb      	ldr	r3, [r7, #28]
 8007c54:	4413      	add	r3, r2
 8007c56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c60:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c64:	d0ec      	beq.n	8007c40 <USB_HC_Halt+0x1e6>
 8007c66:	e011      	b.n	8007c8c <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007c68:	69bb      	ldr	r3, [r7, #24]
 8007c6a:	015a      	lsls	r2, r3, #5
 8007c6c:	69fb      	ldr	r3, [r7, #28]
 8007c6e:	4413      	add	r3, r2
 8007c70:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	69ba      	ldr	r2, [r7, #24]
 8007c78:	0151      	lsls	r1, r2, #5
 8007c7a:	69fa      	ldr	r2, [r7, #28]
 8007c7c:	440a      	add	r2, r1
 8007c7e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007c82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007c86:	6013      	str	r3, [r2, #0]
 8007c88:	e000      	b.n	8007c8c <USB_HC_Halt+0x232>
          break;
 8007c8a:	bf00      	nop
    }
  }

  return HAL_OK;
 8007c8c:	2300      	movs	r3, #0
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3724      	adds	r7, #36	@ 0x24
 8007c92:	46bd      	mov	sp, r7
 8007c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c98:	4770      	bx	lr
	...

08007c9c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007c9c:	b480      	push	{r7}
 8007c9e:	b087      	sub	sp, #28
 8007ca0:	af00      	add	r7, sp, #0
 8007ca2:	6078      	str	r0, [r7, #4]
 8007ca4:	460b      	mov	r3, r1
 8007ca6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007cac:	78fb      	ldrb	r3, [r7, #3]
 8007cae:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	04da      	lsls	r2, r3, #19
 8007cb8:	4b15      	ldr	r3, [pc, #84]	@ (8007d10 <USB_DoPing+0x74>)
 8007cba:	4013      	ands	r3, r2
 8007cbc:	693a      	ldr	r2, [r7, #16]
 8007cbe:	0151      	lsls	r1, r2, #5
 8007cc0:	697a      	ldr	r2, [r7, #20]
 8007cc2:	440a      	add	r2, r1
 8007cc4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007cc8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007ccc:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	015a      	lsls	r2, r3, #5
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	4413      	add	r3, r2
 8007cd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007cde:	68bb      	ldr	r3, [r7, #8]
 8007ce0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007ce4:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007cec:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	015a      	lsls	r2, r3, #5
 8007cf2:	697b      	ldr	r3, [r7, #20]
 8007cf4:	4413      	add	r3, r2
 8007cf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	68bb      	ldr	r3, [r7, #8]
 8007cfe:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8007d00:	2300      	movs	r3, #0
}
 8007d02:	4618      	mov	r0, r3
 8007d04:	371c      	adds	r7, #28
 8007d06:	46bd      	mov	sp, r7
 8007d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0c:	4770      	bx	lr
 8007d0e:	bf00      	nop
 8007d10:	1ff80000 	.word	0x1ff80000

08007d14 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b088      	sub	sp, #32
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007d24:	2300      	movs	r3, #0
 8007d26:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f7fe ff86 	bl	8006c3a <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007d2e:	2110      	movs	r1, #16
 8007d30:	6878      	ldr	r0, [r7, #4]
 8007d32:	f7fe ffdf 	bl	8006cf4 <USB_FlushTxFifo>
 8007d36:	4603      	mov	r3, r0
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d001      	beq.n	8007d40 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007d3c:	2301      	movs	r3, #1
 8007d3e:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007d40:	6878      	ldr	r0, [r7, #4]
 8007d42:	f7ff f809 	bl	8006d58 <USB_FlushRxFifo>
 8007d46:	4603      	mov	r3, r0
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d001      	beq.n	8007d50 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007d50:	2300      	movs	r3, #0
 8007d52:	61bb      	str	r3, [r7, #24]
 8007d54:	e01f      	b.n	8007d96 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007d56:	69bb      	ldr	r3, [r7, #24]
 8007d58:	015a      	lsls	r2, r3, #5
 8007d5a:	697b      	ldr	r3, [r7, #20]
 8007d5c:	4413      	add	r3, r2
 8007d5e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007d6c:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007d6e:	693b      	ldr	r3, [r7, #16]
 8007d70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007d74:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007d76:	693b      	ldr	r3, [r7, #16]
 8007d78:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007d7c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007d7e:	69bb      	ldr	r3, [r7, #24]
 8007d80:	015a      	lsls	r2, r3, #5
 8007d82:	697b      	ldr	r3, [r7, #20]
 8007d84:	4413      	add	r3, r2
 8007d86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007d90:	69bb      	ldr	r3, [r7, #24]
 8007d92:	3301      	adds	r3, #1
 8007d94:	61bb      	str	r3, [r7, #24]
 8007d96:	69bb      	ldr	r3, [r7, #24]
 8007d98:	2b0f      	cmp	r3, #15
 8007d9a:	d9dc      	bls.n	8007d56 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	61bb      	str	r3, [r7, #24]
 8007da0:	e034      	b.n	8007e0c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007da2:	69bb      	ldr	r3, [r7, #24]
 8007da4:	015a      	lsls	r2, r3, #5
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	4413      	add	r3, r2
 8007daa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007db2:	693b      	ldr	r3, [r7, #16]
 8007db4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007db8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007dc0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007dc2:	693b      	ldr	r3, [r7, #16]
 8007dc4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007dc8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007dca:	69bb      	ldr	r3, [r7, #24]
 8007dcc:	015a      	lsls	r2, r3, #5
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	4413      	add	r3, r2
 8007dd2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	693b      	ldr	r3, [r7, #16]
 8007dda:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	3301      	adds	r3, #1
 8007de0:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007de8:	d80c      	bhi.n	8007e04 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007dea:	69bb      	ldr	r3, [r7, #24]
 8007dec:	015a      	lsls	r2, r3, #5
 8007dee:	697b      	ldr	r3, [r7, #20]
 8007df0:	4413      	add	r3, r2
 8007df2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007dfc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007e00:	d0ec      	beq.n	8007ddc <USB_StopHost+0xc8>
 8007e02:	e000      	b.n	8007e06 <USB_StopHost+0xf2>
        break;
 8007e04:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007e06:	69bb      	ldr	r3, [r7, #24]
 8007e08:	3301      	adds	r3, #1
 8007e0a:	61bb      	str	r3, [r7, #24]
 8007e0c:	69bb      	ldr	r3, [r7, #24]
 8007e0e:	2b0f      	cmp	r3, #15
 8007e10:	d9c7      	bls.n	8007da2 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007e18:	461a      	mov	r2, r3
 8007e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8007e1e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	f04f 32ff 	mov.w	r2, #4294967295
 8007e26:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007e28:	6878      	ldr	r0, [r7, #4]
 8007e2a:	f7fe fef5 	bl	8006c18 <USB_EnableGlobalInt>

  return ret;
 8007e2e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	3720      	adds	r7, #32
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}

08007e38 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007e38:	b590      	push	{r4, r7, lr}
 8007e3a:	b089      	sub	sp, #36	@ 0x24
 8007e3c:	af04      	add	r7, sp, #16
 8007e3e:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007e40:	2301      	movs	r3, #1
 8007e42:	2202      	movs	r2, #2
 8007e44:	2102      	movs	r1, #2
 8007e46:	6878      	ldr	r0, [r7, #4]
 8007e48:	f000 fc83 	bl	8008752 <USBH_FindInterface>
 8007e4c:	4603      	mov	r3, r0
 8007e4e:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007e50:	7bfb      	ldrb	r3, [r7, #15]
 8007e52:	2bff      	cmp	r3, #255	@ 0xff
 8007e54:	d002      	beq.n	8007e5c <USBH_CDC_InterfaceInit+0x24>
 8007e56:	7bfb      	ldrb	r3, [r7, #15]
 8007e58:	2b01      	cmp	r3, #1
 8007e5a:	d901      	bls.n	8007e60 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007e5c:	2302      	movs	r3, #2
 8007e5e:	e13d      	b.n	80080dc <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007e60:	7bfb      	ldrb	r3, [r7, #15]
 8007e62:	4619      	mov	r1, r3
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f000 fc58 	bl	800871a <USBH_SelectInterface>
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007e6e:	7bbb      	ldrb	r3, [r7, #14]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d001      	beq.n	8007e78 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007e74:	2302      	movs	r3, #2
 8007e76:	e131      	b.n	80080dc <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8007e7e:	2050      	movs	r0, #80	@ 0x50
 8007e80:	f002 fb58 	bl	800a534 <malloc>
 8007e84:	4603      	mov	r3, r0
 8007e86:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007e8e:	69db      	ldr	r3, [r3, #28]
 8007e90:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d101      	bne.n	8007e9c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8007e98:	2302      	movs	r3, #2
 8007e9a:	e11f      	b.n	80080dc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007e9c:	2250      	movs	r2, #80	@ 0x50
 8007e9e:	2100      	movs	r1, #0
 8007ea0:	68b8      	ldr	r0, [r7, #8]
 8007ea2:	f003 f996 	bl	800b1d2 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007ea6:	7bfb      	ldrb	r3, [r7, #15]
 8007ea8:	687a      	ldr	r2, [r7, #4]
 8007eaa:	211a      	movs	r1, #26
 8007eac:	fb01 f303 	mul.w	r3, r1, r3
 8007eb0:	4413      	add	r3, r2
 8007eb2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007eb6:	781b      	ldrb	r3, [r3, #0]
 8007eb8:	b25b      	sxtb	r3, r3
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	da15      	bge.n	8007eea <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007ebe:	7bfb      	ldrb	r3, [r7, #15]
 8007ec0:	687a      	ldr	r2, [r7, #4]
 8007ec2:	211a      	movs	r1, #26
 8007ec4:	fb01 f303 	mul.w	r3, r1, r3
 8007ec8:	4413      	add	r3, r2
 8007eca:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007ece:	781a      	ldrb	r2, [r3, #0]
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007ed4:	7bfb      	ldrb	r3, [r7, #15]
 8007ed6:	687a      	ldr	r2, [r7, #4]
 8007ed8:	211a      	movs	r1, #26
 8007eda:	fb01 f303 	mul.w	r3, r1, r3
 8007ede:	4413      	add	r3, r2
 8007ee0:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007ee4:	881a      	ldrh	r2, [r3, #0]
 8007ee6:	68bb      	ldr	r3, [r7, #8]
 8007ee8:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007eea:	68bb      	ldr	r3, [r7, #8]
 8007eec:	785b      	ldrb	r3, [r3, #1]
 8007eee:	4619      	mov	r1, r3
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	f001 ffc4 	bl	8009e7e <USBH_AllocPipe>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	461a      	mov	r2, r3
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	7819      	ldrb	r1, [r3, #0]
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	7858      	ldrb	r0, [r3, #1]
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007f12:	68ba      	ldr	r2, [r7, #8]
 8007f14:	8952      	ldrh	r2, [r2, #10]
 8007f16:	9202      	str	r2, [sp, #8]
 8007f18:	2203      	movs	r2, #3
 8007f1a:	9201      	str	r2, [sp, #4]
 8007f1c:	9300      	str	r3, [sp, #0]
 8007f1e:	4623      	mov	r3, r4
 8007f20:	4602      	mov	r2, r0
 8007f22:	6878      	ldr	r0, [r7, #4]
 8007f24:	f001 ff7c 	bl	8009e20 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	781b      	ldrb	r3, [r3, #0]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	4619      	mov	r1, r3
 8007f30:	6878      	ldr	r0, [r7, #4]
 8007f32:	f002 fa79 	bl	800a428 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007f36:	2300      	movs	r3, #0
 8007f38:	2200      	movs	r2, #0
 8007f3a:	210a      	movs	r1, #10
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f000 fc08 	bl	8008752 <USBH_FindInterface>
 8007f42:	4603      	mov	r3, r0
 8007f44:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007f46:	7bfb      	ldrb	r3, [r7, #15]
 8007f48:	2bff      	cmp	r3, #255	@ 0xff
 8007f4a:	d002      	beq.n	8007f52 <USBH_CDC_InterfaceInit+0x11a>
 8007f4c:	7bfb      	ldrb	r3, [r7, #15]
 8007f4e:	2b01      	cmp	r3, #1
 8007f50:	d901      	bls.n	8007f56 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007f52:	2302      	movs	r3, #2
 8007f54:	e0c2      	b.n	80080dc <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007f56:	7bfb      	ldrb	r3, [r7, #15]
 8007f58:	687a      	ldr	r2, [r7, #4]
 8007f5a:	211a      	movs	r1, #26
 8007f5c:	fb01 f303 	mul.w	r3, r1, r3
 8007f60:	4413      	add	r3, r2
 8007f62:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007f66:	781b      	ldrb	r3, [r3, #0]
 8007f68:	b25b      	sxtb	r3, r3
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	da16      	bge.n	8007f9c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007f6e:	7bfb      	ldrb	r3, [r7, #15]
 8007f70:	687a      	ldr	r2, [r7, #4]
 8007f72:	211a      	movs	r1, #26
 8007f74:	fb01 f303 	mul.w	r3, r1, r3
 8007f78:	4413      	add	r3, r2
 8007f7a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007f7e:	781a      	ldrb	r2, [r3, #0]
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007f84:	7bfb      	ldrb	r3, [r7, #15]
 8007f86:	687a      	ldr	r2, [r7, #4]
 8007f88:	211a      	movs	r1, #26
 8007f8a:	fb01 f303 	mul.w	r3, r1, r3
 8007f8e:	4413      	add	r3, r2
 8007f90:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007f94:	881a      	ldrh	r2, [r3, #0]
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	835a      	strh	r2, [r3, #26]
 8007f9a:	e015      	b.n	8007fc8 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007f9c:	7bfb      	ldrb	r3, [r7, #15]
 8007f9e:	687a      	ldr	r2, [r7, #4]
 8007fa0:	211a      	movs	r1, #26
 8007fa2:	fb01 f303 	mul.w	r3, r1, r3
 8007fa6:	4413      	add	r3, r2
 8007fa8:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007fac:	781a      	ldrb	r2, [r3, #0]
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007fb2:	7bfb      	ldrb	r3, [r7, #15]
 8007fb4:	687a      	ldr	r2, [r7, #4]
 8007fb6:	211a      	movs	r1, #26
 8007fb8:	fb01 f303 	mul.w	r3, r1, r3
 8007fbc:	4413      	add	r3, r2
 8007fbe:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007fc2:	881a      	ldrh	r2, [r3, #0]
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8007fc8:	7bfb      	ldrb	r3, [r7, #15]
 8007fca:	687a      	ldr	r2, [r7, #4]
 8007fcc:	211a      	movs	r1, #26
 8007fce:	fb01 f303 	mul.w	r3, r1, r3
 8007fd2:	4413      	add	r3, r2
 8007fd4:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007fd8:	781b      	ldrb	r3, [r3, #0]
 8007fda:	b25b      	sxtb	r3, r3
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	da16      	bge.n	800800e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8007fe0:	7bfb      	ldrb	r3, [r7, #15]
 8007fe2:	687a      	ldr	r2, [r7, #4]
 8007fe4:	211a      	movs	r1, #26
 8007fe6:	fb01 f303 	mul.w	r3, r1, r3
 8007fea:	4413      	add	r3, r2
 8007fec:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8007ff0:	781a      	ldrb	r2, [r3, #0]
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007ff6:	7bfb      	ldrb	r3, [r7, #15]
 8007ff8:	687a      	ldr	r2, [r7, #4]
 8007ffa:	211a      	movs	r1, #26
 8007ffc:	fb01 f303 	mul.w	r3, r1, r3
 8008000:	4413      	add	r3, r2
 8008002:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008006:	881a      	ldrh	r2, [r3, #0]
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	835a      	strh	r2, [r3, #26]
 800800c:	e015      	b.n	800803a <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800800e:	7bfb      	ldrb	r3, [r7, #15]
 8008010:	687a      	ldr	r2, [r7, #4]
 8008012:	211a      	movs	r1, #26
 8008014:	fb01 f303 	mul.w	r3, r1, r3
 8008018:	4413      	add	r3, r2
 800801a:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800801e:	781a      	ldrb	r2, [r3, #0]
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8008024:	7bfb      	ldrb	r3, [r7, #15]
 8008026:	687a      	ldr	r2, [r7, #4]
 8008028:	211a      	movs	r1, #26
 800802a:	fb01 f303 	mul.w	r3, r1, r3
 800802e:	4413      	add	r3, r2
 8008030:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8008034:	881a      	ldrh	r2, [r3, #0]
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	7b9b      	ldrb	r3, [r3, #14]
 800803e:	4619      	mov	r1, r3
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	f001 ff1c 	bl	8009e7e <USBH_AllocPipe>
 8008046:	4603      	mov	r3, r0
 8008048:	461a      	mov	r2, r3
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	7bdb      	ldrb	r3, [r3, #15]
 8008052:	4619      	mov	r1, r3
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f001 ff12 	bl	8009e7e <USBH_AllocPipe>
 800805a:	4603      	mov	r3, r0
 800805c:	461a      	mov	r2, r3
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	7b59      	ldrb	r1, [r3, #13]
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	7b98      	ldrb	r0, [r3, #14]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008076:	68ba      	ldr	r2, [r7, #8]
 8008078:	8b12      	ldrh	r2, [r2, #24]
 800807a:	9202      	str	r2, [sp, #8]
 800807c:	2202      	movs	r2, #2
 800807e:	9201      	str	r2, [sp, #4]
 8008080:	9300      	str	r3, [sp, #0]
 8008082:	4623      	mov	r3, r4
 8008084:	4602      	mov	r2, r0
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f001 feca 	bl	8009e20 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	7b19      	ldrb	r1, [r3, #12]
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	7bd8      	ldrb	r0, [r3, #15]
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80080a0:	68ba      	ldr	r2, [r7, #8]
 80080a2:	8b52      	ldrh	r2, [r2, #26]
 80080a4:	9202      	str	r2, [sp, #8]
 80080a6:	2202      	movs	r2, #2
 80080a8:	9201      	str	r2, [sp, #4]
 80080aa:	9300      	str	r3, [sp, #0]
 80080ac:	4623      	mov	r3, r4
 80080ae:	4602      	mov	r2, r0
 80080b0:	6878      	ldr	r0, [r7, #4]
 80080b2:	f001 feb5 	bl	8009e20 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80080b6:	68bb      	ldr	r3, [r7, #8]
 80080b8:	2200      	movs	r2, #0
 80080ba:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	7b5b      	ldrb	r3, [r3, #13]
 80080c2:	2200      	movs	r2, #0
 80080c4:	4619      	mov	r1, r3
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f002 f9ae 	bl	800a428 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	7b1b      	ldrb	r3, [r3, #12]
 80080d0:	2200      	movs	r2, #0
 80080d2:	4619      	mov	r1, r3
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f002 f9a7 	bl	800a428 <USBH_LL_SetToggle>

  return USBH_OK;
 80080da:	2300      	movs	r3, #0
}
 80080dc:	4618      	mov	r0, r3
 80080de:	3714      	adds	r7, #20
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd90      	pop	{r4, r7, pc}

080080e4 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b084      	sub	sp, #16
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80080f2:	69db      	ldr	r3, [r3, #28]
 80080f4:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	781b      	ldrb	r3, [r3, #0]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d00e      	beq.n	800811c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	781b      	ldrb	r3, [r3, #0]
 8008102:	4619      	mov	r1, r3
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f001 feaa 	bl	8009e5e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	781b      	ldrb	r3, [r3, #0]
 800810e:	4619      	mov	r1, r3
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f001 fed5 	bl	8009ec0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	2200      	movs	r2, #0
 800811a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	7b1b      	ldrb	r3, [r3, #12]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d00e      	beq.n	8008142 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	7b1b      	ldrb	r3, [r3, #12]
 8008128:	4619      	mov	r1, r3
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f001 fe97 	bl	8009e5e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	7b1b      	ldrb	r3, [r3, #12]
 8008134:	4619      	mov	r1, r3
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f001 fec2 	bl	8009ec0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2200      	movs	r2, #0
 8008140:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	7b5b      	ldrb	r3, [r3, #13]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d00e      	beq.n	8008168 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	7b5b      	ldrb	r3, [r3, #13]
 800814e:	4619      	mov	r1, r3
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	f001 fe84 	bl	8009e5e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	7b5b      	ldrb	r3, [r3, #13]
 800815a:	4619      	mov	r1, r3
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f001 feaf 	bl	8009ec0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	2200      	movs	r2, #0
 8008166:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800816e:	69db      	ldr	r3, [r3, #28]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d00b      	beq.n	800818c <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800817a:	69db      	ldr	r3, [r3, #28]
 800817c:	4618      	mov	r0, r3
 800817e:	f002 f9e1 	bl	800a544 <free>
    phost->pActiveClass->pData = 0U;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008188:	2200      	movs	r2, #0
 800818a:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800818c:	2300      	movs	r3, #0
}
 800818e:	4618      	mov	r0, r3
 8008190:	3710      	adds	r7, #16
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}

08008196 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8008196:	b580      	push	{r7, lr}
 8008198:	b084      	sub	sp, #16
 800819a:	af00      	add	r7, sp, #0
 800819c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80081a4:	69db      	ldr	r3, [r3, #28]
 80081a6:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	3340      	adds	r3, #64	@ 0x40
 80081ac:	4619      	mov	r1, r3
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f000 f8b1 	bl	8008316 <GetLineCoding>
 80081b4:	4603      	mov	r3, r0
 80081b6:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80081b8:	7afb      	ldrb	r3, [r7, #11]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d105      	bne.n	80081ca <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80081c4:	2102      	movs	r1, #2
 80081c6:	6878      	ldr	r0, [r7, #4]
 80081c8:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80081ca:	7afb      	ldrb	r3, [r7, #11]
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	3710      	adds	r7, #16
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}

080081d4 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b084      	sub	sp, #16
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80081dc:	2301      	movs	r3, #1
 80081de:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80081e0:	2300      	movs	r3, #0
 80081e2:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80081ea:	69db      	ldr	r3, [r3, #28]
 80081ec:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80081f4:	2b04      	cmp	r3, #4
 80081f6:	d877      	bhi.n	80082e8 <USBH_CDC_Process+0x114>
 80081f8:	a201      	add	r2, pc, #4	@ (adr r2, 8008200 <USBH_CDC_Process+0x2c>)
 80081fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081fe:	bf00      	nop
 8008200:	08008215 	.word	0x08008215
 8008204:	0800821b 	.word	0x0800821b
 8008208:	0800824b 	.word	0x0800824b
 800820c:	080082bf 	.word	0x080082bf
 8008210:	080082cd 	.word	0x080082cd
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8008214:	2300      	movs	r3, #0
 8008216:	73fb      	strb	r3, [r7, #15]
      break;
 8008218:	e06d      	b.n	80082f6 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800821a:	68bb      	ldr	r3, [r7, #8]
 800821c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800821e:	4619      	mov	r1, r3
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f000 f897 	bl	8008354 <SetLineCoding>
 8008226:	4603      	mov	r3, r0
 8008228:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800822a:	7bbb      	ldrb	r3, [r7, #14]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d104      	bne.n	800823a <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	2202      	movs	r2, #2
 8008234:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8008238:	e058      	b.n	80082ec <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800823a:	7bbb      	ldrb	r3, [r7, #14]
 800823c:	2b01      	cmp	r3, #1
 800823e:	d055      	beq.n	80082ec <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8008240:	68bb      	ldr	r3, [r7, #8]
 8008242:	2204      	movs	r2, #4
 8008244:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8008248:	e050      	b.n	80082ec <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	3340      	adds	r3, #64	@ 0x40
 800824e:	4619      	mov	r1, r3
 8008250:	6878      	ldr	r0, [r7, #4]
 8008252:	f000 f860 	bl	8008316 <GetLineCoding>
 8008256:	4603      	mov	r3, r0
 8008258:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800825a:	7bbb      	ldrb	r3, [r7, #14]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d126      	bne.n	80082ae <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	2200      	movs	r2, #0
 8008264:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008272:	791b      	ldrb	r3, [r3, #4]
 8008274:	429a      	cmp	r2, r3
 8008276:	d13b      	bne.n	80082f0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008282:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8008284:	429a      	cmp	r2, r3
 8008286:	d133      	bne.n	80082f0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008292:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8008294:	429a      	cmp	r2, r3
 8008296:	d12b      	bne.n	80082f0 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082a0:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80082a2:	429a      	cmp	r2, r3
 80082a4:	d124      	bne.n	80082f0 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f000 f958 	bl	800855c <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80082ac:	e020      	b.n	80082f0 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80082ae:	7bbb      	ldrb	r3, [r7, #14]
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d01d      	beq.n	80082f0 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	2204      	movs	r2, #4
 80082b8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80082bc:	e018      	b.n	80082f0 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f000 f867 	bl	8008392 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80082c4:	6878      	ldr	r0, [r7, #4]
 80082c6:	f000 f8da 	bl	800847e <CDC_ProcessReception>
      break;
 80082ca:	e014      	b.n	80082f6 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80082cc:	2100      	movs	r1, #0
 80082ce:	6878      	ldr	r0, [r7, #4]
 80082d0:	f001 f81e 	bl	8009310 <USBH_ClrFeature>
 80082d4:	4603      	mov	r3, r0
 80082d6:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80082d8:	7bbb      	ldrb	r3, [r7, #14]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d10a      	bne.n	80082f4 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80082de:	68bb      	ldr	r3, [r7, #8]
 80082e0:	2200      	movs	r2, #0
 80082e2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 80082e6:	e005      	b.n	80082f4 <USBH_CDC_Process+0x120>

    default:
      break;
 80082e8:	bf00      	nop
 80082ea:	e004      	b.n	80082f6 <USBH_CDC_Process+0x122>
      break;
 80082ec:	bf00      	nop
 80082ee:	e002      	b.n	80082f6 <USBH_CDC_Process+0x122>
      break;
 80082f0:	bf00      	nop
 80082f2:	e000      	b.n	80082f6 <USBH_CDC_Process+0x122>
      break;
 80082f4:	bf00      	nop

  }

  return status;
 80082f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3710      	adds	r7, #16
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}

08008300 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8008300:	b480      	push	{r7}
 8008302:	b083      	sub	sp, #12
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8008308:	2300      	movs	r3, #0
}
 800830a:	4618      	mov	r0, r3
 800830c:	370c      	adds	r7, #12
 800830e:	46bd      	mov	sp, r7
 8008310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008314:	4770      	bx	lr

08008316 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8008316:	b580      	push	{r7, lr}
 8008318:	b082      	sub	sp, #8
 800831a:	af00      	add	r7, sp, #0
 800831c:	6078      	str	r0, [r7, #4]
 800831e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	22a1      	movs	r2, #161	@ 0xa1
 8008324:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	2221      	movs	r2, #33	@ 0x21
 800832a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2200      	movs	r2, #0
 8008330:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2200      	movs	r2, #0
 8008336:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2207      	movs	r2, #7
 800833c:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	2207      	movs	r2, #7
 8008342:	4619      	mov	r1, r3
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f001 fb17 	bl	8009978 <USBH_CtlReq>
 800834a:	4603      	mov	r3, r0
}
 800834c:	4618      	mov	r0, r3
 800834e:	3708      	adds	r7, #8
 8008350:	46bd      	mov	sp, r7
 8008352:	bd80      	pop	{r7, pc}

08008354 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b082      	sub	sp, #8
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
 800835c:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2221      	movs	r2, #33	@ 0x21
 8008362:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2220      	movs	r2, #32
 8008368:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2200      	movs	r2, #0
 800836e:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2200      	movs	r2, #0
 8008374:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2207      	movs	r2, #7
 800837a:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	2207      	movs	r2, #7
 8008380:	4619      	mov	r1, r3
 8008382:	6878      	ldr	r0, [r7, #4]
 8008384:	f001 faf8 	bl	8009978 <USBH_CtlReq>
 8008388:	4603      	mov	r3, r0
}
 800838a:	4618      	mov	r0, r3
 800838c:	3708      	adds	r7, #8
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}

08008392 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8008392:	b580      	push	{r7, lr}
 8008394:	b086      	sub	sp, #24
 8008396:	af02      	add	r7, sp, #8
 8008398:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80083a0:	69db      	ldr	r3, [r3, #28]
 80083a2:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80083a4:	2300      	movs	r3, #0
 80083a6:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 80083ae:	2b01      	cmp	r3, #1
 80083b0:	d002      	beq.n	80083b8 <CDC_ProcessTransmission+0x26>
 80083b2:	2b02      	cmp	r3, #2
 80083b4:	d023      	beq.n	80083fe <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80083b6:	e05e      	b.n	8008476 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083bc:	68fa      	ldr	r2, [r7, #12]
 80083be:	8b12      	ldrh	r2, [r2, #24]
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d90b      	bls.n	80083dc <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	69d9      	ldr	r1, [r3, #28]
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	8b1a      	ldrh	r2, [r3, #24]
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	7b5b      	ldrb	r3, [r3, #13]
 80083d0:	2001      	movs	r0, #1
 80083d2:	9000      	str	r0, [sp, #0]
 80083d4:	6878      	ldr	r0, [r7, #4]
 80083d6:	f001 fce0 	bl	8009d9a <USBH_BulkSendData>
 80083da:	e00b      	b.n	80083f4 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 80083e4:	b29a      	uxth	r2, r3
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	7b5b      	ldrb	r3, [r3, #13]
 80083ea:	2001      	movs	r0, #1
 80083ec:	9000      	str	r0, [sp, #0]
 80083ee:	6878      	ldr	r0, [r7, #4]
 80083f0:	f001 fcd3 	bl	8009d9a <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	2202      	movs	r2, #2
 80083f8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80083fc:	e03b      	b.n	8008476 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	7b5b      	ldrb	r3, [r3, #13]
 8008402:	4619      	mov	r1, r3
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f001 ffe5 	bl	800a3d4 <USBH_LL_GetURBState>
 800840a:	4603      	mov	r3, r0
 800840c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800840e:	7afb      	ldrb	r3, [r7, #11]
 8008410:	2b01      	cmp	r3, #1
 8008412:	d128      	bne.n	8008466 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008418:	68fa      	ldr	r2, [r7, #12]
 800841a:	8b12      	ldrh	r2, [r2, #24]
 800841c:	4293      	cmp	r3, r2
 800841e:	d90e      	bls.n	800843e <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008424:	68fa      	ldr	r2, [r7, #12]
 8008426:	8b12      	ldrh	r2, [r2, #24]
 8008428:	1a9a      	subs	r2, r3, r2
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	69db      	ldr	r3, [r3, #28]
 8008432:	68fa      	ldr	r2, [r7, #12]
 8008434:	8b12      	ldrh	r2, [r2, #24]
 8008436:	441a      	add	r2, r3
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	61da      	str	r2, [r3, #28]
 800843c:	e002      	b.n	8008444 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2200      	movs	r2, #0
 8008442:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008448:	2b00      	cmp	r3, #0
 800844a:	d004      	beq.n	8008456 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2201      	movs	r2, #1
 8008450:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008454:	e00e      	b.n	8008474 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	2200      	movs	r2, #0
 800845a:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	f000 f868 	bl	8008534 <USBH_CDC_TransmitCallback>
      break;
 8008464:	e006      	b.n	8008474 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8008466:	7afb      	ldrb	r3, [r7, #11]
 8008468:	2b02      	cmp	r3, #2
 800846a:	d103      	bne.n	8008474 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	2201      	movs	r2, #1
 8008470:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8008474:	bf00      	nop
  }
}
 8008476:	bf00      	nop
 8008478:	3710      	adds	r7, #16
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}

0800847e <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800847e:	b580      	push	{r7, lr}
 8008480:	b086      	sub	sp, #24
 8008482:	af00      	add	r7, sp, #0
 8008484:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800848c:	69db      	ldr	r3, [r3, #28]
 800848e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008490:	2300      	movs	r3, #0
 8008492:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800849a:	2b03      	cmp	r3, #3
 800849c:	d002      	beq.n	80084a4 <CDC_ProcessReception+0x26>
 800849e:	2b04      	cmp	r3, #4
 80084a0:	d00e      	beq.n	80084c0 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 80084a2:	e043      	b.n	800852c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80084a4:	697b      	ldr	r3, [r7, #20]
 80084a6:	6a19      	ldr	r1, [r3, #32]
 80084a8:	697b      	ldr	r3, [r7, #20]
 80084aa:	8b5a      	ldrh	r2, [r3, #26]
 80084ac:	697b      	ldr	r3, [r7, #20]
 80084ae:	7b1b      	ldrb	r3, [r3, #12]
 80084b0:	6878      	ldr	r0, [r7, #4]
 80084b2:	f001 fc97 	bl	8009de4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	2204      	movs	r2, #4
 80084ba:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 80084be:	e035      	b.n	800852c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	7b1b      	ldrb	r3, [r3, #12]
 80084c4:	4619      	mov	r1, r3
 80084c6:	6878      	ldr	r0, [r7, #4]
 80084c8:	f001 ff84 	bl	800a3d4 <USBH_LL_GetURBState>
 80084cc:	4603      	mov	r3, r0
 80084ce:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 80084d0:	7cfb      	ldrb	r3, [r7, #19]
 80084d2:	2b01      	cmp	r3, #1
 80084d4:	d129      	bne.n	800852a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	7b1b      	ldrb	r3, [r3, #12]
 80084da:	4619      	mov	r1, r3
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f001 fef9 	bl	800a2d4 <USBH_LL_GetLastXferSize>
 80084e2:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80084e4:	697b      	ldr	r3, [r7, #20]
 80084e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084e8:	68fa      	ldr	r2, [r7, #12]
 80084ea:	429a      	cmp	r2, r3
 80084ec:	d016      	beq.n	800851c <CDC_ProcessReception+0x9e>
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	8b5b      	ldrh	r3, [r3, #26]
 80084f2:	461a      	mov	r2, r3
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d110      	bne.n	800851c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80084fa:	697b      	ldr	r3, [r7, #20]
 80084fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	1ad2      	subs	r2, r2, r3
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	6a1a      	ldr	r2, [r3, #32]
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	441a      	add	r2, r3
 800850e:	697b      	ldr	r3, [r7, #20]
 8008510:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	2203      	movs	r2, #3
 8008516:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800851a:	e006      	b.n	800852a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800851c:	697b      	ldr	r3, [r7, #20]
 800851e:	2200      	movs	r2, #0
 8008520:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f000 f80f 	bl	8008548 <USBH_CDC_ReceiveCallback>
      break;
 800852a:	bf00      	nop
  }
}
 800852c:	bf00      	nop
 800852e:	3718      	adds	r7, #24
 8008530:	46bd      	mov	sp, r7
 8008532:	bd80      	pop	{r7, pc}

08008534 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8008534:	b480      	push	{r7}
 8008536:	b083      	sub	sp, #12
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800853c:	bf00      	nop
 800853e:	370c      	adds	r7, #12
 8008540:	46bd      	mov	sp, r7
 8008542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008546:	4770      	bx	lr

08008548 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8008548:	b480      	push	{r7}
 800854a:	b083      	sub	sp, #12
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008550:	bf00      	nop
 8008552:	370c      	adds	r7, #12
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr

0800855c <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800855c:	b480      	push	{r7}
 800855e:	b083      	sub	sp, #12
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8008564:	bf00      	nop
 8008566:	370c      	adds	r7, #12
 8008568:	46bd      	mov	sp, r7
 800856a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856e:	4770      	bx	lr

08008570 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b084      	sub	sp, #16
 8008574:	af00      	add	r7, sp, #0
 8008576:	60f8      	str	r0, [r7, #12]
 8008578:	60b9      	str	r1, [r7, #8]
 800857a:	4613      	mov	r3, r2
 800857c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d101      	bne.n	8008588 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8008584:	2302      	movs	r3, #2
 8008586:	e029      	b.n	80085dc <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	79fa      	ldrb	r2, [r7, #7]
 800858c:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	2200      	movs	r2, #0
 8008594:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	2200      	movs	r2, #0
 800859c:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80085a0:	68f8      	ldr	r0, [r7, #12]
 80085a2:	f000 f81f 	bl	80085e4 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	2200      	movs	r2, #0
 80085aa:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	2200      	movs	r2, #0
 80085b2:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	2200      	movs	r2, #0
 80085ba:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2200      	movs	r2, #0
 80085c2:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d003      	beq.n	80085d4 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	68ba      	ldr	r2, [r7, #8]
 80085d0:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80085d4:	68f8      	ldr	r0, [r7, #12]
 80085d6:	f001 fdc9 	bl	800a16c <USBH_LL_Init>

  return USBH_OK;
 80085da:	2300      	movs	r3, #0
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3710      	adds	r7, #16
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b084      	sub	sp, #16
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80085ec:	2300      	movs	r3, #0
 80085ee:	60fb      	str	r3, [r7, #12]
 80085f0:	e009      	b.n	8008606 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 80085f2:	687a      	ldr	r2, [r7, #4]
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	33e0      	adds	r3, #224	@ 0xe0
 80085f8:	009b      	lsls	r3, r3, #2
 80085fa:	4413      	add	r3, r2
 80085fc:	2200      	movs	r2, #0
 80085fe:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	3301      	adds	r3, #1
 8008604:	60fb      	str	r3, [r7, #12]
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2b0f      	cmp	r3, #15
 800860a:	d9f2      	bls.n	80085f2 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800860c:	2300      	movs	r3, #0
 800860e:	60fb      	str	r3, [r7, #12]
 8008610:	e009      	b.n	8008626 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8008612:	687a      	ldr	r2, [r7, #4]
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	4413      	add	r3, r2
 8008618:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800861c:	2200      	movs	r2, #0
 800861e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	3301      	adds	r3, #1
 8008624:	60fb      	str	r3, [r7, #12]
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800862c:	d3f1      	bcc.n	8008612 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2200      	movs	r2, #0
 8008632:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2200      	movs	r2, #0
 8008638:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2201      	movs	r2, #1
 800863e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2200      	movs	r2, #0
 8008644:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2201      	movs	r2, #1
 800864c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2240      	movs	r2, #64	@ 0x40
 8008652:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2200      	movs	r2, #0
 8008658:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2200      	movs	r2, #0
 800865e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2201      	movs	r2, #1
 8008666:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2200      	movs	r2, #0
 800866e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2200      	movs	r2, #0
 8008676:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	331c      	adds	r3, #28
 800867e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008682:	2100      	movs	r1, #0
 8008684:	4618      	mov	r0, r3
 8008686:	f002 fda4 	bl	800b1d2 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008690:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008694:	2100      	movs	r1, #0
 8008696:	4618      	mov	r0, r3
 8008698:	f002 fd9b 	bl	800b1d2 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80086a2:	2212      	movs	r2, #18
 80086a4:	2100      	movs	r1, #0
 80086a6:	4618      	mov	r0, r3
 80086a8:	f002 fd93 	bl	800b1d2 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80086b2:	223e      	movs	r2, #62	@ 0x3e
 80086b4:	2100      	movs	r1, #0
 80086b6:	4618      	mov	r0, r3
 80086b8:	f002 fd8b 	bl	800b1d2 <memset>

  return USBH_OK;
 80086bc:	2300      	movs	r3, #0
}
 80086be:	4618      	mov	r0, r3
 80086c0:	3710      	adds	r7, #16
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bd80      	pop	{r7, pc}

080086c6 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80086c6:	b480      	push	{r7}
 80086c8:	b085      	sub	sp, #20
 80086ca:	af00      	add	r7, sp, #0
 80086cc:	6078      	str	r0, [r7, #4]
 80086ce:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80086d0:	2300      	movs	r3, #0
 80086d2:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d016      	beq.n	8008708 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d10e      	bne.n	8008702 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80086ea:	1c59      	adds	r1, r3, #1
 80086ec:	687a      	ldr	r2, [r7, #4]
 80086ee:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 80086f2:	687a      	ldr	r2, [r7, #4]
 80086f4:	33de      	adds	r3, #222	@ 0xde
 80086f6:	6839      	ldr	r1, [r7, #0]
 80086f8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80086fc:	2300      	movs	r3, #0
 80086fe:	73fb      	strb	r3, [r7, #15]
 8008700:	e004      	b.n	800870c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8008702:	2302      	movs	r3, #2
 8008704:	73fb      	strb	r3, [r7, #15]
 8008706:	e001      	b.n	800870c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8008708:	2302      	movs	r3, #2
 800870a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800870c:	7bfb      	ldrb	r3, [r7, #15]
}
 800870e:	4618      	mov	r0, r3
 8008710:	3714      	adds	r7, #20
 8008712:	46bd      	mov	sp, r7
 8008714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008718:	4770      	bx	lr

0800871a <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800871a:	b480      	push	{r7}
 800871c:	b085      	sub	sp, #20
 800871e:	af00      	add	r7, sp, #0
 8008720:	6078      	str	r0, [r7, #4]
 8008722:	460b      	mov	r3, r1
 8008724:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8008726:	2300      	movs	r3, #0
 8008728:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8008730:	78fa      	ldrb	r2, [r7, #3]
 8008732:	429a      	cmp	r2, r3
 8008734:	d204      	bcs.n	8008740 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	78fa      	ldrb	r2, [r7, #3]
 800873a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800873e:	e001      	b.n	8008744 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8008740:	2302      	movs	r3, #2
 8008742:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008744:	7bfb      	ldrb	r3, [r7, #15]
}
 8008746:	4618      	mov	r0, r3
 8008748:	3714      	adds	r7, #20
 800874a:	46bd      	mov	sp, r7
 800874c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008750:	4770      	bx	lr

08008752 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8008752:	b480      	push	{r7}
 8008754:	b087      	sub	sp, #28
 8008756:	af00      	add	r7, sp, #0
 8008758:	6078      	str	r0, [r7, #4]
 800875a:	4608      	mov	r0, r1
 800875c:	4611      	mov	r1, r2
 800875e:	461a      	mov	r2, r3
 8008760:	4603      	mov	r3, r0
 8008762:	70fb      	strb	r3, [r7, #3]
 8008764:	460b      	mov	r3, r1
 8008766:	70bb      	strb	r3, [r7, #2]
 8008768:	4613      	mov	r3, r2
 800876a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800876c:	2300      	movs	r3, #0
 800876e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008770:	2300      	movs	r3, #0
 8008772:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800877a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800877c:	e025      	b.n	80087ca <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800877e:	7dfb      	ldrb	r3, [r7, #23]
 8008780:	221a      	movs	r2, #26
 8008782:	fb02 f303 	mul.w	r3, r2, r3
 8008786:	3308      	adds	r3, #8
 8008788:	68fa      	ldr	r2, [r7, #12]
 800878a:	4413      	add	r3, r2
 800878c:	3302      	adds	r3, #2
 800878e:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8008790:	693b      	ldr	r3, [r7, #16]
 8008792:	795b      	ldrb	r3, [r3, #5]
 8008794:	78fa      	ldrb	r2, [r7, #3]
 8008796:	429a      	cmp	r2, r3
 8008798:	d002      	beq.n	80087a0 <USBH_FindInterface+0x4e>
 800879a:	78fb      	ldrb	r3, [r7, #3]
 800879c:	2bff      	cmp	r3, #255	@ 0xff
 800879e:	d111      	bne.n	80087c4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80087a0:	693b      	ldr	r3, [r7, #16]
 80087a2:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80087a4:	78ba      	ldrb	r2, [r7, #2]
 80087a6:	429a      	cmp	r2, r3
 80087a8:	d002      	beq.n	80087b0 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80087aa:	78bb      	ldrb	r3, [r7, #2]
 80087ac:	2bff      	cmp	r3, #255	@ 0xff
 80087ae:	d109      	bne.n	80087c4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80087b0:	693b      	ldr	r3, [r7, #16]
 80087b2:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80087b4:	787a      	ldrb	r2, [r7, #1]
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d002      	beq.n	80087c0 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80087ba:	787b      	ldrb	r3, [r7, #1]
 80087bc:	2bff      	cmp	r3, #255	@ 0xff
 80087be:	d101      	bne.n	80087c4 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80087c0:	7dfb      	ldrb	r3, [r7, #23]
 80087c2:	e006      	b.n	80087d2 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80087c4:	7dfb      	ldrb	r3, [r7, #23]
 80087c6:	3301      	adds	r3, #1
 80087c8:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80087ca:	7dfb      	ldrb	r3, [r7, #23]
 80087cc:	2b01      	cmp	r3, #1
 80087ce:	d9d6      	bls.n	800877e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80087d0:	23ff      	movs	r3, #255	@ 0xff
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	371c      	adds	r7, #28
 80087d6:	46bd      	mov	sp, r7
 80087d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087dc:	4770      	bx	lr

080087de <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 80087de:	b580      	push	{r7, lr}
 80087e0:	b082      	sub	sp, #8
 80087e2:	af00      	add	r7, sp, #0
 80087e4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f001 fcfc 	bl	800a1e4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80087ec:	2101      	movs	r1, #1
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	f001 fe03 	bl	800a3fa <USBH_LL_DriverVBUS>

  return USBH_OK;
 80087f4:	2300      	movs	r3, #0
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3708      	adds	r7, #8
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}
	...

08008800 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b088      	sub	sp, #32
 8008804:	af04      	add	r7, sp, #16
 8008806:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8008808:	2302      	movs	r3, #2
 800880a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800880c:	2300      	movs	r3, #0
 800880e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8008816:	b2db      	uxtb	r3, r3
 8008818:	2b01      	cmp	r3, #1
 800881a:	d102      	bne.n	8008822 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	2203      	movs	r2, #3
 8008820:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	781b      	ldrb	r3, [r3, #0]
 8008826:	b2db      	uxtb	r3, r3
 8008828:	2b0b      	cmp	r3, #11
 800882a:	f200 81bc 	bhi.w	8008ba6 <USBH_Process+0x3a6>
 800882e:	a201      	add	r2, pc, #4	@ (adr r2, 8008834 <USBH_Process+0x34>)
 8008830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008834:	08008865 	.word	0x08008865
 8008838:	08008897 	.word	0x08008897
 800883c:	08008901 	.word	0x08008901
 8008840:	08008b41 	.word	0x08008b41
 8008844:	08008ba7 	.word	0x08008ba7
 8008848:	080089a1 	.word	0x080089a1
 800884c:	08008ae7 	.word	0x08008ae7
 8008850:	080089d7 	.word	0x080089d7
 8008854:	080089f7 	.word	0x080089f7
 8008858:	08008a15 	.word	0x08008a15
 800885c:	08008a59 	.word	0x08008a59
 8008860:	08008b29 	.word	0x08008b29
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800886a:	b2db      	uxtb	r3, r3
 800886c:	2b00      	cmp	r3, #0
 800886e:	f000 819c 	beq.w	8008baa <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2201      	movs	r2, #1
 8008876:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8008878:	20c8      	movs	r0, #200	@ 0xc8
 800887a:	f001 fe08 	bl	800a48e <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f001 fd0d 	bl	800a29e <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2200      	movs	r2, #0
 8008888:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2200      	movs	r2, #0
 8008890:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008894:	e189      	b.n	8008baa <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800889c:	b2db      	uxtb	r3, r3
 800889e:	2b01      	cmp	r3, #1
 80088a0:	d107      	bne.n	80088b2 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2200      	movs	r2, #0
 80088a6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2202      	movs	r2, #2
 80088ae:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80088b0:	e18a      	b.n	8008bc8 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80088b8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80088bc:	d914      	bls.n	80088e8 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80088c4:	3301      	adds	r3, #1
 80088c6:	b2da      	uxtb	r2, r3
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80088d4:	2b03      	cmp	r3, #3
 80088d6:	d903      	bls.n	80088e0 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	220d      	movs	r2, #13
 80088dc:	701a      	strb	r2, [r3, #0]
      break;
 80088de:	e173      	b.n	8008bc8 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2200      	movs	r2, #0
 80088e4:	701a      	strb	r2, [r3, #0]
      break;
 80088e6:	e16f      	b.n	8008bc8 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80088ee:	f103 020a 	add.w	r2, r3, #10
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80088f8:	200a      	movs	r0, #10
 80088fa:	f001 fdc8 	bl	800a48e <USBH_Delay>
      break;
 80088fe:	e163      	b.n	8008bc8 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008906:	2b00      	cmp	r3, #0
 8008908:	d005      	beq.n	8008916 <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008910:	2104      	movs	r1, #4
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008916:	2064      	movs	r0, #100	@ 0x64
 8008918:	f001 fdb9 	bl	800a48e <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800891c:	6878      	ldr	r0, [r7, #4]
 800891e:	f001 fc97 	bl	800a250 <USBH_LL_GetSpeed>
 8008922:	4603      	mov	r3, r0
 8008924:	461a      	mov	r2, r3
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	2205      	movs	r2, #5
 8008930:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008932:	2100      	movs	r1, #0
 8008934:	6878      	ldr	r0, [r7, #4]
 8008936:	f001 faa2 	bl	8009e7e <USBH_AllocPipe>
 800893a:	4603      	mov	r3, r0
 800893c:	461a      	mov	r2, r3
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008942:	2180      	movs	r1, #128	@ 0x80
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f001 fa9a 	bl	8009e7e <USBH_AllocPipe>
 800894a:	4603      	mov	r3, r0
 800894c:	461a      	mov	r2, r3
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	7919      	ldrb	r1, [r3, #4]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008962:	687a      	ldr	r2, [r7, #4]
 8008964:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008966:	9202      	str	r2, [sp, #8]
 8008968:	2200      	movs	r2, #0
 800896a:	9201      	str	r2, [sp, #4]
 800896c:	9300      	str	r3, [sp, #0]
 800896e:	4603      	mov	r3, r0
 8008970:	2280      	movs	r2, #128	@ 0x80
 8008972:	6878      	ldr	r0, [r7, #4]
 8008974:	f001 fa54 	bl	8009e20 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	7959      	ldrb	r1, [r3, #5]
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008988:	687a      	ldr	r2, [r7, #4]
 800898a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800898c:	9202      	str	r2, [sp, #8]
 800898e:	2200      	movs	r2, #0
 8008990:	9201      	str	r2, [sp, #4]
 8008992:	9300      	str	r3, [sp, #0]
 8008994:	4603      	mov	r3, r0
 8008996:	2200      	movs	r2, #0
 8008998:	6878      	ldr	r0, [r7, #4]
 800899a:	f001 fa41 	bl	8009e20 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800899e:	e113      	b.n	8008bc8 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80089a0:	6878      	ldr	r0, [r7, #4]
 80089a2:	f000 f917 	bl	8008bd4 <USBH_HandleEnum>
 80089a6:	4603      	mov	r3, r0
 80089a8:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80089aa:	7bbb      	ldrb	r3, [r7, #14]
 80089ac:	b2db      	uxtb	r3, r3
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	f040 80fd 	bne.w	8008bae <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2200      	movs	r2, #0
 80089b8:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80089c2:	2b01      	cmp	r3, #1
 80089c4:	d103      	bne.n	80089ce <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2208      	movs	r2, #8
 80089ca:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80089cc:	e0ef      	b.n	8008bae <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2207      	movs	r2, #7
 80089d2:	701a      	strb	r2, [r3, #0]
      break;
 80089d4:	e0eb      	b.n	8008bae <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80089dc:	2b00      	cmp	r3, #0
 80089de:	f000 80e8 	beq.w	8008bb2 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80089e8:	2101      	movs	r1, #1
 80089ea:	6878      	ldr	r0, [r7, #4]
 80089ec:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	2208      	movs	r2, #8
 80089f2:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 80089f4:	e0dd      	b.n	8008bb2 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80089fc:	4619      	mov	r1, r3
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f000 fc3f 	bl	8009282 <USBH_SetCfg>
 8008a04:	4603      	mov	r3, r0
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	f040 80d5 	bne.w	8008bb6 <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2209      	movs	r2, #9
 8008a10:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008a12:	e0d0      	b.n	8008bb6 <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8008a1a:	f003 0320 	and.w	r3, r3, #32
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d016      	beq.n	8008a50 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008a22:	2101      	movs	r1, #1
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f000 fc4f 	bl	80092c8 <USBH_SetFeature>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008a2e:	7bbb      	ldrb	r3, [r7, #14]
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d103      	bne.n	8008a3e <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	220a      	movs	r2, #10
 8008a3a:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008a3c:	e0bd      	b.n	8008bba <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 8008a3e:	7bbb      	ldrb	r3, [r7, #14]
 8008a40:	b2db      	uxtb	r3, r3
 8008a42:	2b03      	cmp	r3, #3
 8008a44:	f040 80b9 	bne.w	8008bba <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	220a      	movs	r2, #10
 8008a4c:	701a      	strb	r2, [r3, #0]
      break;
 8008a4e:	e0b4      	b.n	8008bba <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	220a      	movs	r2, #10
 8008a54:	701a      	strb	r2, [r3, #0]
      break;
 8008a56:	e0b0      	b.n	8008bba <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	f000 80ad 	beq.w	8008bbe <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	2200      	movs	r2, #0
 8008a68:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008a6c:	2300      	movs	r3, #0
 8008a6e:	73fb      	strb	r3, [r7, #15]
 8008a70:	e016      	b.n	8008aa0 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008a72:	7bfa      	ldrb	r2, [r7, #15]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	32de      	adds	r2, #222	@ 0xde
 8008a78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a7c:	791a      	ldrb	r2, [r3, #4]
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8008a84:	429a      	cmp	r2, r3
 8008a86:	d108      	bne.n	8008a9a <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 8008a88:	7bfa      	ldrb	r2, [r7, #15]
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	32de      	adds	r2, #222	@ 0xde
 8008a8e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8008a98:	e005      	b.n	8008aa6 <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008a9a:	7bfb      	ldrb	r3, [r7, #15]
 8008a9c:	3301      	adds	r3, #1
 8008a9e:	73fb      	strb	r3, [r7, #15]
 8008aa0:	7bfb      	ldrb	r3, [r7, #15]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d0e5      	beq.n	8008a72 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d016      	beq.n	8008ade <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ab6:	689b      	ldr	r3, [r3, #8]
 8008ab8:	6878      	ldr	r0, [r7, #4]
 8008aba:	4798      	blx	r3
 8008abc:	4603      	mov	r3, r0
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d109      	bne.n	8008ad6 <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2206      	movs	r2, #6
 8008ac6:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008ace:	2103      	movs	r1, #3
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008ad4:	e073      	b.n	8008bbe <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	220d      	movs	r2, #13
 8008ada:	701a      	strb	r2, [r3, #0]
      break;
 8008adc:	e06f      	b.n	8008bbe <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	220d      	movs	r2, #13
 8008ae2:	701a      	strb	r2, [r3, #0]
      break;
 8008ae4:	e06b      	b.n	8008bbe <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d017      	beq.n	8008b20 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008af6:	691b      	ldr	r3, [r3, #16]
 8008af8:	6878      	ldr	r0, [r7, #4]
 8008afa:	4798      	blx	r3
 8008afc:	4603      	mov	r3, r0
 8008afe:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8008b00:	7bbb      	ldrb	r3, [r7, #14]
 8008b02:	b2db      	uxtb	r3, r3
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d103      	bne.n	8008b10 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	220b      	movs	r2, #11
 8008b0c:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008b0e:	e058      	b.n	8008bc2 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 8008b10:	7bbb      	ldrb	r3, [r7, #14]
 8008b12:	b2db      	uxtb	r3, r3
 8008b14:	2b02      	cmp	r3, #2
 8008b16:	d154      	bne.n	8008bc2 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	220d      	movs	r2, #13
 8008b1c:	701a      	strb	r2, [r3, #0]
      break;
 8008b1e:	e050      	b.n	8008bc2 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	220d      	movs	r2, #13
 8008b24:	701a      	strb	r2, [r3, #0]
      break;
 8008b26:	e04c      	b.n	8008bc2 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d049      	beq.n	8008bc6 <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008b38:	695b      	ldr	r3, [r3, #20]
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	4798      	blx	r3
      }
      break;
 8008b3e:	e042      	b.n	8008bc6 <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2200      	movs	r2, #0
 8008b44:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f7ff fd4b 	bl	80085e4 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d009      	beq.n	8008b6c <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008b5e:	68db      	ldr	r3, [r3, #12]
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2200      	movs	r2, #0
 8008b68:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d005      	beq.n	8008b82 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008b7c:	2105      	movs	r1, #5
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8008b88:	b2db      	uxtb	r3, r3
 8008b8a:	2b01      	cmp	r3, #1
 8008b8c:	d107      	bne.n	8008b9e <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2200      	movs	r2, #0
 8008b92:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f7ff fe21 	bl	80087de <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008b9c:	e014      	b.n	8008bc8 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f001 fb20 	bl	800a1e4 <USBH_LL_Start>
      break;
 8008ba4:	e010      	b.n	8008bc8 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 8008ba6:	bf00      	nop
 8008ba8:	e00e      	b.n	8008bc8 <USBH_Process+0x3c8>
      break;
 8008baa:	bf00      	nop
 8008bac:	e00c      	b.n	8008bc8 <USBH_Process+0x3c8>
      break;
 8008bae:	bf00      	nop
 8008bb0:	e00a      	b.n	8008bc8 <USBH_Process+0x3c8>
    break;
 8008bb2:	bf00      	nop
 8008bb4:	e008      	b.n	8008bc8 <USBH_Process+0x3c8>
      break;
 8008bb6:	bf00      	nop
 8008bb8:	e006      	b.n	8008bc8 <USBH_Process+0x3c8>
      break;
 8008bba:	bf00      	nop
 8008bbc:	e004      	b.n	8008bc8 <USBH_Process+0x3c8>
      break;
 8008bbe:	bf00      	nop
 8008bc0:	e002      	b.n	8008bc8 <USBH_Process+0x3c8>
      break;
 8008bc2:	bf00      	nop
 8008bc4:	e000      	b.n	8008bc8 <USBH_Process+0x3c8>
      break;
 8008bc6:	bf00      	nop
  }
  return USBH_OK;
 8008bc8:	2300      	movs	r3, #0
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3710      	adds	r7, #16
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}
 8008bd2:	bf00      	nop

08008bd4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b088      	sub	sp, #32
 8008bd8:	af04      	add	r7, sp, #16
 8008bda:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8008bdc:	2301      	movs	r3, #1
 8008bde:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8008be0:	2301      	movs	r3, #1
 8008be2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	785b      	ldrb	r3, [r3, #1]
 8008be8:	2b07      	cmp	r3, #7
 8008bea:	f200 81bd 	bhi.w	8008f68 <USBH_HandleEnum+0x394>
 8008bee:	a201      	add	r2, pc, #4	@ (adr r2, 8008bf4 <USBH_HandleEnum+0x20>)
 8008bf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bf4:	08008c15 	.word	0x08008c15
 8008bf8:	08008ccf 	.word	0x08008ccf
 8008bfc:	08008d39 	.word	0x08008d39
 8008c00:	08008dc3 	.word	0x08008dc3
 8008c04:	08008e2d 	.word	0x08008e2d
 8008c08:	08008e9d 	.word	0x08008e9d
 8008c0c:	08008ee3 	.word	0x08008ee3
 8008c10:	08008f29 	.word	0x08008f29
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008c14:	2108      	movs	r1, #8
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	f000 fa50 	bl	80090bc <USBH_Get_DevDesc>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008c20:	7bbb      	ldrb	r3, [r7, #14]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d12e      	bne.n	8008c84 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2201      	movs	r2, #1
 8008c34:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	7919      	ldrb	r1, [r3, #4]
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008c46:	687a      	ldr	r2, [r7, #4]
 8008c48:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008c4a:	9202      	str	r2, [sp, #8]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	9201      	str	r2, [sp, #4]
 8008c50:	9300      	str	r3, [sp, #0]
 8008c52:	4603      	mov	r3, r0
 8008c54:	2280      	movs	r2, #128	@ 0x80
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f001 f8e2 	bl	8009e20 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	7959      	ldrb	r1, [r3, #5]
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008c6c:	687a      	ldr	r2, [r7, #4]
 8008c6e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008c70:	9202      	str	r2, [sp, #8]
 8008c72:	2200      	movs	r2, #0
 8008c74:	9201      	str	r2, [sp, #4]
 8008c76:	9300      	str	r3, [sp, #0]
 8008c78:	4603      	mov	r3, r0
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	6878      	ldr	r0, [r7, #4]
 8008c7e:	f001 f8cf 	bl	8009e20 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008c82:	e173      	b.n	8008f6c <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008c84:	7bbb      	ldrb	r3, [r7, #14]
 8008c86:	2b03      	cmp	r3, #3
 8008c88:	f040 8170 	bne.w	8008f6c <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008c92:	3301      	adds	r3, #1
 8008c94:	b2da      	uxtb	r2, r3
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008ca2:	2b03      	cmp	r3, #3
 8008ca4:	d903      	bls.n	8008cae <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	220d      	movs	r2, #13
 8008caa:	701a      	strb	r2, [r3, #0]
      break;
 8008cac:	e15e      	b.n	8008f6c <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	795b      	ldrb	r3, [r3, #5]
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	6878      	ldr	r0, [r7, #4]
 8008cb6:	f001 f903 	bl	8009ec0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	791b      	ldrb	r3, [r3, #4]
 8008cbe:	4619      	mov	r1, r3
 8008cc0:	6878      	ldr	r0, [r7, #4]
 8008cc2:	f001 f8fd 	bl	8009ec0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	701a      	strb	r2, [r3, #0]
      break;
 8008ccc:	e14e      	b.n	8008f6c <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008cce:	2112      	movs	r1, #18
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f000 f9f3 	bl	80090bc <USBH_Get_DevDesc>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008cda:	7bbb      	ldrb	r3, [r7, #14]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d103      	bne.n	8008ce8 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2202      	movs	r2, #2
 8008ce4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008ce6:	e143      	b.n	8008f70 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008ce8:	7bbb      	ldrb	r3, [r7, #14]
 8008cea:	2b03      	cmp	r3, #3
 8008cec:	f040 8140 	bne.w	8008f70 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008cf6:	3301      	adds	r3, #1
 8008cf8:	b2da      	uxtb	r2, r3
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008d06:	2b03      	cmp	r3, #3
 8008d08:	d903      	bls.n	8008d12 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	220d      	movs	r2, #13
 8008d0e:	701a      	strb	r2, [r3, #0]
      break;
 8008d10:	e12e      	b.n	8008f70 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	795b      	ldrb	r3, [r3, #5]
 8008d16:	4619      	mov	r1, r3
 8008d18:	6878      	ldr	r0, [r7, #4]
 8008d1a:	f001 f8d1 	bl	8009ec0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	791b      	ldrb	r3, [r3, #4]
 8008d22:	4619      	mov	r1, r3
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f001 f8cb 	bl	8009ec0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2200      	movs	r2, #0
 8008d34:	701a      	strb	r2, [r3, #0]
      break;
 8008d36:	e11b      	b.n	8008f70 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008d38:	2101      	movs	r1, #1
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f000 fa7d 	bl	800923a <USBH_SetAddress>
 8008d40:	4603      	mov	r3, r0
 8008d42:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008d44:	7bbb      	ldrb	r3, [r7, #14]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d130      	bne.n	8008dac <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8008d4a:	2002      	movs	r0, #2
 8008d4c:	f001 fb9f 	bl	800a48e <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2201      	movs	r2, #1
 8008d54:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2203      	movs	r2, #3
 8008d5c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	7919      	ldrb	r1, [r3, #4]
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008d6e:	687a      	ldr	r2, [r7, #4]
 8008d70:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008d72:	9202      	str	r2, [sp, #8]
 8008d74:	2200      	movs	r2, #0
 8008d76:	9201      	str	r2, [sp, #4]
 8008d78:	9300      	str	r3, [sp, #0]
 8008d7a:	4603      	mov	r3, r0
 8008d7c:	2280      	movs	r2, #128	@ 0x80
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f001 f84e 	bl	8009e20 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	7959      	ldrb	r1, [r3, #5]
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008d94:	687a      	ldr	r2, [r7, #4]
 8008d96:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008d98:	9202      	str	r2, [sp, #8]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	9201      	str	r2, [sp, #4]
 8008d9e:	9300      	str	r3, [sp, #0]
 8008da0:	4603      	mov	r3, r0
 8008da2:	2200      	movs	r2, #0
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f001 f83b 	bl	8009e20 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008daa:	e0e3      	b.n	8008f74 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008dac:	7bbb      	ldrb	r3, [r7, #14]
 8008dae:	2b03      	cmp	r3, #3
 8008db0:	f040 80e0 	bne.w	8008f74 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	220d      	movs	r2, #13
 8008db8:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	705a      	strb	r2, [r3, #1]
      break;
 8008dc0:	e0d8      	b.n	8008f74 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008dc2:	2109      	movs	r1, #9
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f000 f9a5 	bl	8009114 <USBH_Get_CfgDesc>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008dce:	7bbb      	ldrb	r3, [r7, #14]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d103      	bne.n	8008ddc <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2204      	movs	r2, #4
 8008dd8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008dda:	e0cd      	b.n	8008f78 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008ddc:	7bbb      	ldrb	r3, [r7, #14]
 8008dde:	2b03      	cmp	r3, #3
 8008de0:	f040 80ca 	bne.w	8008f78 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008dea:	3301      	adds	r3, #1
 8008dec:	b2da      	uxtb	r2, r3
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008dfa:	2b03      	cmp	r3, #3
 8008dfc:	d903      	bls.n	8008e06 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	220d      	movs	r2, #13
 8008e02:	701a      	strb	r2, [r3, #0]
      break;
 8008e04:	e0b8      	b.n	8008f78 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	795b      	ldrb	r3, [r3, #5]
 8008e0a:	4619      	mov	r1, r3
 8008e0c:	6878      	ldr	r0, [r7, #4]
 8008e0e:	f001 f857 	bl	8009ec0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	791b      	ldrb	r3, [r3, #4]
 8008e16:	4619      	mov	r1, r3
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f001 f851 	bl	8009ec0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2200      	movs	r2, #0
 8008e22:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2200      	movs	r2, #0
 8008e28:	701a      	strb	r2, [r3, #0]
      break;
 8008e2a:	e0a5      	b.n	8008f78 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8008e32:	4619      	mov	r1, r3
 8008e34:	6878      	ldr	r0, [r7, #4]
 8008e36:	f000 f96d 	bl	8009114 <USBH_Get_CfgDesc>
 8008e3a:	4603      	mov	r3, r0
 8008e3c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008e3e:	7bbb      	ldrb	r3, [r7, #14]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d103      	bne.n	8008e4c <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2205      	movs	r2, #5
 8008e48:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008e4a:	e097      	b.n	8008f7c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008e4c:	7bbb      	ldrb	r3, [r7, #14]
 8008e4e:	2b03      	cmp	r3, #3
 8008e50:	f040 8094 	bne.w	8008f7c <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008e5a:	3301      	adds	r3, #1
 8008e5c:	b2da      	uxtb	r2, r3
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008e6a:	2b03      	cmp	r3, #3
 8008e6c:	d903      	bls.n	8008e76 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	220d      	movs	r2, #13
 8008e72:	701a      	strb	r2, [r3, #0]
      break;
 8008e74:	e082      	b.n	8008f7c <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	795b      	ldrb	r3, [r3, #5]
 8008e7a:	4619      	mov	r1, r3
 8008e7c:	6878      	ldr	r0, [r7, #4]
 8008e7e:	f001 f81f 	bl	8009ec0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	791b      	ldrb	r3, [r3, #4]
 8008e86:	4619      	mov	r1, r3
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	f001 f819 	bl	8009ec0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	2200      	movs	r2, #0
 8008e92:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2200      	movs	r2, #0
 8008e98:	701a      	strb	r2, [r3, #0]
      break;
 8008e9a:	e06f      	b.n	8008f7c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d019      	beq.n	8008eda <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008eb2:	23ff      	movs	r3, #255	@ 0xff
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f000 f957 	bl	8009168 <USBH_Get_StringDesc>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008ebe:	7bbb      	ldrb	r3, [r7, #14]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d103      	bne.n	8008ecc <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2206      	movs	r2, #6
 8008ec8:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008eca:	e059      	b.n	8008f80 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008ecc:	7bbb      	ldrb	r3, [r7, #14]
 8008ece:	2b03      	cmp	r3, #3
 8008ed0:	d156      	bne.n	8008f80 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2206      	movs	r2, #6
 8008ed6:	705a      	strb	r2, [r3, #1]
      break;
 8008ed8:	e052      	b.n	8008f80 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2206      	movs	r2, #6
 8008ede:	705a      	strb	r2, [r3, #1]
      break;
 8008ee0:	e04e      	b.n	8008f80 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d019      	beq.n	8008f20 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008ef8:	23ff      	movs	r3, #255	@ 0xff
 8008efa:	6878      	ldr	r0, [r7, #4]
 8008efc:	f000 f934 	bl	8009168 <USBH_Get_StringDesc>
 8008f00:	4603      	mov	r3, r0
 8008f02:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008f04:	7bbb      	ldrb	r3, [r7, #14]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d103      	bne.n	8008f12 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2207      	movs	r2, #7
 8008f0e:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008f10:	e038      	b.n	8008f84 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008f12:	7bbb      	ldrb	r3, [r7, #14]
 8008f14:	2b03      	cmp	r3, #3
 8008f16:	d135      	bne.n	8008f84 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	2207      	movs	r2, #7
 8008f1c:	705a      	strb	r2, [r3, #1]
      break;
 8008f1e:	e031      	b.n	8008f84 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2207      	movs	r2, #7
 8008f24:	705a      	strb	r2, [r3, #1]
      break;
 8008f26:	e02d      	b.n	8008f84 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d017      	beq.n	8008f62 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008f3e:	23ff      	movs	r3, #255	@ 0xff
 8008f40:	6878      	ldr	r0, [r7, #4]
 8008f42:	f000 f911 	bl	8009168 <USBH_Get_StringDesc>
 8008f46:	4603      	mov	r3, r0
 8008f48:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008f4a:	7bbb      	ldrb	r3, [r7, #14]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d102      	bne.n	8008f56 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008f50:	2300      	movs	r3, #0
 8008f52:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008f54:	e018      	b.n	8008f88 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008f56:	7bbb      	ldrb	r3, [r7, #14]
 8008f58:	2b03      	cmp	r3, #3
 8008f5a:	d115      	bne.n	8008f88 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	73fb      	strb	r3, [r7, #15]
      break;
 8008f60:	e012      	b.n	8008f88 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8008f62:	2300      	movs	r3, #0
 8008f64:	73fb      	strb	r3, [r7, #15]
      break;
 8008f66:	e00f      	b.n	8008f88 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8008f68:	bf00      	nop
 8008f6a:	e00e      	b.n	8008f8a <USBH_HandleEnum+0x3b6>
      break;
 8008f6c:	bf00      	nop
 8008f6e:	e00c      	b.n	8008f8a <USBH_HandleEnum+0x3b6>
      break;
 8008f70:	bf00      	nop
 8008f72:	e00a      	b.n	8008f8a <USBH_HandleEnum+0x3b6>
      break;
 8008f74:	bf00      	nop
 8008f76:	e008      	b.n	8008f8a <USBH_HandleEnum+0x3b6>
      break;
 8008f78:	bf00      	nop
 8008f7a:	e006      	b.n	8008f8a <USBH_HandleEnum+0x3b6>
      break;
 8008f7c:	bf00      	nop
 8008f7e:	e004      	b.n	8008f8a <USBH_HandleEnum+0x3b6>
      break;
 8008f80:	bf00      	nop
 8008f82:	e002      	b.n	8008f8a <USBH_HandleEnum+0x3b6>
      break;
 8008f84:	bf00      	nop
 8008f86:	e000      	b.n	8008f8a <USBH_HandleEnum+0x3b6>
      break;
 8008f88:	bf00      	nop
  }
  return Status;
 8008f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3710      	adds	r7, #16
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}

08008f94 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008f94:	b480      	push	{r7}
 8008f96:	b083      	sub	sp, #12
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	683a      	ldr	r2, [r7, #0]
 8008fa2:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8008fa6:	bf00      	nop
 8008fa8:	370c      	adds	r7, #12
 8008faa:	46bd      	mov	sp, r7
 8008fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb0:	4770      	bx	lr

08008fb2 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008fb2:	b580      	push	{r7, lr}
 8008fb4:	b082      	sub	sp, #8
 8008fb6:	af00      	add	r7, sp, #0
 8008fb8:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008fc0:	1c5a      	adds	r2, r3, #1
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8008fc8:	6878      	ldr	r0, [r7, #4]
 8008fca:	f000 f804 	bl	8008fd6 <USBH_HandleSof>
}
 8008fce:	bf00      	nop
 8008fd0:	3708      	adds	r7, #8
 8008fd2:	46bd      	mov	sp, r7
 8008fd4:	bd80      	pop	{r7, pc}

08008fd6 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8008fd6:	b580      	push	{r7, lr}
 8008fd8:	b082      	sub	sp, #8
 8008fda:	af00      	add	r7, sp, #0
 8008fdc:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	781b      	ldrb	r3, [r3, #0]
 8008fe2:	b2db      	uxtb	r3, r3
 8008fe4:	2b0b      	cmp	r3, #11
 8008fe6:	d10a      	bne.n	8008ffe <USBH_HandleSof+0x28>
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d005      	beq.n	8008ffe <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008ff8:	699b      	ldr	r3, [r3, #24]
 8008ffa:	6878      	ldr	r0, [r7, #4]
 8008ffc:	4798      	blx	r3
  }
}
 8008ffe:	bf00      	nop
 8009000:	3708      	adds	r7, #8
 8009002:	46bd      	mov	sp, r7
 8009004:	bd80      	pop	{r7, pc}

08009006 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8009006:	b480      	push	{r7}
 8009008:	b083      	sub	sp, #12
 800900a:	af00      	add	r7, sp, #0
 800900c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2201      	movs	r2, #1
 8009012:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 8009016:	bf00      	nop
}
 8009018:	370c      	adds	r7, #12
 800901a:	46bd      	mov	sp, r7
 800901c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009020:	4770      	bx	lr

08009022 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8009022:	b480      	push	{r7}
 8009024:	b083      	sub	sp, #12
 8009026:	af00      	add	r7, sp, #0
 8009028:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2200      	movs	r2, #0
 800902e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	2201      	movs	r2, #1
 8009036:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800903a:	bf00      	nop
}
 800903c:	370c      	adds	r7, #12
 800903e:	46bd      	mov	sp, r7
 8009040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009044:	4770      	bx	lr

08009046 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8009046:	b480      	push	{r7}
 8009048:	b083      	sub	sp, #12
 800904a:	af00      	add	r7, sp, #0
 800904c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2201      	movs	r2, #1
 8009052:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2200      	movs	r2, #0
 800905a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2200      	movs	r2, #0
 8009062:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8009066:	2300      	movs	r3, #0
}
 8009068:	4618      	mov	r0, r3
 800906a:	370c      	adds	r7, #12
 800906c:	46bd      	mov	sp, r7
 800906e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009072:	4770      	bx	lr

08009074 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b082      	sub	sp, #8
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2201      	movs	r2, #1
 8009080:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2200      	movs	r2, #0
 8009088:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	2200      	movs	r2, #0
 8009090:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8009094:	6878      	ldr	r0, [r7, #4]
 8009096:	f001 f8c0 	bl	800a21a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	791b      	ldrb	r3, [r3, #4]
 800909e:	4619      	mov	r1, r3
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f000 ff0d 	bl	8009ec0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	795b      	ldrb	r3, [r3, #5]
 80090aa:	4619      	mov	r1, r3
 80090ac:	6878      	ldr	r0, [r7, #4]
 80090ae:	f000 ff07 	bl	8009ec0 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80090b2:	2300      	movs	r3, #0
}
 80090b4:	4618      	mov	r0, r3
 80090b6:	3708      	adds	r7, #8
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bd80      	pop	{r7, pc}

080090bc <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b086      	sub	sp, #24
 80090c0:	af02      	add	r7, sp, #8
 80090c2:	6078      	str	r0, [r7, #4]
 80090c4:	460b      	mov	r3, r1
 80090c6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80090c8:	887b      	ldrh	r3, [r7, #2]
 80090ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80090ce:	d901      	bls.n	80090d4 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80090d0:	2303      	movs	r3, #3
 80090d2:	e01b      	b.n	800910c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80090da:	887b      	ldrh	r3, [r7, #2]
 80090dc:	9300      	str	r3, [sp, #0]
 80090de:	4613      	mov	r3, r2
 80090e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80090e4:	2100      	movs	r1, #0
 80090e6:	6878      	ldr	r0, [r7, #4]
 80090e8:	f000 f872 	bl	80091d0 <USBH_GetDescriptor>
 80090ec:	4603      	mov	r3, r0
 80090ee:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80090f0:	7bfb      	ldrb	r3, [r7, #15]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d109      	bne.n	800910a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80090fc:	887a      	ldrh	r2, [r7, #2]
 80090fe:	4619      	mov	r1, r3
 8009100:	6878      	ldr	r0, [r7, #4]
 8009102:	f000 f929 	bl	8009358 <USBH_ParseDevDesc>
 8009106:	4603      	mov	r3, r0
 8009108:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800910a:	7bfb      	ldrb	r3, [r7, #15]
}
 800910c:	4618      	mov	r0, r3
 800910e:	3710      	adds	r7, #16
 8009110:	46bd      	mov	sp, r7
 8009112:	bd80      	pop	{r7, pc}

08009114 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b086      	sub	sp, #24
 8009118:	af02      	add	r7, sp, #8
 800911a:	6078      	str	r0, [r7, #4]
 800911c:	460b      	mov	r3, r1
 800911e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	331c      	adds	r3, #28
 8009124:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8009126:	887b      	ldrh	r3, [r7, #2]
 8009128:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800912c:	d901      	bls.n	8009132 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800912e:	2303      	movs	r3, #3
 8009130:	e016      	b.n	8009160 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8009132:	887b      	ldrh	r3, [r7, #2]
 8009134:	9300      	str	r3, [sp, #0]
 8009136:	68bb      	ldr	r3, [r7, #8]
 8009138:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800913c:	2100      	movs	r1, #0
 800913e:	6878      	ldr	r0, [r7, #4]
 8009140:	f000 f846 	bl	80091d0 <USBH_GetDescriptor>
 8009144:	4603      	mov	r3, r0
 8009146:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8009148:	7bfb      	ldrb	r3, [r7, #15]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d107      	bne.n	800915e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800914e:	887b      	ldrh	r3, [r7, #2]
 8009150:	461a      	mov	r2, r3
 8009152:	68b9      	ldr	r1, [r7, #8]
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f000 f9af 	bl	80094b8 <USBH_ParseCfgDesc>
 800915a:	4603      	mov	r3, r0
 800915c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800915e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009160:	4618      	mov	r0, r3
 8009162:	3710      	adds	r7, #16
 8009164:	46bd      	mov	sp, r7
 8009166:	bd80      	pop	{r7, pc}

08009168 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b088      	sub	sp, #32
 800916c:	af02      	add	r7, sp, #8
 800916e:	60f8      	str	r0, [r7, #12]
 8009170:	607a      	str	r2, [r7, #4]
 8009172:	461a      	mov	r2, r3
 8009174:	460b      	mov	r3, r1
 8009176:	72fb      	strb	r3, [r7, #11]
 8009178:	4613      	mov	r3, r2
 800917a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800917c:	893b      	ldrh	r3, [r7, #8]
 800917e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009182:	d802      	bhi.n	800918a <USBH_Get_StringDesc+0x22>
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d101      	bne.n	800918e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800918a:	2303      	movs	r3, #3
 800918c:	e01c      	b.n	80091c8 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800918e:	7afb      	ldrb	r3, [r7, #11]
 8009190:	b29b      	uxth	r3, r3
 8009192:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8009196:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800919e:	893b      	ldrh	r3, [r7, #8]
 80091a0:	9300      	str	r3, [sp, #0]
 80091a2:	460b      	mov	r3, r1
 80091a4:	2100      	movs	r1, #0
 80091a6:	68f8      	ldr	r0, [r7, #12]
 80091a8:	f000 f812 	bl	80091d0 <USBH_GetDescriptor>
 80091ac:	4603      	mov	r3, r0
 80091ae:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80091b0:	7dfb      	ldrb	r3, [r7, #23]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d107      	bne.n	80091c6 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80091bc:	893a      	ldrh	r2, [r7, #8]
 80091be:	6879      	ldr	r1, [r7, #4]
 80091c0:	4618      	mov	r0, r3
 80091c2:	f000 fb8c 	bl	80098de <USBH_ParseStringDesc>
  }

  return status;
 80091c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	3718      	adds	r7, #24
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}

080091d0 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b084      	sub	sp, #16
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	60f8      	str	r0, [r7, #12]
 80091d8:	607b      	str	r3, [r7, #4]
 80091da:	460b      	mov	r3, r1
 80091dc:	72fb      	strb	r3, [r7, #11]
 80091de:	4613      	mov	r3, r2
 80091e0:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	789b      	ldrb	r3, [r3, #2]
 80091e6:	2b01      	cmp	r3, #1
 80091e8:	d11c      	bne.n	8009224 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80091ea:	7afb      	ldrb	r3, [r7, #11]
 80091ec:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80091f0:	b2da      	uxtb	r2, r3
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	2206      	movs	r2, #6
 80091fa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	893a      	ldrh	r2, [r7, #8]
 8009200:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8009202:	893b      	ldrh	r3, [r7, #8]
 8009204:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8009208:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800920c:	d104      	bne.n	8009218 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	f240 4209 	movw	r2, #1033	@ 0x409
 8009214:	829a      	strh	r2, [r3, #20]
 8009216:	e002      	b.n	800921e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	2200      	movs	r2, #0
 800921c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	8b3a      	ldrh	r2, [r7, #24]
 8009222:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8009224:	8b3b      	ldrh	r3, [r7, #24]
 8009226:	461a      	mov	r2, r3
 8009228:	6879      	ldr	r1, [r7, #4]
 800922a:	68f8      	ldr	r0, [r7, #12]
 800922c:	f000 fba4 	bl	8009978 <USBH_CtlReq>
 8009230:	4603      	mov	r3, r0
}
 8009232:	4618      	mov	r0, r3
 8009234:	3710      	adds	r7, #16
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}

0800923a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800923a:	b580      	push	{r7, lr}
 800923c:	b082      	sub	sp, #8
 800923e:	af00      	add	r7, sp, #0
 8009240:	6078      	str	r0, [r7, #4]
 8009242:	460b      	mov	r3, r1
 8009244:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	789b      	ldrb	r3, [r3, #2]
 800924a:	2b01      	cmp	r3, #1
 800924c:	d10f      	bne.n	800926e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2200      	movs	r2, #0
 8009252:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2205      	movs	r2, #5
 8009258:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800925a:	78fb      	ldrb	r3, [r7, #3]
 800925c:	b29a      	uxth	r2, r3
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800926e:	2200      	movs	r2, #0
 8009270:	2100      	movs	r1, #0
 8009272:	6878      	ldr	r0, [r7, #4]
 8009274:	f000 fb80 	bl	8009978 <USBH_CtlReq>
 8009278:	4603      	mov	r3, r0
}
 800927a:	4618      	mov	r0, r3
 800927c:	3708      	adds	r7, #8
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}

08009282 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8009282:	b580      	push	{r7, lr}
 8009284:	b082      	sub	sp, #8
 8009286:	af00      	add	r7, sp, #0
 8009288:	6078      	str	r0, [r7, #4]
 800928a:	460b      	mov	r3, r1
 800928c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	789b      	ldrb	r3, [r3, #2]
 8009292:	2b01      	cmp	r3, #1
 8009294:	d10e      	bne.n	80092b4 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2200      	movs	r2, #0
 800929a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	2209      	movs	r2, #9
 80092a0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	887a      	ldrh	r2, [r7, #2]
 80092a6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2200      	movs	r2, #0
 80092ac:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2200      	movs	r2, #0
 80092b2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80092b4:	2200      	movs	r2, #0
 80092b6:	2100      	movs	r1, #0
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f000 fb5d 	bl	8009978 <USBH_CtlReq>
 80092be:	4603      	mov	r3, r0
}
 80092c0:	4618      	mov	r0, r3
 80092c2:	3708      	adds	r7, #8
 80092c4:	46bd      	mov	sp, r7
 80092c6:	bd80      	pop	{r7, pc}

080092c8 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b082      	sub	sp, #8
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
 80092d0:	460b      	mov	r3, r1
 80092d2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	789b      	ldrb	r3, [r3, #2]
 80092d8:	2b01      	cmp	r3, #1
 80092da:	d10f      	bne.n	80092fc <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	2200      	movs	r2, #0
 80092e0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2203      	movs	r2, #3
 80092e6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80092e8:	78fb      	ldrb	r3, [r7, #3]
 80092ea:	b29a      	uxth	r2, r3
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2200      	movs	r2, #0
 80092f4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	2200      	movs	r2, #0
 80092fa:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80092fc:	2200      	movs	r2, #0
 80092fe:	2100      	movs	r1, #0
 8009300:	6878      	ldr	r0, [r7, #4]
 8009302:	f000 fb39 	bl	8009978 <USBH_CtlReq>
 8009306:	4603      	mov	r3, r0
}
 8009308:	4618      	mov	r0, r3
 800930a:	3708      	adds	r7, #8
 800930c:	46bd      	mov	sp, r7
 800930e:	bd80      	pop	{r7, pc}

08009310 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b082      	sub	sp, #8
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
 8009318:	460b      	mov	r3, r1
 800931a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	789b      	ldrb	r3, [r3, #2]
 8009320:	2b01      	cmp	r3, #1
 8009322:	d10f      	bne.n	8009344 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2202      	movs	r2, #2
 8009328:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2201      	movs	r2, #1
 800932e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	2200      	movs	r2, #0
 8009334:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8009336:	78fb      	ldrb	r3, [r7, #3]
 8009338:	b29a      	uxth	r2, r3
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2200      	movs	r2, #0
 8009342:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8009344:	2200      	movs	r2, #0
 8009346:	2100      	movs	r1, #0
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f000 fb15 	bl	8009978 <USBH_CtlReq>
 800934e:	4603      	mov	r3, r0
}
 8009350:	4618      	mov	r0, r3
 8009352:	3708      	adds	r7, #8
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}

08009358 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8009358:	b480      	push	{r7}
 800935a:	b087      	sub	sp, #28
 800935c:	af00      	add	r7, sp, #0
 800935e:	60f8      	str	r0, [r7, #12]
 8009360:	60b9      	str	r1, [r7, #8]
 8009362:	4613      	mov	r3, r2
 8009364:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800936c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800936e:	2300      	movs	r3, #0
 8009370:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d101      	bne.n	800937c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8009378:	2302      	movs	r3, #2
 800937a:	e094      	b.n	80094a6 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800937c:	68bb      	ldr	r3, [r7, #8]
 800937e:	781a      	ldrb	r2, [r3, #0]
 8009380:	693b      	ldr	r3, [r7, #16]
 8009382:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8009384:	68bb      	ldr	r3, [r7, #8]
 8009386:	785a      	ldrb	r2, [r3, #1]
 8009388:	693b      	ldr	r3, [r7, #16]
 800938a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	3302      	adds	r3, #2
 8009390:	781b      	ldrb	r3, [r3, #0]
 8009392:	461a      	mov	r2, r3
 8009394:	68bb      	ldr	r3, [r7, #8]
 8009396:	3303      	adds	r3, #3
 8009398:	781b      	ldrb	r3, [r3, #0]
 800939a:	021b      	lsls	r3, r3, #8
 800939c:	b29b      	uxth	r3, r3
 800939e:	4313      	orrs	r3, r2
 80093a0:	b29a      	uxth	r2, r3
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80093a6:	68bb      	ldr	r3, [r7, #8]
 80093a8:	791a      	ldrb	r2, [r3, #4]
 80093aa:	693b      	ldr	r3, [r7, #16]
 80093ac:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80093ae:	68bb      	ldr	r3, [r7, #8]
 80093b0:	795a      	ldrb	r2, [r3, #5]
 80093b2:	693b      	ldr	r3, [r7, #16]
 80093b4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	799a      	ldrb	r2, [r3, #6]
 80093ba:	693b      	ldr	r3, [r7, #16]
 80093bc:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	79da      	ldrb	r2, [r3, #7]
 80093c2:	693b      	ldr	r3, [r7, #16]
 80093c4:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d004      	beq.n	80093da <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80093d6:	2b01      	cmp	r3, #1
 80093d8:	d11b      	bne.n	8009412 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80093da:	693b      	ldr	r3, [r7, #16]
 80093dc:	79db      	ldrb	r3, [r3, #7]
 80093de:	2b20      	cmp	r3, #32
 80093e0:	dc0f      	bgt.n	8009402 <USBH_ParseDevDesc+0xaa>
 80093e2:	2b08      	cmp	r3, #8
 80093e4:	db0f      	blt.n	8009406 <USBH_ParseDevDesc+0xae>
 80093e6:	3b08      	subs	r3, #8
 80093e8:	4a32      	ldr	r2, [pc, #200]	@ (80094b4 <USBH_ParseDevDesc+0x15c>)
 80093ea:	fa22 f303 	lsr.w	r3, r2, r3
 80093ee:	f003 0301 	and.w	r3, r3, #1
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	bf14      	ite	ne
 80093f6:	2301      	movne	r3, #1
 80093f8:	2300      	moveq	r3, #0
 80093fa:	b2db      	uxtb	r3, r3
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d106      	bne.n	800940e <USBH_ParseDevDesc+0xb6>
 8009400:	e001      	b.n	8009406 <USBH_ParseDevDesc+0xae>
 8009402:	2b40      	cmp	r3, #64	@ 0x40
 8009404:	d003      	beq.n	800940e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8009406:	693b      	ldr	r3, [r7, #16]
 8009408:	2208      	movs	r2, #8
 800940a:	71da      	strb	r2, [r3, #7]
        break;
 800940c:	e000      	b.n	8009410 <USBH_ParseDevDesc+0xb8>
        break;
 800940e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8009410:	e00e      	b.n	8009430 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009418:	2b02      	cmp	r3, #2
 800941a:	d107      	bne.n	800942c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	79db      	ldrb	r3, [r3, #7]
 8009420:	2b08      	cmp	r3, #8
 8009422:	d005      	beq.n	8009430 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8009424:	693b      	ldr	r3, [r7, #16]
 8009426:	2208      	movs	r2, #8
 8009428:	71da      	strb	r2, [r3, #7]
 800942a:	e001      	b.n	8009430 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800942c:	2303      	movs	r3, #3
 800942e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8009430:	88fb      	ldrh	r3, [r7, #6]
 8009432:	2b08      	cmp	r3, #8
 8009434:	d936      	bls.n	80094a4 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	3308      	adds	r3, #8
 800943a:	781b      	ldrb	r3, [r3, #0]
 800943c:	461a      	mov	r2, r3
 800943e:	68bb      	ldr	r3, [r7, #8]
 8009440:	3309      	adds	r3, #9
 8009442:	781b      	ldrb	r3, [r3, #0]
 8009444:	021b      	lsls	r3, r3, #8
 8009446:	b29b      	uxth	r3, r3
 8009448:	4313      	orrs	r3, r2
 800944a:	b29a      	uxth	r2, r3
 800944c:	693b      	ldr	r3, [r7, #16]
 800944e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	330a      	adds	r3, #10
 8009454:	781b      	ldrb	r3, [r3, #0]
 8009456:	461a      	mov	r2, r3
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	330b      	adds	r3, #11
 800945c:	781b      	ldrb	r3, [r3, #0]
 800945e:	021b      	lsls	r3, r3, #8
 8009460:	b29b      	uxth	r3, r3
 8009462:	4313      	orrs	r3, r2
 8009464:	b29a      	uxth	r2, r3
 8009466:	693b      	ldr	r3, [r7, #16]
 8009468:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	330c      	adds	r3, #12
 800946e:	781b      	ldrb	r3, [r3, #0]
 8009470:	461a      	mov	r2, r3
 8009472:	68bb      	ldr	r3, [r7, #8]
 8009474:	330d      	adds	r3, #13
 8009476:	781b      	ldrb	r3, [r3, #0]
 8009478:	021b      	lsls	r3, r3, #8
 800947a:	b29b      	uxth	r3, r3
 800947c:	4313      	orrs	r3, r2
 800947e:	b29a      	uxth	r2, r3
 8009480:	693b      	ldr	r3, [r7, #16]
 8009482:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	7b9a      	ldrb	r2, [r3, #14]
 8009488:	693b      	ldr	r3, [r7, #16]
 800948a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	7bda      	ldrb	r2, [r3, #15]
 8009490:	693b      	ldr	r3, [r7, #16]
 8009492:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8009494:	68bb      	ldr	r3, [r7, #8]
 8009496:	7c1a      	ldrb	r2, [r3, #16]
 8009498:	693b      	ldr	r3, [r7, #16]
 800949a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	7c5a      	ldrb	r2, [r3, #17]
 80094a0:	693b      	ldr	r3, [r7, #16]
 80094a2:	745a      	strb	r2, [r3, #17]
  }

  return status;
 80094a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80094a6:	4618      	mov	r0, r3
 80094a8:	371c      	adds	r7, #28
 80094aa:	46bd      	mov	sp, r7
 80094ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b0:	4770      	bx	lr
 80094b2:	bf00      	nop
 80094b4:	01000101 	.word	0x01000101

080094b8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b08c      	sub	sp, #48	@ 0x30
 80094bc:	af00      	add	r7, sp, #0
 80094be:	60f8      	str	r0, [r7, #12]
 80094c0:	60b9      	str	r1, [r7, #8]
 80094c2:	4613      	mov	r3, r2
 80094c4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80094cc:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80094ce:	2300      	movs	r3, #0
 80094d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80094d4:	2300      	movs	r3, #0
 80094d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 80094da:	2300      	movs	r3, #0
 80094dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d101      	bne.n	80094ea <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80094e6:	2302      	movs	r3, #2
 80094e8:	e0de      	b.n	80096a8 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80094ea:	68bb      	ldr	r3, [r7, #8]
 80094ec:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80094ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094f0:	781b      	ldrb	r3, [r3, #0]
 80094f2:	2b09      	cmp	r3, #9
 80094f4:	d002      	beq.n	80094fc <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80094f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094f8:	2209      	movs	r2, #9
 80094fa:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	781a      	ldrb	r2, [r3, #0]
 8009500:	6a3b      	ldr	r3, [r7, #32]
 8009502:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	785a      	ldrb	r2, [r3, #1]
 8009508:	6a3b      	ldr	r3, [r7, #32]
 800950a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	3302      	adds	r3, #2
 8009510:	781b      	ldrb	r3, [r3, #0]
 8009512:	461a      	mov	r2, r3
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	3303      	adds	r3, #3
 8009518:	781b      	ldrb	r3, [r3, #0]
 800951a:	021b      	lsls	r3, r3, #8
 800951c:	b29b      	uxth	r3, r3
 800951e:	4313      	orrs	r3, r2
 8009520:	b29b      	uxth	r3, r3
 8009522:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009526:	bf28      	it	cs
 8009528:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800952c:	b29a      	uxth	r2, r3
 800952e:	6a3b      	ldr	r3, [r7, #32]
 8009530:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	791a      	ldrb	r2, [r3, #4]
 8009536:	6a3b      	ldr	r3, [r7, #32]
 8009538:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	795a      	ldrb	r2, [r3, #5]
 800953e:	6a3b      	ldr	r3, [r7, #32]
 8009540:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8009542:	68bb      	ldr	r3, [r7, #8]
 8009544:	799a      	ldrb	r2, [r3, #6]
 8009546:	6a3b      	ldr	r3, [r7, #32]
 8009548:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	79da      	ldrb	r2, [r3, #7]
 800954e:	6a3b      	ldr	r3, [r7, #32]
 8009550:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	7a1a      	ldrb	r2, [r3, #8]
 8009556:	6a3b      	ldr	r3, [r7, #32]
 8009558:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800955a:	88fb      	ldrh	r3, [r7, #6]
 800955c:	2b09      	cmp	r3, #9
 800955e:	f240 80a1 	bls.w	80096a4 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8009562:	2309      	movs	r3, #9
 8009564:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8009566:	2300      	movs	r3, #0
 8009568:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800956a:	e085      	b.n	8009678 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800956c:	f107 0316 	add.w	r3, r7, #22
 8009570:	4619      	mov	r1, r3
 8009572:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009574:	f000 f9e6 	bl	8009944 <USBH_GetNextDesc>
 8009578:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800957a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800957c:	785b      	ldrb	r3, [r3, #1]
 800957e:	2b04      	cmp	r3, #4
 8009580:	d17a      	bne.n	8009678 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8009582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009584:	781b      	ldrb	r3, [r3, #0]
 8009586:	2b09      	cmp	r3, #9
 8009588:	d002      	beq.n	8009590 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800958a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800958c:	2209      	movs	r2, #9
 800958e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8009590:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009594:	221a      	movs	r2, #26
 8009596:	fb02 f303 	mul.w	r3, r2, r3
 800959a:	3308      	adds	r3, #8
 800959c:	6a3a      	ldr	r2, [r7, #32]
 800959e:	4413      	add	r3, r2
 80095a0:	3302      	adds	r3, #2
 80095a2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80095a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80095a6:	69f8      	ldr	r0, [r7, #28]
 80095a8:	f000 f882 	bl	80096b0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80095ac:	2300      	movs	r3, #0
 80095ae:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80095b2:	2300      	movs	r3, #0
 80095b4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80095b6:	e043      	b.n	8009640 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80095b8:	f107 0316 	add.w	r3, r7, #22
 80095bc:	4619      	mov	r1, r3
 80095be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095c0:	f000 f9c0 	bl	8009944 <USBH_GetNextDesc>
 80095c4:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80095c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095c8:	785b      	ldrb	r3, [r3, #1]
 80095ca:	2b05      	cmp	r3, #5
 80095cc:	d138      	bne.n	8009640 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80095ce:	69fb      	ldr	r3, [r7, #28]
 80095d0:	795b      	ldrb	r3, [r3, #5]
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	d113      	bne.n	80095fe <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80095d6:	69fb      	ldr	r3, [r7, #28]
 80095d8:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80095da:	2b02      	cmp	r3, #2
 80095dc:	d003      	beq.n	80095e6 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80095de:	69fb      	ldr	r3, [r7, #28]
 80095e0:	799b      	ldrb	r3, [r3, #6]
 80095e2:	2b03      	cmp	r3, #3
 80095e4:	d10b      	bne.n	80095fe <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80095e6:	69fb      	ldr	r3, [r7, #28]
 80095e8:	79db      	ldrb	r3, [r3, #7]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d10b      	bne.n	8009606 <USBH_ParseCfgDesc+0x14e>
 80095ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095f0:	781b      	ldrb	r3, [r3, #0]
 80095f2:	2b09      	cmp	r3, #9
 80095f4:	d007      	beq.n	8009606 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 80095f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095f8:	2209      	movs	r2, #9
 80095fa:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80095fc:	e003      	b.n	8009606 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80095fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009600:	2207      	movs	r2, #7
 8009602:	701a      	strb	r2, [r3, #0]
 8009604:	e000      	b.n	8009608 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8009606:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8009608:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800960c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009610:	3201      	adds	r2, #1
 8009612:	00d2      	lsls	r2, r2, #3
 8009614:	211a      	movs	r1, #26
 8009616:	fb01 f303 	mul.w	r3, r1, r3
 800961a:	4413      	add	r3, r2
 800961c:	3308      	adds	r3, #8
 800961e:	6a3a      	ldr	r2, [r7, #32]
 8009620:	4413      	add	r3, r2
 8009622:	3304      	adds	r3, #4
 8009624:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8009626:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009628:	69b9      	ldr	r1, [r7, #24]
 800962a:	68f8      	ldr	r0, [r7, #12]
 800962c:	f000 f86f 	bl	800970e <USBH_ParseEPDesc>
 8009630:	4603      	mov	r3, r0
 8009632:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8009636:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800963a:	3301      	adds	r3, #1
 800963c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8009640:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009644:	2b01      	cmp	r3, #1
 8009646:	d80a      	bhi.n	800965e <USBH_ParseCfgDesc+0x1a6>
 8009648:	69fb      	ldr	r3, [r7, #28]
 800964a:	791b      	ldrb	r3, [r3, #4]
 800964c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009650:	429a      	cmp	r2, r3
 8009652:	d204      	bcs.n	800965e <USBH_ParseCfgDesc+0x1a6>
 8009654:	6a3b      	ldr	r3, [r7, #32]
 8009656:	885a      	ldrh	r2, [r3, #2]
 8009658:	8afb      	ldrh	r3, [r7, #22]
 800965a:	429a      	cmp	r2, r3
 800965c:	d8ac      	bhi.n	80095b8 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800965e:	69fb      	ldr	r3, [r7, #28]
 8009660:	791b      	ldrb	r3, [r3, #4]
 8009662:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8009666:	429a      	cmp	r2, r3
 8009668:	d201      	bcs.n	800966e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800966a:	2303      	movs	r3, #3
 800966c:	e01c      	b.n	80096a8 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800966e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009672:	3301      	adds	r3, #1
 8009674:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8009678:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800967c:	2b01      	cmp	r3, #1
 800967e:	d805      	bhi.n	800968c <USBH_ParseCfgDesc+0x1d4>
 8009680:	6a3b      	ldr	r3, [r7, #32]
 8009682:	885a      	ldrh	r2, [r3, #2]
 8009684:	8afb      	ldrh	r3, [r7, #22]
 8009686:	429a      	cmp	r2, r3
 8009688:	f63f af70 	bhi.w	800956c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800968c:	6a3b      	ldr	r3, [r7, #32]
 800968e:	791b      	ldrb	r3, [r3, #4]
 8009690:	2b02      	cmp	r3, #2
 8009692:	bf28      	it	cs
 8009694:	2302      	movcs	r3, #2
 8009696:	b2db      	uxtb	r3, r3
 8009698:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800969c:	429a      	cmp	r2, r3
 800969e:	d201      	bcs.n	80096a4 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 80096a0:	2303      	movs	r3, #3
 80096a2:	e001      	b.n	80096a8 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 80096a4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	3730      	adds	r7, #48	@ 0x30
 80096ac:	46bd      	mov	sp, r7
 80096ae:	bd80      	pop	{r7, pc}

080096b0 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 80096b0:	b480      	push	{r7}
 80096b2:	b083      	sub	sp, #12
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
 80096b8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 80096ba:	683b      	ldr	r3, [r7, #0]
 80096bc:	781a      	ldrb	r2, [r3, #0]
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	785a      	ldrb	r2, [r3, #1]
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80096ca:	683b      	ldr	r3, [r7, #0]
 80096cc:	789a      	ldrb	r2, [r3, #2]
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 80096d2:	683b      	ldr	r3, [r7, #0]
 80096d4:	78da      	ldrb	r2, [r3, #3]
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	791a      	ldrb	r2, [r3, #4]
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	795a      	ldrb	r2, [r3, #5]
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	799a      	ldrb	r2, [r3, #6]
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	79da      	ldrb	r2, [r3, #7]
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	7a1a      	ldrb	r2, [r3, #8]
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	721a      	strb	r2, [r3, #8]
}
 8009702:	bf00      	nop
 8009704:	370c      	adds	r7, #12
 8009706:	46bd      	mov	sp, r7
 8009708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800970c:	4770      	bx	lr

0800970e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800970e:	b480      	push	{r7}
 8009710:	b087      	sub	sp, #28
 8009712:	af00      	add	r7, sp, #0
 8009714:	60f8      	str	r0, [r7, #12]
 8009716:	60b9      	str	r1, [r7, #8]
 8009718:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800971a:	2300      	movs	r3, #0
 800971c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	781a      	ldrb	r2, [r3, #0]
 8009722:	68bb      	ldr	r3, [r7, #8]
 8009724:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	785a      	ldrb	r2, [r3, #1]
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	789a      	ldrb	r2, [r3, #2]
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	78da      	ldrb	r2, [r3, #3]
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	3304      	adds	r3, #4
 8009742:	781b      	ldrb	r3, [r3, #0]
 8009744:	461a      	mov	r2, r3
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	3305      	adds	r3, #5
 800974a:	781b      	ldrb	r3, [r3, #0]
 800974c:	021b      	lsls	r3, r3, #8
 800974e:	b29b      	uxth	r3, r3
 8009750:	4313      	orrs	r3, r2
 8009752:	b29a      	uxth	r2, r3
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	799a      	ldrb	r2, [r3, #6]
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8009760:	68bb      	ldr	r3, [r7, #8]
 8009762:	889b      	ldrh	r3, [r3, #4]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d009      	beq.n	800977c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009768:	68bb      	ldr	r3, [r7, #8]
 800976a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800976c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009770:	d804      	bhi.n	800977c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8009776:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800977a:	d901      	bls.n	8009780 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800977c:	2303      	movs	r3, #3
 800977e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009786:	2b00      	cmp	r3, #0
 8009788:	d136      	bne.n	80097f8 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800978a:	68bb      	ldr	r3, [r7, #8]
 800978c:	78db      	ldrb	r3, [r3, #3]
 800978e:	f003 0303 	and.w	r3, r3, #3
 8009792:	2b02      	cmp	r3, #2
 8009794:	d108      	bne.n	80097a8 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	889b      	ldrh	r3, [r3, #4]
 800979a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800979e:	f240 8097 	bls.w	80098d0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80097a2:	2303      	movs	r3, #3
 80097a4:	75fb      	strb	r3, [r7, #23]
 80097a6:	e093      	b.n	80098d0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	78db      	ldrb	r3, [r3, #3]
 80097ac:	f003 0303 	and.w	r3, r3, #3
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d107      	bne.n	80097c4 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	889b      	ldrh	r3, [r3, #4]
 80097b8:	2b40      	cmp	r3, #64	@ 0x40
 80097ba:	f240 8089 	bls.w	80098d0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80097be:	2303      	movs	r3, #3
 80097c0:	75fb      	strb	r3, [r7, #23]
 80097c2:	e085      	b.n	80098d0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	78db      	ldrb	r3, [r3, #3]
 80097c8:	f003 0303 	and.w	r3, r3, #3
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d005      	beq.n	80097dc <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	78db      	ldrb	r3, [r3, #3]
 80097d4:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 80097d8:	2b03      	cmp	r3, #3
 80097da:	d10a      	bne.n	80097f2 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80097dc:	68bb      	ldr	r3, [r7, #8]
 80097de:	799b      	ldrb	r3, [r3, #6]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d003      	beq.n	80097ec <USBH_ParseEPDesc+0xde>
 80097e4:	68bb      	ldr	r3, [r7, #8]
 80097e6:	799b      	ldrb	r3, [r3, #6]
 80097e8:	2b10      	cmp	r3, #16
 80097ea:	d970      	bls.n	80098ce <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 80097ec:	2303      	movs	r3, #3
 80097ee:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80097f0:	e06d      	b.n	80098ce <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80097f2:	2303      	movs	r3, #3
 80097f4:	75fb      	strb	r3, [r7, #23]
 80097f6:	e06b      	b.n	80098d0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80097fe:	2b01      	cmp	r3, #1
 8009800:	d13c      	bne.n	800987c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009802:	68bb      	ldr	r3, [r7, #8]
 8009804:	78db      	ldrb	r3, [r3, #3]
 8009806:	f003 0303 	and.w	r3, r3, #3
 800980a:	2b02      	cmp	r3, #2
 800980c:	d005      	beq.n	800981a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800980e:	68bb      	ldr	r3, [r7, #8]
 8009810:	78db      	ldrb	r3, [r3, #3]
 8009812:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8009816:	2b00      	cmp	r3, #0
 8009818:	d106      	bne.n	8009828 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800981a:	68bb      	ldr	r3, [r7, #8]
 800981c:	889b      	ldrh	r3, [r3, #4]
 800981e:	2b40      	cmp	r3, #64	@ 0x40
 8009820:	d956      	bls.n	80098d0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009822:	2303      	movs	r3, #3
 8009824:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8009826:	e053      	b.n	80098d0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8009828:	68bb      	ldr	r3, [r7, #8]
 800982a:	78db      	ldrb	r3, [r3, #3]
 800982c:	f003 0303 	and.w	r3, r3, #3
 8009830:	2b01      	cmp	r3, #1
 8009832:	d10e      	bne.n	8009852 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8009834:	68bb      	ldr	r3, [r7, #8]
 8009836:	799b      	ldrb	r3, [r3, #6]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d007      	beq.n	800984c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8009840:	2b10      	cmp	r3, #16
 8009842:	d803      	bhi.n	800984c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8009848:	2b40      	cmp	r3, #64	@ 0x40
 800984a:	d941      	bls.n	80098d0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800984c:	2303      	movs	r3, #3
 800984e:	75fb      	strb	r3, [r7, #23]
 8009850:	e03e      	b.n	80098d0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	78db      	ldrb	r3, [r3, #3]
 8009856:	f003 0303 	and.w	r3, r3, #3
 800985a:	2b03      	cmp	r3, #3
 800985c:	d10b      	bne.n	8009876 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800985e:	68bb      	ldr	r3, [r7, #8]
 8009860:	799b      	ldrb	r3, [r3, #6]
 8009862:	2b00      	cmp	r3, #0
 8009864:	d004      	beq.n	8009870 <USBH_ParseEPDesc+0x162>
 8009866:	68bb      	ldr	r3, [r7, #8]
 8009868:	889b      	ldrh	r3, [r3, #4]
 800986a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800986e:	d32f      	bcc.n	80098d0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009870:	2303      	movs	r3, #3
 8009872:	75fb      	strb	r3, [r7, #23]
 8009874:	e02c      	b.n	80098d0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009876:	2303      	movs	r3, #3
 8009878:	75fb      	strb	r3, [r7, #23]
 800987a:	e029      	b.n	80098d0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009882:	2b02      	cmp	r3, #2
 8009884:	d120      	bne.n	80098c8 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	78db      	ldrb	r3, [r3, #3]
 800988a:	f003 0303 	and.w	r3, r3, #3
 800988e:	2b00      	cmp	r3, #0
 8009890:	d106      	bne.n	80098a0 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8009892:	68bb      	ldr	r3, [r7, #8]
 8009894:	889b      	ldrh	r3, [r3, #4]
 8009896:	2b08      	cmp	r3, #8
 8009898:	d01a      	beq.n	80098d0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800989a:	2303      	movs	r3, #3
 800989c:	75fb      	strb	r3, [r7, #23]
 800989e:	e017      	b.n	80098d0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	78db      	ldrb	r3, [r3, #3]
 80098a4:	f003 0303 	and.w	r3, r3, #3
 80098a8:	2b03      	cmp	r3, #3
 80098aa:	d10a      	bne.n	80098c2 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	799b      	ldrb	r3, [r3, #6]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d003      	beq.n	80098bc <USBH_ParseEPDesc+0x1ae>
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	889b      	ldrh	r3, [r3, #4]
 80098b8:	2b08      	cmp	r3, #8
 80098ba:	d909      	bls.n	80098d0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80098bc:	2303      	movs	r3, #3
 80098be:	75fb      	strb	r3, [r7, #23]
 80098c0:	e006      	b.n	80098d0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80098c2:	2303      	movs	r3, #3
 80098c4:	75fb      	strb	r3, [r7, #23]
 80098c6:	e003      	b.n	80098d0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80098c8:	2303      	movs	r3, #3
 80098ca:	75fb      	strb	r3, [r7, #23]
 80098cc:	e000      	b.n	80098d0 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 80098ce:	bf00      	nop
  }

  return status;
 80098d0:	7dfb      	ldrb	r3, [r7, #23]
}
 80098d2:	4618      	mov	r0, r3
 80098d4:	371c      	adds	r7, #28
 80098d6:	46bd      	mov	sp, r7
 80098d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098dc:	4770      	bx	lr

080098de <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80098de:	b480      	push	{r7}
 80098e0:	b087      	sub	sp, #28
 80098e2:	af00      	add	r7, sp, #0
 80098e4:	60f8      	str	r0, [r7, #12]
 80098e6:	60b9      	str	r1, [r7, #8]
 80098e8:	4613      	mov	r3, r2
 80098ea:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	3301      	adds	r3, #1
 80098f0:	781b      	ldrb	r3, [r3, #0]
 80098f2:	2b03      	cmp	r3, #3
 80098f4:	d120      	bne.n	8009938 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	781b      	ldrb	r3, [r3, #0]
 80098fa:	1e9a      	subs	r2, r3, #2
 80098fc:	88fb      	ldrh	r3, [r7, #6]
 80098fe:	4293      	cmp	r3, r2
 8009900:	bf28      	it	cs
 8009902:	4613      	movcs	r3, r2
 8009904:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	3302      	adds	r3, #2
 800990a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800990c:	2300      	movs	r3, #0
 800990e:	82fb      	strh	r3, [r7, #22]
 8009910:	e00b      	b.n	800992a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009912:	8afb      	ldrh	r3, [r7, #22]
 8009914:	68fa      	ldr	r2, [r7, #12]
 8009916:	4413      	add	r3, r2
 8009918:	781a      	ldrb	r2, [r3, #0]
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	701a      	strb	r2, [r3, #0]
      pdest++;
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	3301      	adds	r3, #1
 8009922:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8009924:	8afb      	ldrh	r3, [r7, #22]
 8009926:	3302      	adds	r3, #2
 8009928:	82fb      	strh	r3, [r7, #22]
 800992a:	8afa      	ldrh	r2, [r7, #22]
 800992c:	8abb      	ldrh	r3, [r7, #20]
 800992e:	429a      	cmp	r2, r3
 8009930:	d3ef      	bcc.n	8009912 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	2200      	movs	r2, #0
 8009936:	701a      	strb	r2, [r3, #0]
  }
}
 8009938:	bf00      	nop
 800993a:	371c      	adds	r7, #28
 800993c:	46bd      	mov	sp, r7
 800993e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009942:	4770      	bx	lr

08009944 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009944:	b480      	push	{r7}
 8009946:	b085      	sub	sp, #20
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
 800994c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	881b      	ldrh	r3, [r3, #0]
 8009952:	687a      	ldr	r2, [r7, #4]
 8009954:	7812      	ldrb	r2, [r2, #0]
 8009956:	4413      	add	r3, r2
 8009958:	b29a      	uxth	r2, r3
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	781b      	ldrb	r3, [r3, #0]
 8009962:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	4413      	add	r3, r2
 8009968:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800996a:	68fb      	ldr	r3, [r7, #12]
}
 800996c:	4618      	mov	r0, r3
 800996e:	3714      	adds	r7, #20
 8009970:	46bd      	mov	sp, r7
 8009972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009976:	4770      	bx	lr

08009978 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b086      	sub	sp, #24
 800997c:	af00      	add	r7, sp, #0
 800997e:	60f8      	str	r0, [r7, #12]
 8009980:	60b9      	str	r1, [r7, #8]
 8009982:	4613      	mov	r3, r2
 8009984:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8009986:	2301      	movs	r3, #1
 8009988:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	789b      	ldrb	r3, [r3, #2]
 800998e:	2b01      	cmp	r3, #1
 8009990:	d002      	beq.n	8009998 <USBH_CtlReq+0x20>
 8009992:	2b02      	cmp	r3, #2
 8009994:	d00f      	beq.n	80099b6 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8009996:	e027      	b.n	80099e8 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	68ba      	ldr	r2, [r7, #8]
 800999c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	88fa      	ldrh	r2, [r7, #6]
 80099a2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	2201      	movs	r2, #1
 80099a8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	2202      	movs	r2, #2
 80099ae:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80099b0:	2301      	movs	r3, #1
 80099b2:	75fb      	strb	r3, [r7, #23]
      break;
 80099b4:	e018      	b.n	80099e8 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80099b6:	68f8      	ldr	r0, [r7, #12]
 80099b8:	f000 f81c 	bl	80099f4 <USBH_HandleControl>
 80099bc:	4603      	mov	r3, r0
 80099be:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80099c0:	7dfb      	ldrb	r3, [r7, #23]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d002      	beq.n	80099cc <USBH_CtlReq+0x54>
 80099c6:	7dfb      	ldrb	r3, [r7, #23]
 80099c8:	2b03      	cmp	r3, #3
 80099ca:	d106      	bne.n	80099da <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	2201      	movs	r2, #1
 80099d0:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	2200      	movs	r2, #0
 80099d6:	761a      	strb	r2, [r3, #24]
      break;
 80099d8:	e005      	b.n	80099e6 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80099da:	7dfb      	ldrb	r3, [r7, #23]
 80099dc:	2b02      	cmp	r3, #2
 80099de:	d102      	bne.n	80099e6 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80099e0:	68fb      	ldr	r3, [r7, #12]
 80099e2:	2201      	movs	r2, #1
 80099e4:	709a      	strb	r2, [r3, #2]
      break;
 80099e6:	bf00      	nop
  }
  return status;
 80099e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	3718      	adds	r7, #24
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}
	...

080099f4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b086      	sub	sp, #24
 80099f8:	af02      	add	r7, sp, #8
 80099fa:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80099fc:	2301      	movs	r3, #1
 80099fe:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009a00:	2300      	movs	r3, #0
 8009a02:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	7e1b      	ldrb	r3, [r3, #24]
 8009a08:	3b01      	subs	r3, #1
 8009a0a:	2b0a      	cmp	r3, #10
 8009a0c:	f200 8157 	bhi.w	8009cbe <USBH_HandleControl+0x2ca>
 8009a10:	a201      	add	r2, pc, #4	@ (adr r2, 8009a18 <USBH_HandleControl+0x24>)
 8009a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a16:	bf00      	nop
 8009a18:	08009a45 	.word	0x08009a45
 8009a1c:	08009a5f 	.word	0x08009a5f
 8009a20:	08009ac9 	.word	0x08009ac9
 8009a24:	08009aef 	.word	0x08009aef
 8009a28:	08009b29 	.word	0x08009b29
 8009a2c:	08009b53 	.word	0x08009b53
 8009a30:	08009ba5 	.word	0x08009ba5
 8009a34:	08009bc7 	.word	0x08009bc7
 8009a38:	08009c03 	.word	0x08009c03
 8009a3c:	08009c29 	.word	0x08009c29
 8009a40:	08009c67 	.word	0x08009c67
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	f103 0110 	add.w	r1, r3, #16
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	795b      	ldrb	r3, [r3, #5]
 8009a4e:	461a      	mov	r2, r3
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f000 f945 	bl	8009ce0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2202      	movs	r2, #2
 8009a5a:	761a      	strb	r2, [r3, #24]
      break;
 8009a5c:	e13a      	b.n	8009cd4 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	795b      	ldrb	r3, [r3, #5]
 8009a62:	4619      	mov	r1, r3
 8009a64:	6878      	ldr	r0, [r7, #4]
 8009a66:	f000 fcb5 	bl	800a3d4 <USBH_LL_GetURBState>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009a6e:	7bbb      	ldrb	r3, [r7, #14]
 8009a70:	2b01      	cmp	r3, #1
 8009a72:	d11e      	bne.n	8009ab2 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	7c1b      	ldrb	r3, [r3, #16]
 8009a78:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009a7c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	8adb      	ldrh	r3, [r3, #22]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d00a      	beq.n	8009a9c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8009a86:	7b7b      	ldrb	r3, [r7, #13]
 8009a88:	2b80      	cmp	r3, #128	@ 0x80
 8009a8a:	d103      	bne.n	8009a94 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2203      	movs	r2, #3
 8009a90:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009a92:	e116      	b.n	8009cc2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2205      	movs	r2, #5
 8009a98:	761a      	strb	r2, [r3, #24]
      break;
 8009a9a:	e112      	b.n	8009cc2 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8009a9c:	7b7b      	ldrb	r3, [r7, #13]
 8009a9e:	2b80      	cmp	r3, #128	@ 0x80
 8009aa0:	d103      	bne.n	8009aaa <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2209      	movs	r2, #9
 8009aa6:	761a      	strb	r2, [r3, #24]
      break;
 8009aa8:	e10b      	b.n	8009cc2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2207      	movs	r2, #7
 8009aae:	761a      	strb	r2, [r3, #24]
      break;
 8009ab0:	e107      	b.n	8009cc2 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009ab2:	7bbb      	ldrb	r3, [r7, #14]
 8009ab4:	2b04      	cmp	r3, #4
 8009ab6:	d003      	beq.n	8009ac0 <USBH_HandleControl+0xcc>
 8009ab8:	7bbb      	ldrb	r3, [r7, #14]
 8009aba:	2b02      	cmp	r3, #2
 8009abc:	f040 8101 	bne.w	8009cc2 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	220b      	movs	r2, #11
 8009ac4:	761a      	strb	r2, [r3, #24]
      break;
 8009ac6:	e0fc      	b.n	8009cc2 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009ace:	b29a      	uxth	r2, r3
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6899      	ldr	r1, [r3, #8]
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	899a      	ldrh	r2, [r3, #12]
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	791b      	ldrb	r3, [r3, #4]
 8009ae0:	6878      	ldr	r0, [r7, #4]
 8009ae2:	f000 f93c 	bl	8009d5e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2204      	movs	r2, #4
 8009aea:	761a      	strb	r2, [r3, #24]
      break;
 8009aec:	e0f2      	b.n	8009cd4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	791b      	ldrb	r3, [r3, #4]
 8009af2:	4619      	mov	r1, r3
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	f000 fc6d 	bl	800a3d4 <USBH_LL_GetURBState>
 8009afa:	4603      	mov	r3, r0
 8009afc:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009afe:	7bbb      	ldrb	r3, [r7, #14]
 8009b00:	2b01      	cmp	r3, #1
 8009b02:	d103      	bne.n	8009b0c <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	2209      	movs	r2, #9
 8009b08:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009b0a:	e0dc      	b.n	8009cc6 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8009b0c:	7bbb      	ldrb	r3, [r7, #14]
 8009b0e:	2b05      	cmp	r3, #5
 8009b10:	d102      	bne.n	8009b18 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8009b12:	2303      	movs	r3, #3
 8009b14:	73fb      	strb	r3, [r7, #15]
      break;
 8009b16:	e0d6      	b.n	8009cc6 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8009b18:	7bbb      	ldrb	r3, [r7, #14]
 8009b1a:	2b04      	cmp	r3, #4
 8009b1c:	f040 80d3 	bne.w	8009cc6 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	220b      	movs	r2, #11
 8009b24:	761a      	strb	r2, [r3, #24]
      break;
 8009b26:	e0ce      	b.n	8009cc6 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	6899      	ldr	r1, [r3, #8]
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	899a      	ldrh	r2, [r3, #12]
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	795b      	ldrb	r3, [r3, #5]
 8009b34:	2001      	movs	r0, #1
 8009b36:	9000      	str	r0, [sp, #0]
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	f000 f8eb 	bl	8009d14 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009b44:	b29a      	uxth	r2, r3
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2206      	movs	r2, #6
 8009b4e:	761a      	strb	r2, [r3, #24]
      break;
 8009b50:	e0c0      	b.n	8009cd4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	795b      	ldrb	r3, [r3, #5]
 8009b56:	4619      	mov	r1, r3
 8009b58:	6878      	ldr	r0, [r7, #4]
 8009b5a:	f000 fc3b 	bl	800a3d4 <USBH_LL_GetURBState>
 8009b5e:	4603      	mov	r3, r0
 8009b60:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009b62:	7bbb      	ldrb	r3, [r7, #14]
 8009b64:	2b01      	cmp	r3, #1
 8009b66:	d103      	bne.n	8009b70 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2207      	movs	r2, #7
 8009b6c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009b6e:	e0ac      	b.n	8009cca <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8009b70:	7bbb      	ldrb	r3, [r7, #14]
 8009b72:	2b05      	cmp	r3, #5
 8009b74:	d105      	bne.n	8009b82 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	220c      	movs	r2, #12
 8009b7a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009b7c:	2303      	movs	r3, #3
 8009b7e:	73fb      	strb	r3, [r7, #15]
      break;
 8009b80:	e0a3      	b.n	8009cca <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009b82:	7bbb      	ldrb	r3, [r7, #14]
 8009b84:	2b02      	cmp	r3, #2
 8009b86:	d103      	bne.n	8009b90 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2205      	movs	r2, #5
 8009b8c:	761a      	strb	r2, [r3, #24]
      break;
 8009b8e:	e09c      	b.n	8009cca <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8009b90:	7bbb      	ldrb	r3, [r7, #14]
 8009b92:	2b04      	cmp	r3, #4
 8009b94:	f040 8099 	bne.w	8009cca <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	220b      	movs	r2, #11
 8009b9c:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009b9e:	2302      	movs	r3, #2
 8009ba0:	73fb      	strb	r3, [r7, #15]
      break;
 8009ba2:	e092      	b.n	8009cca <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	791b      	ldrb	r3, [r3, #4]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	2100      	movs	r1, #0
 8009bac:	6878      	ldr	r0, [r7, #4]
 8009bae:	f000 f8d6 	bl	8009d5e <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009bb8:	b29a      	uxth	r2, r3
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2208      	movs	r2, #8
 8009bc2:	761a      	strb	r2, [r3, #24]

      break;
 8009bc4:	e086      	b.n	8009cd4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	791b      	ldrb	r3, [r3, #4]
 8009bca:	4619      	mov	r1, r3
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f000 fc01 	bl	800a3d4 <USBH_LL_GetURBState>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009bd6:	7bbb      	ldrb	r3, [r7, #14]
 8009bd8:	2b01      	cmp	r3, #1
 8009bda:	d105      	bne.n	8009be8 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	220d      	movs	r2, #13
 8009be0:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8009be2:	2300      	movs	r3, #0
 8009be4:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009be6:	e072      	b.n	8009cce <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8009be8:	7bbb      	ldrb	r3, [r7, #14]
 8009bea:	2b04      	cmp	r3, #4
 8009bec:	d103      	bne.n	8009bf6 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	220b      	movs	r2, #11
 8009bf2:	761a      	strb	r2, [r3, #24]
      break;
 8009bf4:	e06b      	b.n	8009cce <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8009bf6:	7bbb      	ldrb	r3, [r7, #14]
 8009bf8:	2b05      	cmp	r3, #5
 8009bfa:	d168      	bne.n	8009cce <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8009bfc:	2303      	movs	r3, #3
 8009bfe:	73fb      	strb	r3, [r7, #15]
      break;
 8009c00:	e065      	b.n	8009cce <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	795b      	ldrb	r3, [r3, #5]
 8009c06:	2201      	movs	r2, #1
 8009c08:	9200      	str	r2, [sp, #0]
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	2100      	movs	r1, #0
 8009c0e:	6878      	ldr	r0, [r7, #4]
 8009c10:	f000 f880 	bl	8009d14 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009c1a:	b29a      	uxth	r2, r3
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	220a      	movs	r2, #10
 8009c24:	761a      	strb	r2, [r3, #24]
      break;
 8009c26:	e055      	b.n	8009cd4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	795b      	ldrb	r3, [r3, #5]
 8009c2c:	4619      	mov	r1, r3
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f000 fbd0 	bl	800a3d4 <USBH_LL_GetURBState>
 8009c34:	4603      	mov	r3, r0
 8009c36:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8009c38:	7bbb      	ldrb	r3, [r7, #14]
 8009c3a:	2b01      	cmp	r3, #1
 8009c3c:	d105      	bne.n	8009c4a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8009c3e:	2300      	movs	r3, #0
 8009c40:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	220d      	movs	r2, #13
 8009c46:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009c48:	e043      	b.n	8009cd2 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009c4a:	7bbb      	ldrb	r3, [r7, #14]
 8009c4c:	2b02      	cmp	r3, #2
 8009c4e:	d103      	bne.n	8009c58 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2209      	movs	r2, #9
 8009c54:	761a      	strb	r2, [r3, #24]
      break;
 8009c56:	e03c      	b.n	8009cd2 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8009c58:	7bbb      	ldrb	r3, [r7, #14]
 8009c5a:	2b04      	cmp	r3, #4
 8009c5c:	d139      	bne.n	8009cd2 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	220b      	movs	r2, #11
 8009c62:	761a      	strb	r2, [r3, #24]
      break;
 8009c64:	e035      	b.n	8009cd2 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	7e5b      	ldrb	r3, [r3, #25]
 8009c6a:	3301      	adds	r3, #1
 8009c6c:	b2da      	uxtb	r2, r3
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	765a      	strb	r2, [r3, #25]
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	7e5b      	ldrb	r3, [r3, #25]
 8009c76:	2b02      	cmp	r3, #2
 8009c78:	d806      	bhi.n	8009c88 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2201      	movs	r2, #1
 8009c7e:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2201      	movs	r2, #1
 8009c84:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009c86:	e025      	b.n	8009cd4 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009c8e:	2106      	movs	r1, #6
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2200      	movs	r2, #0
 8009c98:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	795b      	ldrb	r3, [r3, #5]
 8009c9e:	4619      	mov	r1, r3
 8009ca0:	6878      	ldr	r0, [r7, #4]
 8009ca2:	f000 f90d 	bl	8009ec0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	791b      	ldrb	r3, [r3, #4]
 8009caa:	4619      	mov	r1, r3
 8009cac:	6878      	ldr	r0, [r7, #4]
 8009cae:	f000 f907 	bl	8009ec0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8009cb8:	2302      	movs	r3, #2
 8009cba:	73fb      	strb	r3, [r7, #15]
      break;
 8009cbc:	e00a      	b.n	8009cd4 <USBH_HandleControl+0x2e0>

    default:
      break;
 8009cbe:	bf00      	nop
 8009cc0:	e008      	b.n	8009cd4 <USBH_HandleControl+0x2e0>
      break;
 8009cc2:	bf00      	nop
 8009cc4:	e006      	b.n	8009cd4 <USBH_HandleControl+0x2e0>
      break;
 8009cc6:	bf00      	nop
 8009cc8:	e004      	b.n	8009cd4 <USBH_HandleControl+0x2e0>
      break;
 8009cca:	bf00      	nop
 8009ccc:	e002      	b.n	8009cd4 <USBH_HandleControl+0x2e0>
      break;
 8009cce:	bf00      	nop
 8009cd0:	e000      	b.n	8009cd4 <USBH_HandleControl+0x2e0>
      break;
 8009cd2:	bf00      	nop
  }

  return status;
 8009cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	3710      	adds	r7, #16
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd80      	pop	{r7, pc}
 8009cde:	bf00      	nop

08009ce0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b088      	sub	sp, #32
 8009ce4:	af04      	add	r7, sp, #16
 8009ce6:	60f8      	str	r0, [r7, #12]
 8009ce8:	60b9      	str	r1, [r7, #8]
 8009cea:	4613      	mov	r3, r2
 8009cec:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009cee:	79f9      	ldrb	r1, [r7, #7]
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	9303      	str	r3, [sp, #12]
 8009cf4:	2308      	movs	r3, #8
 8009cf6:	9302      	str	r3, [sp, #8]
 8009cf8:	68bb      	ldr	r3, [r7, #8]
 8009cfa:	9301      	str	r3, [sp, #4]
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	9300      	str	r3, [sp, #0]
 8009d00:	2300      	movs	r3, #0
 8009d02:	2200      	movs	r2, #0
 8009d04:	68f8      	ldr	r0, [r7, #12]
 8009d06:	f000 fb34 	bl	800a372 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8009d0a:	2300      	movs	r3, #0
}
 8009d0c:	4618      	mov	r0, r3
 8009d0e:	3710      	adds	r7, #16
 8009d10:	46bd      	mov	sp, r7
 8009d12:	bd80      	pop	{r7, pc}

08009d14 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009d14:	b580      	push	{r7, lr}
 8009d16:	b088      	sub	sp, #32
 8009d18:	af04      	add	r7, sp, #16
 8009d1a:	60f8      	str	r0, [r7, #12]
 8009d1c:	60b9      	str	r1, [r7, #8]
 8009d1e:	4611      	mov	r1, r2
 8009d20:	461a      	mov	r2, r3
 8009d22:	460b      	mov	r3, r1
 8009d24:	80fb      	strh	r3, [r7, #6]
 8009d26:	4613      	mov	r3, r2
 8009d28:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d001      	beq.n	8009d38 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009d34:	2300      	movs	r3, #0
 8009d36:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009d38:	7979      	ldrb	r1, [r7, #5]
 8009d3a:	7e3b      	ldrb	r3, [r7, #24]
 8009d3c:	9303      	str	r3, [sp, #12]
 8009d3e:	88fb      	ldrh	r3, [r7, #6]
 8009d40:	9302      	str	r3, [sp, #8]
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	9301      	str	r3, [sp, #4]
 8009d46:	2301      	movs	r3, #1
 8009d48:	9300      	str	r3, [sp, #0]
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	68f8      	ldr	r0, [r7, #12]
 8009d50:	f000 fb0f 	bl	800a372 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009d54:	2300      	movs	r3, #0
}
 8009d56:	4618      	mov	r0, r3
 8009d58:	3710      	adds	r7, #16
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}

08009d5e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009d5e:	b580      	push	{r7, lr}
 8009d60:	b088      	sub	sp, #32
 8009d62:	af04      	add	r7, sp, #16
 8009d64:	60f8      	str	r0, [r7, #12]
 8009d66:	60b9      	str	r1, [r7, #8]
 8009d68:	4611      	mov	r1, r2
 8009d6a:	461a      	mov	r2, r3
 8009d6c:	460b      	mov	r3, r1
 8009d6e:	80fb      	strh	r3, [r7, #6]
 8009d70:	4613      	mov	r3, r2
 8009d72:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009d74:	7979      	ldrb	r1, [r7, #5]
 8009d76:	2300      	movs	r3, #0
 8009d78:	9303      	str	r3, [sp, #12]
 8009d7a:	88fb      	ldrh	r3, [r7, #6]
 8009d7c:	9302      	str	r3, [sp, #8]
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	9301      	str	r3, [sp, #4]
 8009d82:	2301      	movs	r3, #1
 8009d84:	9300      	str	r3, [sp, #0]
 8009d86:	2300      	movs	r3, #0
 8009d88:	2201      	movs	r2, #1
 8009d8a:	68f8      	ldr	r0, [r7, #12]
 8009d8c:	f000 faf1 	bl	800a372 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009d90:	2300      	movs	r3, #0

}
 8009d92:	4618      	mov	r0, r3
 8009d94:	3710      	adds	r7, #16
 8009d96:	46bd      	mov	sp, r7
 8009d98:	bd80      	pop	{r7, pc}

08009d9a <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8009d9a:	b580      	push	{r7, lr}
 8009d9c:	b088      	sub	sp, #32
 8009d9e:	af04      	add	r7, sp, #16
 8009da0:	60f8      	str	r0, [r7, #12]
 8009da2:	60b9      	str	r1, [r7, #8]
 8009da4:	4611      	mov	r1, r2
 8009da6:	461a      	mov	r2, r3
 8009da8:	460b      	mov	r3, r1
 8009daa:	80fb      	strh	r3, [r7, #6]
 8009dac:	4613      	mov	r3, r2
 8009dae:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d001      	beq.n	8009dbe <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8009dba:	2300      	movs	r3, #0
 8009dbc:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009dbe:	7979      	ldrb	r1, [r7, #5]
 8009dc0:	7e3b      	ldrb	r3, [r7, #24]
 8009dc2:	9303      	str	r3, [sp, #12]
 8009dc4:	88fb      	ldrh	r3, [r7, #6]
 8009dc6:	9302      	str	r3, [sp, #8]
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	9301      	str	r3, [sp, #4]
 8009dcc:	2301      	movs	r3, #1
 8009dce:	9300      	str	r3, [sp, #0]
 8009dd0:	2302      	movs	r3, #2
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	68f8      	ldr	r0, [r7, #12]
 8009dd6:	f000 facc 	bl	800a372 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8009dda:	2300      	movs	r3, #0
}
 8009ddc:	4618      	mov	r0, r3
 8009dde:	3710      	adds	r7, #16
 8009de0:	46bd      	mov	sp, r7
 8009de2:	bd80      	pop	{r7, pc}

08009de4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8009de4:	b580      	push	{r7, lr}
 8009de6:	b088      	sub	sp, #32
 8009de8:	af04      	add	r7, sp, #16
 8009dea:	60f8      	str	r0, [r7, #12]
 8009dec:	60b9      	str	r1, [r7, #8]
 8009dee:	4611      	mov	r1, r2
 8009df0:	461a      	mov	r2, r3
 8009df2:	460b      	mov	r3, r1
 8009df4:	80fb      	strh	r3, [r7, #6]
 8009df6:	4613      	mov	r3, r2
 8009df8:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009dfa:	7979      	ldrb	r1, [r7, #5]
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	9303      	str	r3, [sp, #12]
 8009e00:	88fb      	ldrh	r3, [r7, #6]
 8009e02:	9302      	str	r3, [sp, #8]
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	9301      	str	r3, [sp, #4]
 8009e08:	2301      	movs	r3, #1
 8009e0a:	9300      	str	r3, [sp, #0]
 8009e0c:	2302      	movs	r3, #2
 8009e0e:	2201      	movs	r2, #1
 8009e10:	68f8      	ldr	r0, [r7, #12]
 8009e12:	f000 faae 	bl	800a372 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009e16:	2300      	movs	r3, #0
}
 8009e18:	4618      	mov	r0, r3
 8009e1a:	3710      	adds	r7, #16
 8009e1c:	46bd      	mov	sp, r7
 8009e1e:	bd80      	pop	{r7, pc}

08009e20 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b086      	sub	sp, #24
 8009e24:	af04      	add	r7, sp, #16
 8009e26:	6078      	str	r0, [r7, #4]
 8009e28:	4608      	mov	r0, r1
 8009e2a:	4611      	mov	r1, r2
 8009e2c:	461a      	mov	r2, r3
 8009e2e:	4603      	mov	r3, r0
 8009e30:	70fb      	strb	r3, [r7, #3]
 8009e32:	460b      	mov	r3, r1
 8009e34:	70bb      	strb	r3, [r7, #2]
 8009e36:	4613      	mov	r3, r2
 8009e38:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8009e3a:	7878      	ldrb	r0, [r7, #1]
 8009e3c:	78ba      	ldrb	r2, [r7, #2]
 8009e3e:	78f9      	ldrb	r1, [r7, #3]
 8009e40:	8b3b      	ldrh	r3, [r7, #24]
 8009e42:	9302      	str	r3, [sp, #8]
 8009e44:	7d3b      	ldrb	r3, [r7, #20]
 8009e46:	9301      	str	r3, [sp, #4]
 8009e48:	7c3b      	ldrb	r3, [r7, #16]
 8009e4a:	9300      	str	r3, [sp, #0]
 8009e4c:	4603      	mov	r3, r0
 8009e4e:	6878      	ldr	r0, [r7, #4]
 8009e50:	f000 fa53 	bl	800a2fa <USBH_LL_OpenPipe>

  return USBH_OK;
 8009e54:	2300      	movs	r3, #0
}
 8009e56:	4618      	mov	r0, r3
 8009e58:	3708      	adds	r7, #8
 8009e5a:	46bd      	mov	sp, r7
 8009e5c:	bd80      	pop	{r7, pc}

08009e5e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009e5e:	b580      	push	{r7, lr}
 8009e60:	b082      	sub	sp, #8
 8009e62:	af00      	add	r7, sp, #0
 8009e64:	6078      	str	r0, [r7, #4]
 8009e66:	460b      	mov	r3, r1
 8009e68:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8009e6a:	78fb      	ldrb	r3, [r7, #3]
 8009e6c:	4619      	mov	r1, r3
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f000 fa72 	bl	800a358 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009e74:	2300      	movs	r3, #0
}
 8009e76:	4618      	mov	r0, r3
 8009e78:	3708      	adds	r7, #8
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}

08009e7e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009e7e:	b580      	push	{r7, lr}
 8009e80:	b084      	sub	sp, #16
 8009e82:	af00      	add	r7, sp, #0
 8009e84:	6078      	str	r0, [r7, #4]
 8009e86:	460b      	mov	r3, r1
 8009e88:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f000 f836 	bl	8009efc <USBH_GetFreePipe>
 8009e90:	4603      	mov	r3, r0
 8009e92:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009e94:	89fb      	ldrh	r3, [r7, #14]
 8009e96:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009e9a:	4293      	cmp	r3, r2
 8009e9c:	d00a      	beq.n	8009eb4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009e9e:	78fa      	ldrb	r2, [r7, #3]
 8009ea0:	89fb      	ldrh	r3, [r7, #14]
 8009ea2:	f003 030f 	and.w	r3, r3, #15
 8009ea6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009eaa:	6879      	ldr	r1, [r7, #4]
 8009eac:	33e0      	adds	r3, #224	@ 0xe0
 8009eae:	009b      	lsls	r3, r3, #2
 8009eb0:	440b      	add	r3, r1
 8009eb2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009eb4:	89fb      	ldrh	r3, [r7, #14]
 8009eb6:	b2db      	uxtb	r3, r3
}
 8009eb8:	4618      	mov	r0, r3
 8009eba:	3710      	adds	r7, #16
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	bd80      	pop	{r7, pc}

08009ec0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009ec0:	b480      	push	{r7}
 8009ec2:	b083      	sub	sp, #12
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]
 8009ec8:	460b      	mov	r3, r1
 8009eca:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009ecc:	78fb      	ldrb	r3, [r7, #3]
 8009ece:	2b0f      	cmp	r3, #15
 8009ed0:	d80d      	bhi.n	8009eee <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009ed2:	78fb      	ldrb	r3, [r7, #3]
 8009ed4:	687a      	ldr	r2, [r7, #4]
 8009ed6:	33e0      	adds	r3, #224	@ 0xe0
 8009ed8:	009b      	lsls	r3, r3, #2
 8009eda:	4413      	add	r3, r2
 8009edc:	685a      	ldr	r2, [r3, #4]
 8009ede:	78fb      	ldrb	r3, [r7, #3]
 8009ee0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009ee4:	6879      	ldr	r1, [r7, #4]
 8009ee6:	33e0      	adds	r3, #224	@ 0xe0
 8009ee8:	009b      	lsls	r3, r3, #2
 8009eea:	440b      	add	r3, r1
 8009eec:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8009eee:	2300      	movs	r3, #0
}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	370c      	adds	r7, #12
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efa:	4770      	bx	lr

08009efc <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8009efc:	b480      	push	{r7}
 8009efe:	b085      	sub	sp, #20
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009f04:	2300      	movs	r3, #0
 8009f06:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009f08:	2300      	movs	r3, #0
 8009f0a:	73fb      	strb	r3, [r7, #15]
 8009f0c:	e00f      	b.n	8009f2e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8009f0e:	7bfb      	ldrb	r3, [r7, #15]
 8009f10:	687a      	ldr	r2, [r7, #4]
 8009f12:	33e0      	adds	r3, #224	@ 0xe0
 8009f14:	009b      	lsls	r3, r3, #2
 8009f16:	4413      	add	r3, r2
 8009f18:	685b      	ldr	r3, [r3, #4]
 8009f1a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d102      	bne.n	8009f28 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009f22:	7bfb      	ldrb	r3, [r7, #15]
 8009f24:	b29b      	uxth	r3, r3
 8009f26:	e007      	b.n	8009f38 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009f28:	7bfb      	ldrb	r3, [r7, #15]
 8009f2a:	3301      	adds	r3, #1
 8009f2c:	73fb      	strb	r3, [r7, #15]
 8009f2e:	7bfb      	ldrb	r3, [r7, #15]
 8009f30:	2b0f      	cmp	r3, #15
 8009f32:	d9ec      	bls.n	8009f0e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009f34:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009f38:	4618      	mov	r0, r3
 8009f3a:	3714      	adds	r7, #20
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f42:	4770      	bx	lr

08009f44 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009f44:	b580      	push	{r7, lr}
 8009f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009f48:	2201      	movs	r2, #1
 8009f4a:	490e      	ldr	r1, [pc, #56]	@ (8009f84 <MX_USB_HOST_Init+0x40>)
 8009f4c:	480e      	ldr	r0, [pc, #56]	@ (8009f88 <MX_USB_HOST_Init+0x44>)
 8009f4e:	f7fe fb0f 	bl	8008570 <USBH_Init>
 8009f52:	4603      	mov	r3, r0
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d001      	beq.n	8009f5c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009f58:	f7f7 fee2 	bl	8001d20 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009f5c:	490b      	ldr	r1, [pc, #44]	@ (8009f8c <MX_USB_HOST_Init+0x48>)
 8009f5e:	480a      	ldr	r0, [pc, #40]	@ (8009f88 <MX_USB_HOST_Init+0x44>)
 8009f60:	f7fe fbb1 	bl	80086c6 <USBH_RegisterClass>
 8009f64:	4603      	mov	r3, r0
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d001      	beq.n	8009f6e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8009f6a:	f7f7 fed9 	bl	8001d20 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009f6e:	4806      	ldr	r0, [pc, #24]	@ (8009f88 <MX_USB_HOST_Init+0x44>)
 8009f70:	f7fe fc35 	bl	80087de <USBH_Start>
 8009f74:	4603      	mov	r3, r0
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d001      	beq.n	8009f7e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8009f7a:	f7f7 fed1 	bl	8001d20 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009f7e:	bf00      	nop
 8009f80:	bd80      	pop	{r7, pc}
 8009f82:	bf00      	nop
 8009f84:	08009fa5 	.word	0x08009fa5
 8009f88:	2000036c 	.word	0x2000036c
 8009f8c:	20000010 	.word	0x20000010

08009f90 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009f94:	4802      	ldr	r0, [pc, #8]	@ (8009fa0 <MX_USB_HOST_Process+0x10>)
 8009f96:	f7fe fc33 	bl	8008800 <USBH_Process>
}
 8009f9a:	bf00      	nop
 8009f9c:	bd80      	pop	{r7, pc}
 8009f9e:	bf00      	nop
 8009fa0:	2000036c 	.word	0x2000036c

08009fa4 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009fa4:	b480      	push	{r7}
 8009fa6:	b083      	sub	sp, #12
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
 8009fac:	460b      	mov	r3, r1
 8009fae:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009fb0:	78fb      	ldrb	r3, [r7, #3]
 8009fb2:	3b01      	subs	r3, #1
 8009fb4:	2b04      	cmp	r3, #4
 8009fb6:	d819      	bhi.n	8009fec <USBH_UserProcess+0x48>
 8009fb8:	a201      	add	r2, pc, #4	@ (adr r2, 8009fc0 <USBH_UserProcess+0x1c>)
 8009fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fbe:	bf00      	nop
 8009fc0:	08009fed 	.word	0x08009fed
 8009fc4:	08009fdd 	.word	0x08009fdd
 8009fc8:	08009fed 	.word	0x08009fed
 8009fcc:	08009fe5 	.word	0x08009fe5
 8009fd0:	08009fd5 	.word	0x08009fd5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009fd4:	4b09      	ldr	r3, [pc, #36]	@ (8009ffc <USBH_UserProcess+0x58>)
 8009fd6:	2203      	movs	r2, #3
 8009fd8:	701a      	strb	r2, [r3, #0]
  break;
 8009fda:	e008      	b.n	8009fee <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8009fdc:	4b07      	ldr	r3, [pc, #28]	@ (8009ffc <USBH_UserProcess+0x58>)
 8009fde:	2202      	movs	r2, #2
 8009fe0:	701a      	strb	r2, [r3, #0]
  break;
 8009fe2:	e004      	b.n	8009fee <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8009fe4:	4b05      	ldr	r3, [pc, #20]	@ (8009ffc <USBH_UserProcess+0x58>)
 8009fe6:	2201      	movs	r2, #1
 8009fe8:	701a      	strb	r2, [r3, #0]
  break;
 8009fea:	e000      	b.n	8009fee <USBH_UserProcess+0x4a>

  default:
  break;
 8009fec:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8009fee:	bf00      	nop
 8009ff0:	370c      	adds	r7, #12
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff8:	4770      	bx	lr
 8009ffa:	bf00      	nop
 8009ffc:	20000744 	.word	0x20000744

0800a000 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b08a      	sub	sp, #40	@ 0x28
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a008:	f107 0314 	add.w	r3, r7, #20
 800a00c:	2200      	movs	r2, #0
 800a00e:	601a      	str	r2, [r3, #0]
 800a010:	605a      	str	r2, [r3, #4]
 800a012:	609a      	str	r2, [r3, #8]
 800a014:	60da      	str	r2, [r3, #12]
 800a016:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a020:	d147      	bne.n	800a0b2 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a022:	2300      	movs	r3, #0
 800a024:	613b      	str	r3, [r7, #16]
 800a026:	4b25      	ldr	r3, [pc, #148]	@ (800a0bc <HAL_HCD_MspInit+0xbc>)
 800a028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a02a:	4a24      	ldr	r2, [pc, #144]	@ (800a0bc <HAL_HCD_MspInit+0xbc>)
 800a02c:	f043 0301 	orr.w	r3, r3, #1
 800a030:	6313      	str	r3, [r2, #48]	@ 0x30
 800a032:	4b22      	ldr	r3, [pc, #136]	@ (800a0bc <HAL_HCD_MspInit+0xbc>)
 800a034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a036:	f003 0301 	and.w	r3, r3, #1
 800a03a:	613b      	str	r3, [r7, #16]
 800a03c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800a03e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a042:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a044:	2300      	movs	r3, #0
 800a046:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a048:	2300      	movs	r3, #0
 800a04a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800a04c:	f107 0314 	add.w	r3, r7, #20
 800a050:	4619      	mov	r1, r3
 800a052:	481b      	ldr	r0, [pc, #108]	@ (800a0c0 <HAL_HCD_MspInit+0xc0>)
 800a054:	f7f8 fe36 	bl	8002cc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800a058:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800a05c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a05e:	2302      	movs	r3, #2
 800a060:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a062:	2300      	movs	r3, #0
 800a064:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a066:	2300      	movs	r3, #0
 800a068:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a06a:	230a      	movs	r3, #10
 800a06c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a06e:	f107 0314 	add.w	r3, r7, #20
 800a072:	4619      	mov	r1, r3
 800a074:	4812      	ldr	r0, [pc, #72]	@ (800a0c0 <HAL_HCD_MspInit+0xc0>)
 800a076:	f7f8 fe25 	bl	8002cc4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a07a:	4b10      	ldr	r3, [pc, #64]	@ (800a0bc <HAL_HCD_MspInit+0xbc>)
 800a07c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a07e:	4a0f      	ldr	r2, [pc, #60]	@ (800a0bc <HAL_HCD_MspInit+0xbc>)
 800a080:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a084:	6353      	str	r3, [r2, #52]	@ 0x34
 800a086:	2300      	movs	r3, #0
 800a088:	60fb      	str	r3, [r7, #12]
 800a08a:	4b0c      	ldr	r3, [pc, #48]	@ (800a0bc <HAL_HCD_MspInit+0xbc>)
 800a08c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a08e:	4a0b      	ldr	r2, [pc, #44]	@ (800a0bc <HAL_HCD_MspInit+0xbc>)
 800a090:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a094:	6453      	str	r3, [r2, #68]	@ 0x44
 800a096:	4b09      	ldr	r3, [pc, #36]	@ (800a0bc <HAL_HCD_MspInit+0xbc>)
 800a098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a09a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a09e:	60fb      	str	r3, [r7, #12]
 800a0a0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	2100      	movs	r1, #0
 800a0a6:	2043      	movs	r0, #67	@ 0x43
 800a0a8:	f7f8 fdd5 	bl	8002c56 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a0ac:	2043      	movs	r0, #67	@ 0x43
 800a0ae:	f7f8 fdee 	bl	8002c8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a0b2:	bf00      	nop
 800a0b4:	3728      	adds	r7, #40	@ 0x28
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}
 800a0ba:	bf00      	nop
 800a0bc:	40023800 	.word	0x40023800
 800a0c0:	40020000 	.word	0x40020000

0800a0c4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b082      	sub	sp, #8
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a0d2:	4618      	mov	r0, r3
 800a0d4:	f7fe ff6d 	bl	8008fb2 <USBH_LL_IncTimer>
}
 800a0d8:	bf00      	nop
 800a0da:	3708      	adds	r7, #8
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bd80      	pop	{r7, pc}

0800a0e0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b082      	sub	sp, #8
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	f7fe ffa9 	bl	8009046 <USBH_LL_Connect>
}
 800a0f4:	bf00      	nop
 800a0f6:	3708      	adds	r7, #8
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	bd80      	pop	{r7, pc}

0800a0fc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b082      	sub	sp, #8
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7fe ffb2 	bl	8009074 <USBH_LL_Disconnect>
}
 800a110:	bf00      	nop
 800a112:	3708      	adds	r7, #8
 800a114:	46bd      	mov	sp, r7
 800a116:	bd80      	pop	{r7, pc}

0800a118 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800a118:	b480      	push	{r7}
 800a11a:	b083      	sub	sp, #12
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	6078      	str	r0, [r7, #4]
 800a120:	460b      	mov	r3, r1
 800a122:	70fb      	strb	r3, [r7, #3]
 800a124:	4613      	mov	r3, r2
 800a126:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800a128:	bf00      	nop
 800a12a:	370c      	adds	r7, #12
 800a12c:	46bd      	mov	sp, r7
 800a12e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a132:	4770      	bx	lr

0800a134 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b082      	sub	sp, #8
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a142:	4618      	mov	r0, r3
 800a144:	f7fe ff5f 	bl	8009006 <USBH_LL_PortEnabled>
}
 800a148:	bf00      	nop
 800a14a:	3708      	adds	r7, #8
 800a14c:	46bd      	mov	sp, r7
 800a14e:	bd80      	pop	{r7, pc}

0800a150 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b082      	sub	sp, #8
 800a154:	af00      	add	r7, sp, #0
 800a156:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800a15e:	4618      	mov	r0, r3
 800a160:	f7fe ff5f 	bl	8009022 <USBH_LL_PortDisabled>
}
 800a164:	bf00      	nop
 800a166:	3708      	adds	r7, #8
 800a168:	46bd      	mov	sp, r7
 800a16a:	bd80      	pop	{r7, pc}

0800a16c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b082      	sub	sp, #8
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a17a:	2b01      	cmp	r3, #1
 800a17c:	d12a      	bne.n	800a1d4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800a17e:	4a18      	ldr	r2, [pc, #96]	@ (800a1e0 <USBH_LL_Init+0x74>)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	4a15      	ldr	r2, [pc, #84]	@ (800a1e0 <USBH_LL_Init+0x74>)
 800a18a:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a18e:	4b14      	ldr	r3, [pc, #80]	@ (800a1e0 <USBH_LL_Init+0x74>)
 800a190:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a194:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800a196:	4b12      	ldr	r3, [pc, #72]	@ (800a1e0 <USBH_LL_Init+0x74>)
 800a198:	2208      	movs	r2, #8
 800a19a:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800a19c:	4b10      	ldr	r3, [pc, #64]	@ (800a1e0 <USBH_LL_Init+0x74>)
 800a19e:	2201      	movs	r2, #1
 800a1a0:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a1a2:	4b0f      	ldr	r3, [pc, #60]	@ (800a1e0 <USBH_LL_Init+0x74>)
 800a1a4:	2200      	movs	r2, #0
 800a1a6:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800a1a8:	4b0d      	ldr	r3, [pc, #52]	@ (800a1e0 <USBH_LL_Init+0x74>)
 800a1aa:	2202      	movs	r2, #2
 800a1ac:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a1ae:	4b0c      	ldr	r3, [pc, #48]	@ (800a1e0 <USBH_LL_Init+0x74>)
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800a1b4:	480a      	ldr	r0, [pc, #40]	@ (800a1e0 <USBH_LL_Init+0x74>)
 800a1b6:	f7f8 ff52 	bl	800305e <HAL_HCD_Init>
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d001      	beq.n	800a1c4 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800a1c0:	f7f7 fdae 	bl	8001d20 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800a1c4:	4806      	ldr	r0, [pc, #24]	@ (800a1e0 <USBH_LL_Init+0x74>)
 800a1c6:	f7f9 fb8f 	bl	80038e8 <HAL_HCD_GetCurrentFrame>
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	4619      	mov	r1, r3
 800a1ce:	6878      	ldr	r0, [r7, #4]
 800a1d0:	f7fe fee0 	bl	8008f94 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800a1d4:	2300      	movs	r3, #0
}
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	3708      	adds	r7, #8
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd80      	pop	{r7, pc}
 800a1de:	bf00      	nop
 800a1e0:	20000748 	.word	0x20000748

0800a1e4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	b084      	sub	sp, #16
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	f7f9 fafc 	bl	80037f8 <HAL_HCD_Start>
 800a200:	4603      	mov	r3, r0
 800a202:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a204:	7bfb      	ldrb	r3, [r7, #15]
 800a206:	4618      	mov	r0, r3
 800a208:	f000 f94c 	bl	800a4a4 <USBH_Get_USB_Status>
 800a20c:	4603      	mov	r3, r0
 800a20e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a210:	7bbb      	ldrb	r3, [r7, #14]
}
 800a212:	4618      	mov	r0, r3
 800a214:	3710      	adds	r7, #16
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}

0800a21a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800a21a:	b580      	push	{r7, lr}
 800a21c:	b084      	sub	sp, #16
 800a21e:	af00      	add	r7, sp, #0
 800a220:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a222:	2300      	movs	r3, #0
 800a224:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a226:	2300      	movs	r3, #0
 800a228:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a230:	4618      	mov	r0, r3
 800a232:	f7f9 fb04 	bl	800383e <HAL_HCD_Stop>
 800a236:	4603      	mov	r3, r0
 800a238:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a23a:	7bfb      	ldrb	r3, [r7, #15]
 800a23c:	4618      	mov	r0, r3
 800a23e:	f000 f931 	bl	800a4a4 <USBH_Get_USB_Status>
 800a242:	4603      	mov	r3, r0
 800a244:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a246:	7bbb      	ldrb	r3, [r7, #14]
}
 800a248:	4618      	mov	r0, r3
 800a24a:	3710      	adds	r7, #16
 800a24c:	46bd      	mov	sp, r7
 800a24e:	bd80      	pop	{r7, pc}

0800a250 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b084      	sub	sp, #16
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800a258:	2301      	movs	r3, #1
 800a25a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a262:	4618      	mov	r0, r3
 800a264:	f7f9 fb4e 	bl	8003904 <HAL_HCD_GetCurrentSpeed>
 800a268:	4603      	mov	r3, r0
 800a26a:	2b02      	cmp	r3, #2
 800a26c:	d00c      	beq.n	800a288 <USBH_LL_GetSpeed+0x38>
 800a26e:	2b02      	cmp	r3, #2
 800a270:	d80d      	bhi.n	800a28e <USBH_LL_GetSpeed+0x3e>
 800a272:	2b00      	cmp	r3, #0
 800a274:	d002      	beq.n	800a27c <USBH_LL_GetSpeed+0x2c>
 800a276:	2b01      	cmp	r3, #1
 800a278:	d003      	beq.n	800a282 <USBH_LL_GetSpeed+0x32>
 800a27a:	e008      	b.n	800a28e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800a27c:	2300      	movs	r3, #0
 800a27e:	73fb      	strb	r3, [r7, #15]
    break;
 800a280:	e008      	b.n	800a294 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800a282:	2301      	movs	r3, #1
 800a284:	73fb      	strb	r3, [r7, #15]
    break;
 800a286:	e005      	b.n	800a294 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800a288:	2302      	movs	r3, #2
 800a28a:	73fb      	strb	r3, [r7, #15]
    break;
 800a28c:	e002      	b.n	800a294 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800a28e:	2301      	movs	r3, #1
 800a290:	73fb      	strb	r3, [r7, #15]
    break;
 800a292:	bf00      	nop
  }
  return  speed;
 800a294:	7bfb      	ldrb	r3, [r7, #15]
}
 800a296:	4618      	mov	r0, r3
 800a298:	3710      	adds	r7, #16
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}

0800a29e <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800a29e:	b580      	push	{r7, lr}
 800a2a0:	b084      	sub	sp, #16
 800a2a2:	af00      	add	r7, sp, #0
 800a2a4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2a6:	2300      	movs	r3, #0
 800a2a8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	f7f9 fadf 	bl	8003878 <HAL_HCD_ResetPort>
 800a2ba:	4603      	mov	r3, r0
 800a2bc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800a2be:	7bfb      	ldrb	r3, [r7, #15]
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	f000 f8ef 	bl	800a4a4 <USBH_Get_USB_Status>
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a2ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800a2cc:	4618      	mov	r0, r3
 800a2ce:	3710      	adds	r7, #16
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	bd80      	pop	{r7, pc}

0800a2d4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b082      	sub	sp, #8
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
 800a2dc:	460b      	mov	r3, r1
 800a2de:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a2e6:	78fa      	ldrb	r2, [r7, #3]
 800a2e8:	4611      	mov	r1, r2
 800a2ea:	4618      	mov	r0, r3
 800a2ec:	f7f9 fae7 	bl	80038be <HAL_HCD_HC_GetXferCount>
 800a2f0:	4603      	mov	r3, r0
}
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	3708      	adds	r7, #8
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	bd80      	pop	{r7, pc}

0800a2fa <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800a2fa:	b590      	push	{r4, r7, lr}
 800a2fc:	b089      	sub	sp, #36	@ 0x24
 800a2fe:	af04      	add	r7, sp, #16
 800a300:	6078      	str	r0, [r7, #4]
 800a302:	4608      	mov	r0, r1
 800a304:	4611      	mov	r1, r2
 800a306:	461a      	mov	r2, r3
 800a308:	4603      	mov	r3, r0
 800a30a:	70fb      	strb	r3, [r7, #3]
 800a30c:	460b      	mov	r3, r1
 800a30e:	70bb      	strb	r3, [r7, #2]
 800a310:	4613      	mov	r3, r2
 800a312:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a314:	2300      	movs	r3, #0
 800a316:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a318:	2300      	movs	r3, #0
 800a31a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a322:	787c      	ldrb	r4, [r7, #1]
 800a324:	78ba      	ldrb	r2, [r7, #2]
 800a326:	78f9      	ldrb	r1, [r7, #3]
 800a328:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a32a:	9302      	str	r3, [sp, #8]
 800a32c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a330:	9301      	str	r3, [sp, #4]
 800a332:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a336:	9300      	str	r3, [sp, #0]
 800a338:	4623      	mov	r3, r4
 800a33a:	f7f8 fef7 	bl	800312c <HAL_HCD_HC_Init>
 800a33e:	4603      	mov	r3, r0
 800a340:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800a342:	7bfb      	ldrb	r3, [r7, #15]
 800a344:	4618      	mov	r0, r3
 800a346:	f000 f8ad 	bl	800a4a4 <USBH_Get_USB_Status>
 800a34a:	4603      	mov	r3, r0
 800a34c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a34e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a350:	4618      	mov	r0, r3
 800a352:	3714      	adds	r7, #20
 800a354:	46bd      	mov	sp, r7
 800a356:	bd90      	pop	{r4, r7, pc}

0800a358 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a358:	b480      	push	{r7}
 800a35a:	b083      	sub	sp, #12
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
 800a360:	460b      	mov	r3, r1
 800a362:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800a364:	2300      	movs	r3, #0
}
 800a366:	4618      	mov	r0, r3
 800a368:	370c      	adds	r7, #12
 800a36a:	46bd      	mov	sp, r7
 800a36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a370:	4770      	bx	lr

0800a372 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800a372:	b590      	push	{r4, r7, lr}
 800a374:	b089      	sub	sp, #36	@ 0x24
 800a376:	af04      	add	r7, sp, #16
 800a378:	6078      	str	r0, [r7, #4]
 800a37a:	4608      	mov	r0, r1
 800a37c:	4611      	mov	r1, r2
 800a37e:	461a      	mov	r2, r3
 800a380:	4603      	mov	r3, r0
 800a382:	70fb      	strb	r3, [r7, #3]
 800a384:	460b      	mov	r3, r1
 800a386:	70bb      	strb	r3, [r7, #2]
 800a388:	4613      	mov	r3, r2
 800a38a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a38c:	2300      	movs	r3, #0
 800a38e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a390:	2300      	movs	r3, #0
 800a392:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800a39a:	787c      	ldrb	r4, [r7, #1]
 800a39c:	78ba      	ldrb	r2, [r7, #2]
 800a39e:	78f9      	ldrb	r1, [r7, #3]
 800a3a0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800a3a4:	9303      	str	r3, [sp, #12]
 800a3a6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a3a8:	9302      	str	r3, [sp, #8]
 800a3aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3ac:	9301      	str	r3, [sp, #4]
 800a3ae:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a3b2:	9300      	str	r3, [sp, #0]
 800a3b4:	4623      	mov	r3, r4
 800a3b6:	f7f8 ff71 	bl	800329c <HAL_HCD_HC_SubmitRequest>
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800a3be:	7bfb      	ldrb	r3, [r7, #15]
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	f000 f86f 	bl	800a4a4 <USBH_Get_USB_Status>
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a3ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	3714      	adds	r7, #20
 800a3d0:	46bd      	mov	sp, r7
 800a3d2:	bd90      	pop	{r4, r7, pc}

0800a3d4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	b082      	sub	sp, #8
 800a3d8:	af00      	add	r7, sp, #0
 800a3da:	6078      	str	r0, [r7, #4]
 800a3dc:	460b      	mov	r3, r1
 800a3de:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a3e6:	78fa      	ldrb	r2, [r7, #3]
 800a3e8:	4611      	mov	r1, r2
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	f7f9 fa52 	bl	8003894 <HAL_HCD_HC_GetURBState>
 800a3f0:	4603      	mov	r3, r0
}
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	3708      	adds	r7, #8
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	bd80      	pop	{r7, pc}

0800a3fa <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800a3fa:	b580      	push	{r7, lr}
 800a3fc:	b082      	sub	sp, #8
 800a3fe:	af00      	add	r7, sp, #0
 800a400:	6078      	str	r0, [r7, #4]
 800a402:	460b      	mov	r3, r1
 800a404:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800a40c:	2b01      	cmp	r3, #1
 800a40e:	d103      	bne.n	800a418 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800a410:	78fb      	ldrb	r3, [r7, #3]
 800a412:	4618      	mov	r0, r3
 800a414:	f000 f872 	bl	800a4fc <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800a418:	20c8      	movs	r0, #200	@ 0xc8
 800a41a:	f7f7 ff51 	bl	80022c0 <HAL_Delay>
  return USBH_OK;
 800a41e:	2300      	movs	r3, #0
}
 800a420:	4618      	mov	r0, r3
 800a422:	3708      	adds	r7, #8
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}

0800a428 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800a428:	b480      	push	{r7}
 800a42a:	b085      	sub	sp, #20
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	6078      	str	r0, [r7, #4]
 800a430:	460b      	mov	r3, r1
 800a432:	70fb      	strb	r3, [r7, #3]
 800a434:	4613      	mov	r3, r2
 800a436:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800a43e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800a440:	78fa      	ldrb	r2, [r7, #3]
 800a442:	68f9      	ldr	r1, [r7, #12]
 800a444:	4613      	mov	r3, r2
 800a446:	011b      	lsls	r3, r3, #4
 800a448:	1a9b      	subs	r3, r3, r2
 800a44a:	009b      	lsls	r3, r3, #2
 800a44c:	440b      	add	r3, r1
 800a44e:	3317      	adds	r3, #23
 800a450:	781b      	ldrb	r3, [r3, #0]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d00a      	beq.n	800a46c <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800a456:	78fa      	ldrb	r2, [r7, #3]
 800a458:	68f9      	ldr	r1, [r7, #12]
 800a45a:	4613      	mov	r3, r2
 800a45c:	011b      	lsls	r3, r3, #4
 800a45e:	1a9b      	subs	r3, r3, r2
 800a460:	009b      	lsls	r3, r3, #2
 800a462:	440b      	add	r3, r1
 800a464:	333c      	adds	r3, #60	@ 0x3c
 800a466:	78ba      	ldrb	r2, [r7, #2]
 800a468:	701a      	strb	r2, [r3, #0]
 800a46a:	e009      	b.n	800a480 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800a46c:	78fa      	ldrb	r2, [r7, #3]
 800a46e:	68f9      	ldr	r1, [r7, #12]
 800a470:	4613      	mov	r3, r2
 800a472:	011b      	lsls	r3, r3, #4
 800a474:	1a9b      	subs	r3, r3, r2
 800a476:	009b      	lsls	r3, r3, #2
 800a478:	440b      	add	r3, r1
 800a47a:	333d      	adds	r3, #61	@ 0x3d
 800a47c:	78ba      	ldrb	r2, [r7, #2]
 800a47e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800a480:	2300      	movs	r3, #0
}
 800a482:	4618      	mov	r0, r3
 800a484:	3714      	adds	r7, #20
 800a486:	46bd      	mov	sp, r7
 800a488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48c:	4770      	bx	lr

0800a48e <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800a48e:	b580      	push	{r7, lr}
 800a490:	b082      	sub	sp, #8
 800a492:	af00      	add	r7, sp, #0
 800a494:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800a496:	6878      	ldr	r0, [r7, #4]
 800a498:	f7f7 ff12 	bl	80022c0 <HAL_Delay>
}
 800a49c:	bf00      	nop
 800a49e:	3708      	adds	r7, #8
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd80      	pop	{r7, pc}

0800a4a4 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b085      	sub	sp, #20
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a4b2:	79fb      	ldrb	r3, [r7, #7]
 800a4b4:	2b03      	cmp	r3, #3
 800a4b6:	d817      	bhi.n	800a4e8 <USBH_Get_USB_Status+0x44>
 800a4b8:	a201      	add	r2, pc, #4	@ (adr r2, 800a4c0 <USBH_Get_USB_Status+0x1c>)
 800a4ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4be:	bf00      	nop
 800a4c0:	0800a4d1 	.word	0x0800a4d1
 800a4c4:	0800a4d7 	.word	0x0800a4d7
 800a4c8:	0800a4dd 	.word	0x0800a4dd
 800a4cc:	0800a4e3 	.word	0x0800a4e3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	73fb      	strb	r3, [r7, #15]
    break;
 800a4d4:	e00b      	b.n	800a4ee <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800a4d6:	2302      	movs	r3, #2
 800a4d8:	73fb      	strb	r3, [r7, #15]
    break;
 800a4da:	e008      	b.n	800a4ee <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800a4dc:	2301      	movs	r3, #1
 800a4de:	73fb      	strb	r3, [r7, #15]
    break;
 800a4e0:	e005      	b.n	800a4ee <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800a4e2:	2302      	movs	r3, #2
 800a4e4:	73fb      	strb	r3, [r7, #15]
    break;
 800a4e6:	e002      	b.n	800a4ee <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800a4e8:	2302      	movs	r3, #2
 800a4ea:	73fb      	strb	r3, [r7, #15]
    break;
 800a4ec:	bf00      	nop
  }
  return usb_status;
 800a4ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	3714      	adds	r7, #20
 800a4f4:	46bd      	mov	sp, r7
 800a4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4fa:	4770      	bx	lr

0800a4fc <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b084      	sub	sp, #16
 800a500:	af00      	add	r7, sp, #0
 800a502:	4603      	mov	r3, r0
 800a504:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800a506:	79fb      	ldrb	r3, [r7, #7]
 800a508:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800a50a:	79fb      	ldrb	r3, [r7, #7]
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d102      	bne.n	800a516 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800a510:	2300      	movs	r3, #0
 800a512:	73fb      	strb	r3, [r7, #15]
 800a514:	e001      	b.n	800a51a <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800a516:	2301      	movs	r3, #1
 800a518:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800a51a:	7bfb      	ldrb	r3, [r7, #15]
 800a51c:	461a      	mov	r2, r3
 800a51e:	2101      	movs	r1, #1
 800a520:	4803      	ldr	r0, [pc, #12]	@ (800a530 <MX_DriverVbusFS+0x34>)
 800a522:	f7f8 fd83 	bl	800302c <HAL_GPIO_WritePin>
}
 800a526:	bf00      	nop
 800a528:	3710      	adds	r7, #16
 800a52a:	46bd      	mov	sp, r7
 800a52c:	bd80      	pop	{r7, pc}
 800a52e:	bf00      	nop
 800a530:	40020800 	.word	0x40020800

0800a534 <malloc>:
 800a534:	4b02      	ldr	r3, [pc, #8]	@ (800a540 <malloc+0xc>)
 800a536:	4601      	mov	r1, r0
 800a538:	6818      	ldr	r0, [r3, #0]
 800a53a:	f000 b82d 	b.w	800a598 <_malloc_r>
 800a53e:	bf00      	nop
 800a540:	2000003c 	.word	0x2000003c

0800a544 <free>:
 800a544:	4b02      	ldr	r3, [pc, #8]	@ (800a550 <free+0xc>)
 800a546:	4601      	mov	r1, r0
 800a548:	6818      	ldr	r0, [r3, #0]
 800a54a:	f001 bd2d 	b.w	800bfa8 <_free_r>
 800a54e:	bf00      	nop
 800a550:	2000003c 	.word	0x2000003c

0800a554 <sbrk_aligned>:
 800a554:	b570      	push	{r4, r5, r6, lr}
 800a556:	4e0f      	ldr	r6, [pc, #60]	@ (800a594 <sbrk_aligned+0x40>)
 800a558:	460c      	mov	r4, r1
 800a55a:	6831      	ldr	r1, [r6, #0]
 800a55c:	4605      	mov	r5, r0
 800a55e:	b911      	cbnz	r1, 800a566 <sbrk_aligned+0x12>
 800a560:	f000 fe78 	bl	800b254 <_sbrk_r>
 800a564:	6030      	str	r0, [r6, #0]
 800a566:	4621      	mov	r1, r4
 800a568:	4628      	mov	r0, r5
 800a56a:	f000 fe73 	bl	800b254 <_sbrk_r>
 800a56e:	1c43      	adds	r3, r0, #1
 800a570:	d103      	bne.n	800a57a <sbrk_aligned+0x26>
 800a572:	f04f 34ff 	mov.w	r4, #4294967295
 800a576:	4620      	mov	r0, r4
 800a578:	bd70      	pop	{r4, r5, r6, pc}
 800a57a:	1cc4      	adds	r4, r0, #3
 800a57c:	f024 0403 	bic.w	r4, r4, #3
 800a580:	42a0      	cmp	r0, r4
 800a582:	d0f8      	beq.n	800a576 <sbrk_aligned+0x22>
 800a584:	1a21      	subs	r1, r4, r0
 800a586:	4628      	mov	r0, r5
 800a588:	f000 fe64 	bl	800b254 <_sbrk_r>
 800a58c:	3001      	adds	r0, #1
 800a58e:	d1f2      	bne.n	800a576 <sbrk_aligned+0x22>
 800a590:	e7ef      	b.n	800a572 <sbrk_aligned+0x1e>
 800a592:	bf00      	nop
 800a594:	20000b28 	.word	0x20000b28

0800a598 <_malloc_r>:
 800a598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a59c:	1ccd      	adds	r5, r1, #3
 800a59e:	f025 0503 	bic.w	r5, r5, #3
 800a5a2:	3508      	adds	r5, #8
 800a5a4:	2d0c      	cmp	r5, #12
 800a5a6:	bf38      	it	cc
 800a5a8:	250c      	movcc	r5, #12
 800a5aa:	2d00      	cmp	r5, #0
 800a5ac:	4606      	mov	r6, r0
 800a5ae:	db01      	blt.n	800a5b4 <_malloc_r+0x1c>
 800a5b0:	42a9      	cmp	r1, r5
 800a5b2:	d904      	bls.n	800a5be <_malloc_r+0x26>
 800a5b4:	230c      	movs	r3, #12
 800a5b6:	6033      	str	r3, [r6, #0]
 800a5b8:	2000      	movs	r0, #0
 800a5ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a694 <_malloc_r+0xfc>
 800a5c2:	f000 f869 	bl	800a698 <__malloc_lock>
 800a5c6:	f8d8 3000 	ldr.w	r3, [r8]
 800a5ca:	461c      	mov	r4, r3
 800a5cc:	bb44      	cbnz	r4, 800a620 <_malloc_r+0x88>
 800a5ce:	4629      	mov	r1, r5
 800a5d0:	4630      	mov	r0, r6
 800a5d2:	f7ff ffbf 	bl	800a554 <sbrk_aligned>
 800a5d6:	1c43      	adds	r3, r0, #1
 800a5d8:	4604      	mov	r4, r0
 800a5da:	d158      	bne.n	800a68e <_malloc_r+0xf6>
 800a5dc:	f8d8 4000 	ldr.w	r4, [r8]
 800a5e0:	4627      	mov	r7, r4
 800a5e2:	2f00      	cmp	r7, #0
 800a5e4:	d143      	bne.n	800a66e <_malloc_r+0xd6>
 800a5e6:	2c00      	cmp	r4, #0
 800a5e8:	d04b      	beq.n	800a682 <_malloc_r+0xea>
 800a5ea:	6823      	ldr	r3, [r4, #0]
 800a5ec:	4639      	mov	r1, r7
 800a5ee:	4630      	mov	r0, r6
 800a5f0:	eb04 0903 	add.w	r9, r4, r3
 800a5f4:	f000 fe2e 	bl	800b254 <_sbrk_r>
 800a5f8:	4581      	cmp	r9, r0
 800a5fa:	d142      	bne.n	800a682 <_malloc_r+0xea>
 800a5fc:	6821      	ldr	r1, [r4, #0]
 800a5fe:	1a6d      	subs	r5, r5, r1
 800a600:	4629      	mov	r1, r5
 800a602:	4630      	mov	r0, r6
 800a604:	f7ff ffa6 	bl	800a554 <sbrk_aligned>
 800a608:	3001      	adds	r0, #1
 800a60a:	d03a      	beq.n	800a682 <_malloc_r+0xea>
 800a60c:	6823      	ldr	r3, [r4, #0]
 800a60e:	442b      	add	r3, r5
 800a610:	6023      	str	r3, [r4, #0]
 800a612:	f8d8 3000 	ldr.w	r3, [r8]
 800a616:	685a      	ldr	r2, [r3, #4]
 800a618:	bb62      	cbnz	r2, 800a674 <_malloc_r+0xdc>
 800a61a:	f8c8 7000 	str.w	r7, [r8]
 800a61e:	e00f      	b.n	800a640 <_malloc_r+0xa8>
 800a620:	6822      	ldr	r2, [r4, #0]
 800a622:	1b52      	subs	r2, r2, r5
 800a624:	d420      	bmi.n	800a668 <_malloc_r+0xd0>
 800a626:	2a0b      	cmp	r2, #11
 800a628:	d917      	bls.n	800a65a <_malloc_r+0xc2>
 800a62a:	1961      	adds	r1, r4, r5
 800a62c:	42a3      	cmp	r3, r4
 800a62e:	6025      	str	r5, [r4, #0]
 800a630:	bf18      	it	ne
 800a632:	6059      	strne	r1, [r3, #4]
 800a634:	6863      	ldr	r3, [r4, #4]
 800a636:	bf08      	it	eq
 800a638:	f8c8 1000 	streq.w	r1, [r8]
 800a63c:	5162      	str	r2, [r4, r5]
 800a63e:	604b      	str	r3, [r1, #4]
 800a640:	4630      	mov	r0, r6
 800a642:	f000 f82f 	bl	800a6a4 <__malloc_unlock>
 800a646:	f104 000b 	add.w	r0, r4, #11
 800a64a:	1d23      	adds	r3, r4, #4
 800a64c:	f020 0007 	bic.w	r0, r0, #7
 800a650:	1ac2      	subs	r2, r0, r3
 800a652:	bf1c      	itt	ne
 800a654:	1a1b      	subne	r3, r3, r0
 800a656:	50a3      	strne	r3, [r4, r2]
 800a658:	e7af      	b.n	800a5ba <_malloc_r+0x22>
 800a65a:	6862      	ldr	r2, [r4, #4]
 800a65c:	42a3      	cmp	r3, r4
 800a65e:	bf0c      	ite	eq
 800a660:	f8c8 2000 	streq.w	r2, [r8]
 800a664:	605a      	strne	r2, [r3, #4]
 800a666:	e7eb      	b.n	800a640 <_malloc_r+0xa8>
 800a668:	4623      	mov	r3, r4
 800a66a:	6864      	ldr	r4, [r4, #4]
 800a66c:	e7ae      	b.n	800a5cc <_malloc_r+0x34>
 800a66e:	463c      	mov	r4, r7
 800a670:	687f      	ldr	r7, [r7, #4]
 800a672:	e7b6      	b.n	800a5e2 <_malloc_r+0x4a>
 800a674:	461a      	mov	r2, r3
 800a676:	685b      	ldr	r3, [r3, #4]
 800a678:	42a3      	cmp	r3, r4
 800a67a:	d1fb      	bne.n	800a674 <_malloc_r+0xdc>
 800a67c:	2300      	movs	r3, #0
 800a67e:	6053      	str	r3, [r2, #4]
 800a680:	e7de      	b.n	800a640 <_malloc_r+0xa8>
 800a682:	230c      	movs	r3, #12
 800a684:	6033      	str	r3, [r6, #0]
 800a686:	4630      	mov	r0, r6
 800a688:	f000 f80c 	bl	800a6a4 <__malloc_unlock>
 800a68c:	e794      	b.n	800a5b8 <_malloc_r+0x20>
 800a68e:	6005      	str	r5, [r0, #0]
 800a690:	e7d6      	b.n	800a640 <_malloc_r+0xa8>
 800a692:	bf00      	nop
 800a694:	20000b2c 	.word	0x20000b2c

0800a698 <__malloc_lock>:
 800a698:	4801      	ldr	r0, [pc, #4]	@ (800a6a0 <__malloc_lock+0x8>)
 800a69a:	f000 be28 	b.w	800b2ee <__retarget_lock_acquire_recursive>
 800a69e:	bf00      	nop
 800a6a0:	20000c70 	.word	0x20000c70

0800a6a4 <__malloc_unlock>:
 800a6a4:	4801      	ldr	r0, [pc, #4]	@ (800a6ac <__malloc_unlock+0x8>)
 800a6a6:	f000 be23 	b.w	800b2f0 <__retarget_lock_release_recursive>
 800a6aa:	bf00      	nop
 800a6ac:	20000c70 	.word	0x20000c70

0800a6b0 <__cvt>:
 800a6b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a6b4:	ec57 6b10 	vmov	r6, r7, d0
 800a6b8:	2f00      	cmp	r7, #0
 800a6ba:	460c      	mov	r4, r1
 800a6bc:	4619      	mov	r1, r3
 800a6be:	463b      	mov	r3, r7
 800a6c0:	bfbb      	ittet	lt
 800a6c2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a6c6:	461f      	movlt	r7, r3
 800a6c8:	2300      	movge	r3, #0
 800a6ca:	232d      	movlt	r3, #45	@ 0x2d
 800a6cc:	700b      	strb	r3, [r1, #0]
 800a6ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a6d0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a6d4:	4691      	mov	r9, r2
 800a6d6:	f023 0820 	bic.w	r8, r3, #32
 800a6da:	bfbc      	itt	lt
 800a6dc:	4632      	movlt	r2, r6
 800a6de:	4616      	movlt	r6, r2
 800a6e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a6e4:	d005      	beq.n	800a6f2 <__cvt+0x42>
 800a6e6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a6ea:	d100      	bne.n	800a6ee <__cvt+0x3e>
 800a6ec:	3401      	adds	r4, #1
 800a6ee:	2102      	movs	r1, #2
 800a6f0:	e000      	b.n	800a6f4 <__cvt+0x44>
 800a6f2:	2103      	movs	r1, #3
 800a6f4:	ab03      	add	r3, sp, #12
 800a6f6:	9301      	str	r3, [sp, #4]
 800a6f8:	ab02      	add	r3, sp, #8
 800a6fa:	9300      	str	r3, [sp, #0]
 800a6fc:	ec47 6b10 	vmov	d0, r6, r7
 800a700:	4653      	mov	r3, sl
 800a702:	4622      	mov	r2, r4
 800a704:	f000 fe80 	bl	800b408 <_dtoa_r>
 800a708:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a70c:	4605      	mov	r5, r0
 800a70e:	d119      	bne.n	800a744 <__cvt+0x94>
 800a710:	f019 0f01 	tst.w	r9, #1
 800a714:	d00e      	beq.n	800a734 <__cvt+0x84>
 800a716:	eb00 0904 	add.w	r9, r0, r4
 800a71a:	2200      	movs	r2, #0
 800a71c:	2300      	movs	r3, #0
 800a71e:	4630      	mov	r0, r6
 800a720:	4639      	mov	r1, r7
 800a722:	f7f6 f9d1 	bl	8000ac8 <__aeabi_dcmpeq>
 800a726:	b108      	cbz	r0, 800a72c <__cvt+0x7c>
 800a728:	f8cd 900c 	str.w	r9, [sp, #12]
 800a72c:	2230      	movs	r2, #48	@ 0x30
 800a72e:	9b03      	ldr	r3, [sp, #12]
 800a730:	454b      	cmp	r3, r9
 800a732:	d31e      	bcc.n	800a772 <__cvt+0xc2>
 800a734:	9b03      	ldr	r3, [sp, #12]
 800a736:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a738:	1b5b      	subs	r3, r3, r5
 800a73a:	4628      	mov	r0, r5
 800a73c:	6013      	str	r3, [r2, #0]
 800a73e:	b004      	add	sp, #16
 800a740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a744:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a748:	eb00 0904 	add.w	r9, r0, r4
 800a74c:	d1e5      	bne.n	800a71a <__cvt+0x6a>
 800a74e:	7803      	ldrb	r3, [r0, #0]
 800a750:	2b30      	cmp	r3, #48	@ 0x30
 800a752:	d10a      	bne.n	800a76a <__cvt+0xba>
 800a754:	2200      	movs	r2, #0
 800a756:	2300      	movs	r3, #0
 800a758:	4630      	mov	r0, r6
 800a75a:	4639      	mov	r1, r7
 800a75c:	f7f6 f9b4 	bl	8000ac8 <__aeabi_dcmpeq>
 800a760:	b918      	cbnz	r0, 800a76a <__cvt+0xba>
 800a762:	f1c4 0401 	rsb	r4, r4, #1
 800a766:	f8ca 4000 	str.w	r4, [sl]
 800a76a:	f8da 3000 	ldr.w	r3, [sl]
 800a76e:	4499      	add	r9, r3
 800a770:	e7d3      	b.n	800a71a <__cvt+0x6a>
 800a772:	1c59      	adds	r1, r3, #1
 800a774:	9103      	str	r1, [sp, #12]
 800a776:	701a      	strb	r2, [r3, #0]
 800a778:	e7d9      	b.n	800a72e <__cvt+0x7e>

0800a77a <__exponent>:
 800a77a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a77c:	2900      	cmp	r1, #0
 800a77e:	bfba      	itte	lt
 800a780:	4249      	neglt	r1, r1
 800a782:	232d      	movlt	r3, #45	@ 0x2d
 800a784:	232b      	movge	r3, #43	@ 0x2b
 800a786:	2909      	cmp	r1, #9
 800a788:	7002      	strb	r2, [r0, #0]
 800a78a:	7043      	strb	r3, [r0, #1]
 800a78c:	dd29      	ble.n	800a7e2 <__exponent+0x68>
 800a78e:	f10d 0307 	add.w	r3, sp, #7
 800a792:	461d      	mov	r5, r3
 800a794:	270a      	movs	r7, #10
 800a796:	461a      	mov	r2, r3
 800a798:	fbb1 f6f7 	udiv	r6, r1, r7
 800a79c:	fb07 1416 	mls	r4, r7, r6, r1
 800a7a0:	3430      	adds	r4, #48	@ 0x30
 800a7a2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a7a6:	460c      	mov	r4, r1
 800a7a8:	2c63      	cmp	r4, #99	@ 0x63
 800a7aa:	f103 33ff 	add.w	r3, r3, #4294967295
 800a7ae:	4631      	mov	r1, r6
 800a7b0:	dcf1      	bgt.n	800a796 <__exponent+0x1c>
 800a7b2:	3130      	adds	r1, #48	@ 0x30
 800a7b4:	1e94      	subs	r4, r2, #2
 800a7b6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a7ba:	1c41      	adds	r1, r0, #1
 800a7bc:	4623      	mov	r3, r4
 800a7be:	42ab      	cmp	r3, r5
 800a7c0:	d30a      	bcc.n	800a7d8 <__exponent+0x5e>
 800a7c2:	f10d 0309 	add.w	r3, sp, #9
 800a7c6:	1a9b      	subs	r3, r3, r2
 800a7c8:	42ac      	cmp	r4, r5
 800a7ca:	bf88      	it	hi
 800a7cc:	2300      	movhi	r3, #0
 800a7ce:	3302      	adds	r3, #2
 800a7d0:	4403      	add	r3, r0
 800a7d2:	1a18      	subs	r0, r3, r0
 800a7d4:	b003      	add	sp, #12
 800a7d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7d8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a7dc:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a7e0:	e7ed      	b.n	800a7be <__exponent+0x44>
 800a7e2:	2330      	movs	r3, #48	@ 0x30
 800a7e4:	3130      	adds	r1, #48	@ 0x30
 800a7e6:	7083      	strb	r3, [r0, #2]
 800a7e8:	70c1      	strb	r1, [r0, #3]
 800a7ea:	1d03      	adds	r3, r0, #4
 800a7ec:	e7f1      	b.n	800a7d2 <__exponent+0x58>
	...

0800a7f0 <_printf_float>:
 800a7f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7f4:	b08d      	sub	sp, #52	@ 0x34
 800a7f6:	460c      	mov	r4, r1
 800a7f8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a7fc:	4616      	mov	r6, r2
 800a7fe:	461f      	mov	r7, r3
 800a800:	4605      	mov	r5, r0
 800a802:	f000 fcef 	bl	800b1e4 <_localeconv_r>
 800a806:	6803      	ldr	r3, [r0, #0]
 800a808:	9304      	str	r3, [sp, #16]
 800a80a:	4618      	mov	r0, r3
 800a80c:	f7f5 fd30 	bl	8000270 <strlen>
 800a810:	2300      	movs	r3, #0
 800a812:	930a      	str	r3, [sp, #40]	@ 0x28
 800a814:	f8d8 3000 	ldr.w	r3, [r8]
 800a818:	9005      	str	r0, [sp, #20]
 800a81a:	3307      	adds	r3, #7
 800a81c:	f023 0307 	bic.w	r3, r3, #7
 800a820:	f103 0208 	add.w	r2, r3, #8
 800a824:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a828:	f8d4 b000 	ldr.w	fp, [r4]
 800a82c:	f8c8 2000 	str.w	r2, [r8]
 800a830:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a834:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a838:	9307      	str	r3, [sp, #28]
 800a83a:	f8cd 8018 	str.w	r8, [sp, #24]
 800a83e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a842:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a846:	4b9c      	ldr	r3, [pc, #624]	@ (800aab8 <_printf_float+0x2c8>)
 800a848:	f04f 32ff 	mov.w	r2, #4294967295
 800a84c:	f7f6 f96e 	bl	8000b2c <__aeabi_dcmpun>
 800a850:	bb70      	cbnz	r0, 800a8b0 <_printf_float+0xc0>
 800a852:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a856:	4b98      	ldr	r3, [pc, #608]	@ (800aab8 <_printf_float+0x2c8>)
 800a858:	f04f 32ff 	mov.w	r2, #4294967295
 800a85c:	f7f6 f948 	bl	8000af0 <__aeabi_dcmple>
 800a860:	bb30      	cbnz	r0, 800a8b0 <_printf_float+0xc0>
 800a862:	2200      	movs	r2, #0
 800a864:	2300      	movs	r3, #0
 800a866:	4640      	mov	r0, r8
 800a868:	4649      	mov	r1, r9
 800a86a:	f7f6 f937 	bl	8000adc <__aeabi_dcmplt>
 800a86e:	b110      	cbz	r0, 800a876 <_printf_float+0x86>
 800a870:	232d      	movs	r3, #45	@ 0x2d
 800a872:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a876:	4a91      	ldr	r2, [pc, #580]	@ (800aabc <_printf_float+0x2cc>)
 800a878:	4b91      	ldr	r3, [pc, #580]	@ (800aac0 <_printf_float+0x2d0>)
 800a87a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a87e:	bf8c      	ite	hi
 800a880:	4690      	movhi	r8, r2
 800a882:	4698      	movls	r8, r3
 800a884:	2303      	movs	r3, #3
 800a886:	6123      	str	r3, [r4, #16]
 800a888:	f02b 0304 	bic.w	r3, fp, #4
 800a88c:	6023      	str	r3, [r4, #0]
 800a88e:	f04f 0900 	mov.w	r9, #0
 800a892:	9700      	str	r7, [sp, #0]
 800a894:	4633      	mov	r3, r6
 800a896:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a898:	4621      	mov	r1, r4
 800a89a:	4628      	mov	r0, r5
 800a89c:	f000 f9d2 	bl	800ac44 <_printf_common>
 800a8a0:	3001      	adds	r0, #1
 800a8a2:	f040 808d 	bne.w	800a9c0 <_printf_float+0x1d0>
 800a8a6:	f04f 30ff 	mov.w	r0, #4294967295
 800a8aa:	b00d      	add	sp, #52	@ 0x34
 800a8ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8b0:	4642      	mov	r2, r8
 800a8b2:	464b      	mov	r3, r9
 800a8b4:	4640      	mov	r0, r8
 800a8b6:	4649      	mov	r1, r9
 800a8b8:	f7f6 f938 	bl	8000b2c <__aeabi_dcmpun>
 800a8bc:	b140      	cbz	r0, 800a8d0 <_printf_float+0xe0>
 800a8be:	464b      	mov	r3, r9
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	bfbc      	itt	lt
 800a8c4:	232d      	movlt	r3, #45	@ 0x2d
 800a8c6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a8ca:	4a7e      	ldr	r2, [pc, #504]	@ (800aac4 <_printf_float+0x2d4>)
 800a8cc:	4b7e      	ldr	r3, [pc, #504]	@ (800aac8 <_printf_float+0x2d8>)
 800a8ce:	e7d4      	b.n	800a87a <_printf_float+0x8a>
 800a8d0:	6863      	ldr	r3, [r4, #4]
 800a8d2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a8d6:	9206      	str	r2, [sp, #24]
 800a8d8:	1c5a      	adds	r2, r3, #1
 800a8da:	d13b      	bne.n	800a954 <_printf_float+0x164>
 800a8dc:	2306      	movs	r3, #6
 800a8de:	6063      	str	r3, [r4, #4]
 800a8e0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	6022      	str	r2, [r4, #0]
 800a8e8:	9303      	str	r3, [sp, #12]
 800a8ea:	ab0a      	add	r3, sp, #40	@ 0x28
 800a8ec:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a8f0:	ab09      	add	r3, sp, #36	@ 0x24
 800a8f2:	9300      	str	r3, [sp, #0]
 800a8f4:	6861      	ldr	r1, [r4, #4]
 800a8f6:	ec49 8b10 	vmov	d0, r8, r9
 800a8fa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a8fe:	4628      	mov	r0, r5
 800a900:	f7ff fed6 	bl	800a6b0 <__cvt>
 800a904:	9b06      	ldr	r3, [sp, #24]
 800a906:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a908:	2b47      	cmp	r3, #71	@ 0x47
 800a90a:	4680      	mov	r8, r0
 800a90c:	d129      	bne.n	800a962 <_printf_float+0x172>
 800a90e:	1cc8      	adds	r0, r1, #3
 800a910:	db02      	blt.n	800a918 <_printf_float+0x128>
 800a912:	6863      	ldr	r3, [r4, #4]
 800a914:	4299      	cmp	r1, r3
 800a916:	dd41      	ble.n	800a99c <_printf_float+0x1ac>
 800a918:	f1aa 0a02 	sub.w	sl, sl, #2
 800a91c:	fa5f fa8a 	uxtb.w	sl, sl
 800a920:	3901      	subs	r1, #1
 800a922:	4652      	mov	r2, sl
 800a924:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a928:	9109      	str	r1, [sp, #36]	@ 0x24
 800a92a:	f7ff ff26 	bl	800a77a <__exponent>
 800a92e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a930:	1813      	adds	r3, r2, r0
 800a932:	2a01      	cmp	r2, #1
 800a934:	4681      	mov	r9, r0
 800a936:	6123      	str	r3, [r4, #16]
 800a938:	dc02      	bgt.n	800a940 <_printf_float+0x150>
 800a93a:	6822      	ldr	r2, [r4, #0]
 800a93c:	07d2      	lsls	r2, r2, #31
 800a93e:	d501      	bpl.n	800a944 <_printf_float+0x154>
 800a940:	3301      	adds	r3, #1
 800a942:	6123      	str	r3, [r4, #16]
 800a944:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d0a2      	beq.n	800a892 <_printf_float+0xa2>
 800a94c:	232d      	movs	r3, #45	@ 0x2d
 800a94e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a952:	e79e      	b.n	800a892 <_printf_float+0xa2>
 800a954:	9a06      	ldr	r2, [sp, #24]
 800a956:	2a47      	cmp	r2, #71	@ 0x47
 800a958:	d1c2      	bne.n	800a8e0 <_printf_float+0xf0>
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d1c0      	bne.n	800a8e0 <_printf_float+0xf0>
 800a95e:	2301      	movs	r3, #1
 800a960:	e7bd      	b.n	800a8de <_printf_float+0xee>
 800a962:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a966:	d9db      	bls.n	800a920 <_printf_float+0x130>
 800a968:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a96c:	d118      	bne.n	800a9a0 <_printf_float+0x1b0>
 800a96e:	2900      	cmp	r1, #0
 800a970:	6863      	ldr	r3, [r4, #4]
 800a972:	dd0b      	ble.n	800a98c <_printf_float+0x19c>
 800a974:	6121      	str	r1, [r4, #16]
 800a976:	b913      	cbnz	r3, 800a97e <_printf_float+0x18e>
 800a978:	6822      	ldr	r2, [r4, #0]
 800a97a:	07d0      	lsls	r0, r2, #31
 800a97c:	d502      	bpl.n	800a984 <_printf_float+0x194>
 800a97e:	3301      	adds	r3, #1
 800a980:	440b      	add	r3, r1
 800a982:	6123      	str	r3, [r4, #16]
 800a984:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a986:	f04f 0900 	mov.w	r9, #0
 800a98a:	e7db      	b.n	800a944 <_printf_float+0x154>
 800a98c:	b913      	cbnz	r3, 800a994 <_printf_float+0x1a4>
 800a98e:	6822      	ldr	r2, [r4, #0]
 800a990:	07d2      	lsls	r2, r2, #31
 800a992:	d501      	bpl.n	800a998 <_printf_float+0x1a8>
 800a994:	3302      	adds	r3, #2
 800a996:	e7f4      	b.n	800a982 <_printf_float+0x192>
 800a998:	2301      	movs	r3, #1
 800a99a:	e7f2      	b.n	800a982 <_printf_float+0x192>
 800a99c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a9a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a9a2:	4299      	cmp	r1, r3
 800a9a4:	db05      	blt.n	800a9b2 <_printf_float+0x1c2>
 800a9a6:	6823      	ldr	r3, [r4, #0]
 800a9a8:	6121      	str	r1, [r4, #16]
 800a9aa:	07d8      	lsls	r0, r3, #31
 800a9ac:	d5ea      	bpl.n	800a984 <_printf_float+0x194>
 800a9ae:	1c4b      	adds	r3, r1, #1
 800a9b0:	e7e7      	b.n	800a982 <_printf_float+0x192>
 800a9b2:	2900      	cmp	r1, #0
 800a9b4:	bfd4      	ite	le
 800a9b6:	f1c1 0202 	rsble	r2, r1, #2
 800a9ba:	2201      	movgt	r2, #1
 800a9bc:	4413      	add	r3, r2
 800a9be:	e7e0      	b.n	800a982 <_printf_float+0x192>
 800a9c0:	6823      	ldr	r3, [r4, #0]
 800a9c2:	055a      	lsls	r2, r3, #21
 800a9c4:	d407      	bmi.n	800a9d6 <_printf_float+0x1e6>
 800a9c6:	6923      	ldr	r3, [r4, #16]
 800a9c8:	4642      	mov	r2, r8
 800a9ca:	4631      	mov	r1, r6
 800a9cc:	4628      	mov	r0, r5
 800a9ce:	47b8      	blx	r7
 800a9d0:	3001      	adds	r0, #1
 800a9d2:	d12b      	bne.n	800aa2c <_printf_float+0x23c>
 800a9d4:	e767      	b.n	800a8a6 <_printf_float+0xb6>
 800a9d6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a9da:	f240 80dd 	bls.w	800ab98 <_printf_float+0x3a8>
 800a9de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a9e2:	2200      	movs	r2, #0
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	f7f6 f86f 	bl	8000ac8 <__aeabi_dcmpeq>
 800a9ea:	2800      	cmp	r0, #0
 800a9ec:	d033      	beq.n	800aa56 <_printf_float+0x266>
 800a9ee:	4a37      	ldr	r2, [pc, #220]	@ (800aacc <_printf_float+0x2dc>)
 800a9f0:	2301      	movs	r3, #1
 800a9f2:	4631      	mov	r1, r6
 800a9f4:	4628      	mov	r0, r5
 800a9f6:	47b8      	blx	r7
 800a9f8:	3001      	adds	r0, #1
 800a9fa:	f43f af54 	beq.w	800a8a6 <_printf_float+0xb6>
 800a9fe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800aa02:	4543      	cmp	r3, r8
 800aa04:	db02      	blt.n	800aa0c <_printf_float+0x21c>
 800aa06:	6823      	ldr	r3, [r4, #0]
 800aa08:	07d8      	lsls	r0, r3, #31
 800aa0a:	d50f      	bpl.n	800aa2c <_printf_float+0x23c>
 800aa0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa10:	4631      	mov	r1, r6
 800aa12:	4628      	mov	r0, r5
 800aa14:	47b8      	blx	r7
 800aa16:	3001      	adds	r0, #1
 800aa18:	f43f af45 	beq.w	800a8a6 <_printf_float+0xb6>
 800aa1c:	f04f 0900 	mov.w	r9, #0
 800aa20:	f108 38ff 	add.w	r8, r8, #4294967295
 800aa24:	f104 0a1a 	add.w	sl, r4, #26
 800aa28:	45c8      	cmp	r8, r9
 800aa2a:	dc09      	bgt.n	800aa40 <_printf_float+0x250>
 800aa2c:	6823      	ldr	r3, [r4, #0]
 800aa2e:	079b      	lsls	r3, r3, #30
 800aa30:	f100 8103 	bmi.w	800ac3a <_printf_float+0x44a>
 800aa34:	68e0      	ldr	r0, [r4, #12]
 800aa36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aa38:	4298      	cmp	r0, r3
 800aa3a:	bfb8      	it	lt
 800aa3c:	4618      	movlt	r0, r3
 800aa3e:	e734      	b.n	800a8aa <_printf_float+0xba>
 800aa40:	2301      	movs	r3, #1
 800aa42:	4652      	mov	r2, sl
 800aa44:	4631      	mov	r1, r6
 800aa46:	4628      	mov	r0, r5
 800aa48:	47b8      	blx	r7
 800aa4a:	3001      	adds	r0, #1
 800aa4c:	f43f af2b 	beq.w	800a8a6 <_printf_float+0xb6>
 800aa50:	f109 0901 	add.w	r9, r9, #1
 800aa54:	e7e8      	b.n	800aa28 <_printf_float+0x238>
 800aa56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	dc39      	bgt.n	800aad0 <_printf_float+0x2e0>
 800aa5c:	4a1b      	ldr	r2, [pc, #108]	@ (800aacc <_printf_float+0x2dc>)
 800aa5e:	2301      	movs	r3, #1
 800aa60:	4631      	mov	r1, r6
 800aa62:	4628      	mov	r0, r5
 800aa64:	47b8      	blx	r7
 800aa66:	3001      	adds	r0, #1
 800aa68:	f43f af1d 	beq.w	800a8a6 <_printf_float+0xb6>
 800aa6c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800aa70:	ea59 0303 	orrs.w	r3, r9, r3
 800aa74:	d102      	bne.n	800aa7c <_printf_float+0x28c>
 800aa76:	6823      	ldr	r3, [r4, #0]
 800aa78:	07d9      	lsls	r1, r3, #31
 800aa7a:	d5d7      	bpl.n	800aa2c <_printf_float+0x23c>
 800aa7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aa80:	4631      	mov	r1, r6
 800aa82:	4628      	mov	r0, r5
 800aa84:	47b8      	blx	r7
 800aa86:	3001      	adds	r0, #1
 800aa88:	f43f af0d 	beq.w	800a8a6 <_printf_float+0xb6>
 800aa8c:	f04f 0a00 	mov.w	sl, #0
 800aa90:	f104 0b1a 	add.w	fp, r4, #26
 800aa94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa96:	425b      	negs	r3, r3
 800aa98:	4553      	cmp	r3, sl
 800aa9a:	dc01      	bgt.n	800aaa0 <_printf_float+0x2b0>
 800aa9c:	464b      	mov	r3, r9
 800aa9e:	e793      	b.n	800a9c8 <_printf_float+0x1d8>
 800aaa0:	2301      	movs	r3, #1
 800aaa2:	465a      	mov	r2, fp
 800aaa4:	4631      	mov	r1, r6
 800aaa6:	4628      	mov	r0, r5
 800aaa8:	47b8      	blx	r7
 800aaaa:	3001      	adds	r0, #1
 800aaac:	f43f aefb 	beq.w	800a8a6 <_printf_float+0xb6>
 800aab0:	f10a 0a01 	add.w	sl, sl, #1
 800aab4:	e7ee      	b.n	800aa94 <_printf_float+0x2a4>
 800aab6:	bf00      	nop
 800aab8:	7fefffff 	.word	0x7fefffff
 800aabc:	0800e6d4 	.word	0x0800e6d4
 800aac0:	0800e6d0 	.word	0x0800e6d0
 800aac4:	0800e6dc 	.word	0x0800e6dc
 800aac8:	0800e6d8 	.word	0x0800e6d8
 800aacc:	0800e6e0 	.word	0x0800e6e0
 800aad0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aad2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800aad6:	4553      	cmp	r3, sl
 800aad8:	bfa8      	it	ge
 800aada:	4653      	movge	r3, sl
 800aadc:	2b00      	cmp	r3, #0
 800aade:	4699      	mov	r9, r3
 800aae0:	dc36      	bgt.n	800ab50 <_printf_float+0x360>
 800aae2:	f04f 0b00 	mov.w	fp, #0
 800aae6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aaea:	f104 021a 	add.w	r2, r4, #26
 800aaee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aaf0:	9306      	str	r3, [sp, #24]
 800aaf2:	eba3 0309 	sub.w	r3, r3, r9
 800aaf6:	455b      	cmp	r3, fp
 800aaf8:	dc31      	bgt.n	800ab5e <_printf_float+0x36e>
 800aafa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aafc:	459a      	cmp	sl, r3
 800aafe:	dc3a      	bgt.n	800ab76 <_printf_float+0x386>
 800ab00:	6823      	ldr	r3, [r4, #0]
 800ab02:	07da      	lsls	r2, r3, #31
 800ab04:	d437      	bmi.n	800ab76 <_printf_float+0x386>
 800ab06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab08:	ebaa 0903 	sub.w	r9, sl, r3
 800ab0c:	9b06      	ldr	r3, [sp, #24]
 800ab0e:	ebaa 0303 	sub.w	r3, sl, r3
 800ab12:	4599      	cmp	r9, r3
 800ab14:	bfa8      	it	ge
 800ab16:	4699      	movge	r9, r3
 800ab18:	f1b9 0f00 	cmp.w	r9, #0
 800ab1c:	dc33      	bgt.n	800ab86 <_printf_float+0x396>
 800ab1e:	f04f 0800 	mov.w	r8, #0
 800ab22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ab26:	f104 0b1a 	add.w	fp, r4, #26
 800ab2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab2c:	ebaa 0303 	sub.w	r3, sl, r3
 800ab30:	eba3 0309 	sub.w	r3, r3, r9
 800ab34:	4543      	cmp	r3, r8
 800ab36:	f77f af79 	ble.w	800aa2c <_printf_float+0x23c>
 800ab3a:	2301      	movs	r3, #1
 800ab3c:	465a      	mov	r2, fp
 800ab3e:	4631      	mov	r1, r6
 800ab40:	4628      	mov	r0, r5
 800ab42:	47b8      	blx	r7
 800ab44:	3001      	adds	r0, #1
 800ab46:	f43f aeae 	beq.w	800a8a6 <_printf_float+0xb6>
 800ab4a:	f108 0801 	add.w	r8, r8, #1
 800ab4e:	e7ec      	b.n	800ab2a <_printf_float+0x33a>
 800ab50:	4642      	mov	r2, r8
 800ab52:	4631      	mov	r1, r6
 800ab54:	4628      	mov	r0, r5
 800ab56:	47b8      	blx	r7
 800ab58:	3001      	adds	r0, #1
 800ab5a:	d1c2      	bne.n	800aae2 <_printf_float+0x2f2>
 800ab5c:	e6a3      	b.n	800a8a6 <_printf_float+0xb6>
 800ab5e:	2301      	movs	r3, #1
 800ab60:	4631      	mov	r1, r6
 800ab62:	4628      	mov	r0, r5
 800ab64:	9206      	str	r2, [sp, #24]
 800ab66:	47b8      	blx	r7
 800ab68:	3001      	adds	r0, #1
 800ab6a:	f43f ae9c 	beq.w	800a8a6 <_printf_float+0xb6>
 800ab6e:	9a06      	ldr	r2, [sp, #24]
 800ab70:	f10b 0b01 	add.w	fp, fp, #1
 800ab74:	e7bb      	b.n	800aaee <_printf_float+0x2fe>
 800ab76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab7a:	4631      	mov	r1, r6
 800ab7c:	4628      	mov	r0, r5
 800ab7e:	47b8      	blx	r7
 800ab80:	3001      	adds	r0, #1
 800ab82:	d1c0      	bne.n	800ab06 <_printf_float+0x316>
 800ab84:	e68f      	b.n	800a8a6 <_printf_float+0xb6>
 800ab86:	9a06      	ldr	r2, [sp, #24]
 800ab88:	464b      	mov	r3, r9
 800ab8a:	4442      	add	r2, r8
 800ab8c:	4631      	mov	r1, r6
 800ab8e:	4628      	mov	r0, r5
 800ab90:	47b8      	blx	r7
 800ab92:	3001      	adds	r0, #1
 800ab94:	d1c3      	bne.n	800ab1e <_printf_float+0x32e>
 800ab96:	e686      	b.n	800a8a6 <_printf_float+0xb6>
 800ab98:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ab9c:	f1ba 0f01 	cmp.w	sl, #1
 800aba0:	dc01      	bgt.n	800aba6 <_printf_float+0x3b6>
 800aba2:	07db      	lsls	r3, r3, #31
 800aba4:	d536      	bpl.n	800ac14 <_printf_float+0x424>
 800aba6:	2301      	movs	r3, #1
 800aba8:	4642      	mov	r2, r8
 800abaa:	4631      	mov	r1, r6
 800abac:	4628      	mov	r0, r5
 800abae:	47b8      	blx	r7
 800abb0:	3001      	adds	r0, #1
 800abb2:	f43f ae78 	beq.w	800a8a6 <_printf_float+0xb6>
 800abb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800abba:	4631      	mov	r1, r6
 800abbc:	4628      	mov	r0, r5
 800abbe:	47b8      	blx	r7
 800abc0:	3001      	adds	r0, #1
 800abc2:	f43f ae70 	beq.w	800a8a6 <_printf_float+0xb6>
 800abc6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800abca:	2200      	movs	r2, #0
 800abcc:	2300      	movs	r3, #0
 800abce:	f10a 3aff 	add.w	sl, sl, #4294967295
 800abd2:	f7f5 ff79 	bl	8000ac8 <__aeabi_dcmpeq>
 800abd6:	b9c0      	cbnz	r0, 800ac0a <_printf_float+0x41a>
 800abd8:	4653      	mov	r3, sl
 800abda:	f108 0201 	add.w	r2, r8, #1
 800abde:	4631      	mov	r1, r6
 800abe0:	4628      	mov	r0, r5
 800abe2:	47b8      	blx	r7
 800abe4:	3001      	adds	r0, #1
 800abe6:	d10c      	bne.n	800ac02 <_printf_float+0x412>
 800abe8:	e65d      	b.n	800a8a6 <_printf_float+0xb6>
 800abea:	2301      	movs	r3, #1
 800abec:	465a      	mov	r2, fp
 800abee:	4631      	mov	r1, r6
 800abf0:	4628      	mov	r0, r5
 800abf2:	47b8      	blx	r7
 800abf4:	3001      	adds	r0, #1
 800abf6:	f43f ae56 	beq.w	800a8a6 <_printf_float+0xb6>
 800abfa:	f108 0801 	add.w	r8, r8, #1
 800abfe:	45d0      	cmp	r8, sl
 800ac00:	dbf3      	blt.n	800abea <_printf_float+0x3fa>
 800ac02:	464b      	mov	r3, r9
 800ac04:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ac08:	e6df      	b.n	800a9ca <_printf_float+0x1da>
 800ac0a:	f04f 0800 	mov.w	r8, #0
 800ac0e:	f104 0b1a 	add.w	fp, r4, #26
 800ac12:	e7f4      	b.n	800abfe <_printf_float+0x40e>
 800ac14:	2301      	movs	r3, #1
 800ac16:	4642      	mov	r2, r8
 800ac18:	e7e1      	b.n	800abde <_printf_float+0x3ee>
 800ac1a:	2301      	movs	r3, #1
 800ac1c:	464a      	mov	r2, r9
 800ac1e:	4631      	mov	r1, r6
 800ac20:	4628      	mov	r0, r5
 800ac22:	47b8      	blx	r7
 800ac24:	3001      	adds	r0, #1
 800ac26:	f43f ae3e 	beq.w	800a8a6 <_printf_float+0xb6>
 800ac2a:	f108 0801 	add.w	r8, r8, #1
 800ac2e:	68e3      	ldr	r3, [r4, #12]
 800ac30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ac32:	1a5b      	subs	r3, r3, r1
 800ac34:	4543      	cmp	r3, r8
 800ac36:	dcf0      	bgt.n	800ac1a <_printf_float+0x42a>
 800ac38:	e6fc      	b.n	800aa34 <_printf_float+0x244>
 800ac3a:	f04f 0800 	mov.w	r8, #0
 800ac3e:	f104 0919 	add.w	r9, r4, #25
 800ac42:	e7f4      	b.n	800ac2e <_printf_float+0x43e>

0800ac44 <_printf_common>:
 800ac44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac48:	4616      	mov	r6, r2
 800ac4a:	4698      	mov	r8, r3
 800ac4c:	688a      	ldr	r2, [r1, #8]
 800ac4e:	690b      	ldr	r3, [r1, #16]
 800ac50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ac54:	4293      	cmp	r3, r2
 800ac56:	bfb8      	it	lt
 800ac58:	4613      	movlt	r3, r2
 800ac5a:	6033      	str	r3, [r6, #0]
 800ac5c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ac60:	4607      	mov	r7, r0
 800ac62:	460c      	mov	r4, r1
 800ac64:	b10a      	cbz	r2, 800ac6a <_printf_common+0x26>
 800ac66:	3301      	adds	r3, #1
 800ac68:	6033      	str	r3, [r6, #0]
 800ac6a:	6823      	ldr	r3, [r4, #0]
 800ac6c:	0699      	lsls	r1, r3, #26
 800ac6e:	bf42      	ittt	mi
 800ac70:	6833      	ldrmi	r3, [r6, #0]
 800ac72:	3302      	addmi	r3, #2
 800ac74:	6033      	strmi	r3, [r6, #0]
 800ac76:	6825      	ldr	r5, [r4, #0]
 800ac78:	f015 0506 	ands.w	r5, r5, #6
 800ac7c:	d106      	bne.n	800ac8c <_printf_common+0x48>
 800ac7e:	f104 0a19 	add.w	sl, r4, #25
 800ac82:	68e3      	ldr	r3, [r4, #12]
 800ac84:	6832      	ldr	r2, [r6, #0]
 800ac86:	1a9b      	subs	r3, r3, r2
 800ac88:	42ab      	cmp	r3, r5
 800ac8a:	dc26      	bgt.n	800acda <_printf_common+0x96>
 800ac8c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ac90:	6822      	ldr	r2, [r4, #0]
 800ac92:	3b00      	subs	r3, #0
 800ac94:	bf18      	it	ne
 800ac96:	2301      	movne	r3, #1
 800ac98:	0692      	lsls	r2, r2, #26
 800ac9a:	d42b      	bmi.n	800acf4 <_printf_common+0xb0>
 800ac9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aca0:	4641      	mov	r1, r8
 800aca2:	4638      	mov	r0, r7
 800aca4:	47c8      	blx	r9
 800aca6:	3001      	adds	r0, #1
 800aca8:	d01e      	beq.n	800ace8 <_printf_common+0xa4>
 800acaa:	6823      	ldr	r3, [r4, #0]
 800acac:	6922      	ldr	r2, [r4, #16]
 800acae:	f003 0306 	and.w	r3, r3, #6
 800acb2:	2b04      	cmp	r3, #4
 800acb4:	bf02      	ittt	eq
 800acb6:	68e5      	ldreq	r5, [r4, #12]
 800acb8:	6833      	ldreq	r3, [r6, #0]
 800acba:	1aed      	subeq	r5, r5, r3
 800acbc:	68a3      	ldr	r3, [r4, #8]
 800acbe:	bf0c      	ite	eq
 800acc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800acc4:	2500      	movne	r5, #0
 800acc6:	4293      	cmp	r3, r2
 800acc8:	bfc4      	itt	gt
 800acca:	1a9b      	subgt	r3, r3, r2
 800accc:	18ed      	addgt	r5, r5, r3
 800acce:	2600      	movs	r6, #0
 800acd0:	341a      	adds	r4, #26
 800acd2:	42b5      	cmp	r5, r6
 800acd4:	d11a      	bne.n	800ad0c <_printf_common+0xc8>
 800acd6:	2000      	movs	r0, #0
 800acd8:	e008      	b.n	800acec <_printf_common+0xa8>
 800acda:	2301      	movs	r3, #1
 800acdc:	4652      	mov	r2, sl
 800acde:	4641      	mov	r1, r8
 800ace0:	4638      	mov	r0, r7
 800ace2:	47c8      	blx	r9
 800ace4:	3001      	adds	r0, #1
 800ace6:	d103      	bne.n	800acf0 <_printf_common+0xac>
 800ace8:	f04f 30ff 	mov.w	r0, #4294967295
 800acec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acf0:	3501      	adds	r5, #1
 800acf2:	e7c6      	b.n	800ac82 <_printf_common+0x3e>
 800acf4:	18e1      	adds	r1, r4, r3
 800acf6:	1c5a      	adds	r2, r3, #1
 800acf8:	2030      	movs	r0, #48	@ 0x30
 800acfa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800acfe:	4422      	add	r2, r4
 800ad00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ad04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ad08:	3302      	adds	r3, #2
 800ad0a:	e7c7      	b.n	800ac9c <_printf_common+0x58>
 800ad0c:	2301      	movs	r3, #1
 800ad0e:	4622      	mov	r2, r4
 800ad10:	4641      	mov	r1, r8
 800ad12:	4638      	mov	r0, r7
 800ad14:	47c8      	blx	r9
 800ad16:	3001      	adds	r0, #1
 800ad18:	d0e6      	beq.n	800ace8 <_printf_common+0xa4>
 800ad1a:	3601      	adds	r6, #1
 800ad1c:	e7d9      	b.n	800acd2 <_printf_common+0x8e>
	...

0800ad20 <_printf_i>:
 800ad20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ad24:	7e0f      	ldrb	r7, [r1, #24]
 800ad26:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ad28:	2f78      	cmp	r7, #120	@ 0x78
 800ad2a:	4691      	mov	r9, r2
 800ad2c:	4680      	mov	r8, r0
 800ad2e:	460c      	mov	r4, r1
 800ad30:	469a      	mov	sl, r3
 800ad32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ad36:	d807      	bhi.n	800ad48 <_printf_i+0x28>
 800ad38:	2f62      	cmp	r7, #98	@ 0x62
 800ad3a:	d80a      	bhi.n	800ad52 <_printf_i+0x32>
 800ad3c:	2f00      	cmp	r7, #0
 800ad3e:	f000 80d1 	beq.w	800aee4 <_printf_i+0x1c4>
 800ad42:	2f58      	cmp	r7, #88	@ 0x58
 800ad44:	f000 80b8 	beq.w	800aeb8 <_printf_i+0x198>
 800ad48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ad4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ad50:	e03a      	b.n	800adc8 <_printf_i+0xa8>
 800ad52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ad56:	2b15      	cmp	r3, #21
 800ad58:	d8f6      	bhi.n	800ad48 <_printf_i+0x28>
 800ad5a:	a101      	add	r1, pc, #4	@ (adr r1, 800ad60 <_printf_i+0x40>)
 800ad5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ad60:	0800adb9 	.word	0x0800adb9
 800ad64:	0800adcd 	.word	0x0800adcd
 800ad68:	0800ad49 	.word	0x0800ad49
 800ad6c:	0800ad49 	.word	0x0800ad49
 800ad70:	0800ad49 	.word	0x0800ad49
 800ad74:	0800ad49 	.word	0x0800ad49
 800ad78:	0800adcd 	.word	0x0800adcd
 800ad7c:	0800ad49 	.word	0x0800ad49
 800ad80:	0800ad49 	.word	0x0800ad49
 800ad84:	0800ad49 	.word	0x0800ad49
 800ad88:	0800ad49 	.word	0x0800ad49
 800ad8c:	0800aecb 	.word	0x0800aecb
 800ad90:	0800adf7 	.word	0x0800adf7
 800ad94:	0800ae85 	.word	0x0800ae85
 800ad98:	0800ad49 	.word	0x0800ad49
 800ad9c:	0800ad49 	.word	0x0800ad49
 800ada0:	0800aeed 	.word	0x0800aeed
 800ada4:	0800ad49 	.word	0x0800ad49
 800ada8:	0800adf7 	.word	0x0800adf7
 800adac:	0800ad49 	.word	0x0800ad49
 800adb0:	0800ad49 	.word	0x0800ad49
 800adb4:	0800ae8d 	.word	0x0800ae8d
 800adb8:	6833      	ldr	r3, [r6, #0]
 800adba:	1d1a      	adds	r2, r3, #4
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	6032      	str	r2, [r6, #0]
 800adc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800adc4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800adc8:	2301      	movs	r3, #1
 800adca:	e09c      	b.n	800af06 <_printf_i+0x1e6>
 800adcc:	6833      	ldr	r3, [r6, #0]
 800adce:	6820      	ldr	r0, [r4, #0]
 800add0:	1d19      	adds	r1, r3, #4
 800add2:	6031      	str	r1, [r6, #0]
 800add4:	0606      	lsls	r6, r0, #24
 800add6:	d501      	bpl.n	800addc <_printf_i+0xbc>
 800add8:	681d      	ldr	r5, [r3, #0]
 800adda:	e003      	b.n	800ade4 <_printf_i+0xc4>
 800addc:	0645      	lsls	r5, r0, #25
 800adde:	d5fb      	bpl.n	800add8 <_printf_i+0xb8>
 800ade0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ade4:	2d00      	cmp	r5, #0
 800ade6:	da03      	bge.n	800adf0 <_printf_i+0xd0>
 800ade8:	232d      	movs	r3, #45	@ 0x2d
 800adea:	426d      	negs	r5, r5
 800adec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800adf0:	4858      	ldr	r0, [pc, #352]	@ (800af54 <_printf_i+0x234>)
 800adf2:	230a      	movs	r3, #10
 800adf4:	e011      	b.n	800ae1a <_printf_i+0xfa>
 800adf6:	6821      	ldr	r1, [r4, #0]
 800adf8:	6833      	ldr	r3, [r6, #0]
 800adfa:	0608      	lsls	r0, r1, #24
 800adfc:	f853 5b04 	ldr.w	r5, [r3], #4
 800ae00:	d402      	bmi.n	800ae08 <_printf_i+0xe8>
 800ae02:	0649      	lsls	r1, r1, #25
 800ae04:	bf48      	it	mi
 800ae06:	b2ad      	uxthmi	r5, r5
 800ae08:	2f6f      	cmp	r7, #111	@ 0x6f
 800ae0a:	4852      	ldr	r0, [pc, #328]	@ (800af54 <_printf_i+0x234>)
 800ae0c:	6033      	str	r3, [r6, #0]
 800ae0e:	bf14      	ite	ne
 800ae10:	230a      	movne	r3, #10
 800ae12:	2308      	moveq	r3, #8
 800ae14:	2100      	movs	r1, #0
 800ae16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ae1a:	6866      	ldr	r6, [r4, #4]
 800ae1c:	60a6      	str	r6, [r4, #8]
 800ae1e:	2e00      	cmp	r6, #0
 800ae20:	db05      	blt.n	800ae2e <_printf_i+0x10e>
 800ae22:	6821      	ldr	r1, [r4, #0]
 800ae24:	432e      	orrs	r6, r5
 800ae26:	f021 0104 	bic.w	r1, r1, #4
 800ae2a:	6021      	str	r1, [r4, #0]
 800ae2c:	d04b      	beq.n	800aec6 <_printf_i+0x1a6>
 800ae2e:	4616      	mov	r6, r2
 800ae30:	fbb5 f1f3 	udiv	r1, r5, r3
 800ae34:	fb03 5711 	mls	r7, r3, r1, r5
 800ae38:	5dc7      	ldrb	r7, [r0, r7]
 800ae3a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ae3e:	462f      	mov	r7, r5
 800ae40:	42bb      	cmp	r3, r7
 800ae42:	460d      	mov	r5, r1
 800ae44:	d9f4      	bls.n	800ae30 <_printf_i+0x110>
 800ae46:	2b08      	cmp	r3, #8
 800ae48:	d10b      	bne.n	800ae62 <_printf_i+0x142>
 800ae4a:	6823      	ldr	r3, [r4, #0]
 800ae4c:	07df      	lsls	r7, r3, #31
 800ae4e:	d508      	bpl.n	800ae62 <_printf_i+0x142>
 800ae50:	6923      	ldr	r3, [r4, #16]
 800ae52:	6861      	ldr	r1, [r4, #4]
 800ae54:	4299      	cmp	r1, r3
 800ae56:	bfde      	ittt	le
 800ae58:	2330      	movle	r3, #48	@ 0x30
 800ae5a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ae5e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ae62:	1b92      	subs	r2, r2, r6
 800ae64:	6122      	str	r2, [r4, #16]
 800ae66:	f8cd a000 	str.w	sl, [sp]
 800ae6a:	464b      	mov	r3, r9
 800ae6c:	aa03      	add	r2, sp, #12
 800ae6e:	4621      	mov	r1, r4
 800ae70:	4640      	mov	r0, r8
 800ae72:	f7ff fee7 	bl	800ac44 <_printf_common>
 800ae76:	3001      	adds	r0, #1
 800ae78:	d14a      	bne.n	800af10 <_printf_i+0x1f0>
 800ae7a:	f04f 30ff 	mov.w	r0, #4294967295
 800ae7e:	b004      	add	sp, #16
 800ae80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae84:	6823      	ldr	r3, [r4, #0]
 800ae86:	f043 0320 	orr.w	r3, r3, #32
 800ae8a:	6023      	str	r3, [r4, #0]
 800ae8c:	4832      	ldr	r0, [pc, #200]	@ (800af58 <_printf_i+0x238>)
 800ae8e:	2778      	movs	r7, #120	@ 0x78
 800ae90:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ae94:	6823      	ldr	r3, [r4, #0]
 800ae96:	6831      	ldr	r1, [r6, #0]
 800ae98:	061f      	lsls	r7, r3, #24
 800ae9a:	f851 5b04 	ldr.w	r5, [r1], #4
 800ae9e:	d402      	bmi.n	800aea6 <_printf_i+0x186>
 800aea0:	065f      	lsls	r7, r3, #25
 800aea2:	bf48      	it	mi
 800aea4:	b2ad      	uxthmi	r5, r5
 800aea6:	6031      	str	r1, [r6, #0]
 800aea8:	07d9      	lsls	r1, r3, #31
 800aeaa:	bf44      	itt	mi
 800aeac:	f043 0320 	orrmi.w	r3, r3, #32
 800aeb0:	6023      	strmi	r3, [r4, #0]
 800aeb2:	b11d      	cbz	r5, 800aebc <_printf_i+0x19c>
 800aeb4:	2310      	movs	r3, #16
 800aeb6:	e7ad      	b.n	800ae14 <_printf_i+0xf4>
 800aeb8:	4826      	ldr	r0, [pc, #152]	@ (800af54 <_printf_i+0x234>)
 800aeba:	e7e9      	b.n	800ae90 <_printf_i+0x170>
 800aebc:	6823      	ldr	r3, [r4, #0]
 800aebe:	f023 0320 	bic.w	r3, r3, #32
 800aec2:	6023      	str	r3, [r4, #0]
 800aec4:	e7f6      	b.n	800aeb4 <_printf_i+0x194>
 800aec6:	4616      	mov	r6, r2
 800aec8:	e7bd      	b.n	800ae46 <_printf_i+0x126>
 800aeca:	6833      	ldr	r3, [r6, #0]
 800aecc:	6825      	ldr	r5, [r4, #0]
 800aece:	6961      	ldr	r1, [r4, #20]
 800aed0:	1d18      	adds	r0, r3, #4
 800aed2:	6030      	str	r0, [r6, #0]
 800aed4:	062e      	lsls	r6, r5, #24
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	d501      	bpl.n	800aede <_printf_i+0x1be>
 800aeda:	6019      	str	r1, [r3, #0]
 800aedc:	e002      	b.n	800aee4 <_printf_i+0x1c4>
 800aede:	0668      	lsls	r0, r5, #25
 800aee0:	d5fb      	bpl.n	800aeda <_printf_i+0x1ba>
 800aee2:	8019      	strh	r1, [r3, #0]
 800aee4:	2300      	movs	r3, #0
 800aee6:	6123      	str	r3, [r4, #16]
 800aee8:	4616      	mov	r6, r2
 800aeea:	e7bc      	b.n	800ae66 <_printf_i+0x146>
 800aeec:	6833      	ldr	r3, [r6, #0]
 800aeee:	1d1a      	adds	r2, r3, #4
 800aef0:	6032      	str	r2, [r6, #0]
 800aef2:	681e      	ldr	r6, [r3, #0]
 800aef4:	6862      	ldr	r2, [r4, #4]
 800aef6:	2100      	movs	r1, #0
 800aef8:	4630      	mov	r0, r6
 800aefa:	f7f5 f969 	bl	80001d0 <memchr>
 800aefe:	b108      	cbz	r0, 800af04 <_printf_i+0x1e4>
 800af00:	1b80      	subs	r0, r0, r6
 800af02:	6060      	str	r0, [r4, #4]
 800af04:	6863      	ldr	r3, [r4, #4]
 800af06:	6123      	str	r3, [r4, #16]
 800af08:	2300      	movs	r3, #0
 800af0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af0e:	e7aa      	b.n	800ae66 <_printf_i+0x146>
 800af10:	6923      	ldr	r3, [r4, #16]
 800af12:	4632      	mov	r2, r6
 800af14:	4649      	mov	r1, r9
 800af16:	4640      	mov	r0, r8
 800af18:	47d0      	blx	sl
 800af1a:	3001      	adds	r0, #1
 800af1c:	d0ad      	beq.n	800ae7a <_printf_i+0x15a>
 800af1e:	6823      	ldr	r3, [r4, #0]
 800af20:	079b      	lsls	r3, r3, #30
 800af22:	d413      	bmi.n	800af4c <_printf_i+0x22c>
 800af24:	68e0      	ldr	r0, [r4, #12]
 800af26:	9b03      	ldr	r3, [sp, #12]
 800af28:	4298      	cmp	r0, r3
 800af2a:	bfb8      	it	lt
 800af2c:	4618      	movlt	r0, r3
 800af2e:	e7a6      	b.n	800ae7e <_printf_i+0x15e>
 800af30:	2301      	movs	r3, #1
 800af32:	4632      	mov	r2, r6
 800af34:	4649      	mov	r1, r9
 800af36:	4640      	mov	r0, r8
 800af38:	47d0      	blx	sl
 800af3a:	3001      	adds	r0, #1
 800af3c:	d09d      	beq.n	800ae7a <_printf_i+0x15a>
 800af3e:	3501      	adds	r5, #1
 800af40:	68e3      	ldr	r3, [r4, #12]
 800af42:	9903      	ldr	r1, [sp, #12]
 800af44:	1a5b      	subs	r3, r3, r1
 800af46:	42ab      	cmp	r3, r5
 800af48:	dcf2      	bgt.n	800af30 <_printf_i+0x210>
 800af4a:	e7eb      	b.n	800af24 <_printf_i+0x204>
 800af4c:	2500      	movs	r5, #0
 800af4e:	f104 0619 	add.w	r6, r4, #25
 800af52:	e7f5      	b.n	800af40 <_printf_i+0x220>
 800af54:	0800e6e2 	.word	0x0800e6e2
 800af58:	0800e6f3 	.word	0x0800e6f3

0800af5c <std>:
 800af5c:	2300      	movs	r3, #0
 800af5e:	b510      	push	{r4, lr}
 800af60:	4604      	mov	r4, r0
 800af62:	e9c0 3300 	strd	r3, r3, [r0]
 800af66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800af6a:	6083      	str	r3, [r0, #8]
 800af6c:	8181      	strh	r1, [r0, #12]
 800af6e:	6643      	str	r3, [r0, #100]	@ 0x64
 800af70:	81c2      	strh	r2, [r0, #14]
 800af72:	6183      	str	r3, [r0, #24]
 800af74:	4619      	mov	r1, r3
 800af76:	2208      	movs	r2, #8
 800af78:	305c      	adds	r0, #92	@ 0x5c
 800af7a:	f000 f92a 	bl	800b1d2 <memset>
 800af7e:	4b0d      	ldr	r3, [pc, #52]	@ (800afb4 <std+0x58>)
 800af80:	6263      	str	r3, [r4, #36]	@ 0x24
 800af82:	4b0d      	ldr	r3, [pc, #52]	@ (800afb8 <std+0x5c>)
 800af84:	62a3      	str	r3, [r4, #40]	@ 0x28
 800af86:	4b0d      	ldr	r3, [pc, #52]	@ (800afbc <std+0x60>)
 800af88:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800af8a:	4b0d      	ldr	r3, [pc, #52]	@ (800afc0 <std+0x64>)
 800af8c:	6323      	str	r3, [r4, #48]	@ 0x30
 800af8e:	4b0d      	ldr	r3, [pc, #52]	@ (800afc4 <std+0x68>)
 800af90:	6224      	str	r4, [r4, #32]
 800af92:	429c      	cmp	r4, r3
 800af94:	d006      	beq.n	800afa4 <std+0x48>
 800af96:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800af9a:	4294      	cmp	r4, r2
 800af9c:	d002      	beq.n	800afa4 <std+0x48>
 800af9e:	33d0      	adds	r3, #208	@ 0xd0
 800afa0:	429c      	cmp	r4, r3
 800afa2:	d105      	bne.n	800afb0 <std+0x54>
 800afa4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800afa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800afac:	f000 b99e 	b.w	800b2ec <__retarget_lock_init_recursive>
 800afb0:	bd10      	pop	{r4, pc}
 800afb2:	bf00      	nop
 800afb4:	0800b14d 	.word	0x0800b14d
 800afb8:	0800b16f 	.word	0x0800b16f
 800afbc:	0800b1a7 	.word	0x0800b1a7
 800afc0:	0800b1cb 	.word	0x0800b1cb
 800afc4:	20000b30 	.word	0x20000b30

0800afc8 <stdio_exit_handler>:
 800afc8:	4a02      	ldr	r2, [pc, #8]	@ (800afd4 <stdio_exit_handler+0xc>)
 800afca:	4903      	ldr	r1, [pc, #12]	@ (800afd8 <stdio_exit_handler+0x10>)
 800afcc:	4803      	ldr	r0, [pc, #12]	@ (800afdc <stdio_exit_handler+0x14>)
 800afce:	f000 b869 	b.w	800b0a4 <_fwalk_sglue>
 800afd2:	bf00      	nop
 800afd4:	20000030 	.word	0x20000030
 800afd8:	0800cae9 	.word	0x0800cae9
 800afdc:	20000040 	.word	0x20000040

0800afe0 <cleanup_stdio>:
 800afe0:	6841      	ldr	r1, [r0, #4]
 800afe2:	4b0c      	ldr	r3, [pc, #48]	@ (800b014 <cleanup_stdio+0x34>)
 800afe4:	4299      	cmp	r1, r3
 800afe6:	b510      	push	{r4, lr}
 800afe8:	4604      	mov	r4, r0
 800afea:	d001      	beq.n	800aff0 <cleanup_stdio+0x10>
 800afec:	f001 fd7c 	bl	800cae8 <_fflush_r>
 800aff0:	68a1      	ldr	r1, [r4, #8]
 800aff2:	4b09      	ldr	r3, [pc, #36]	@ (800b018 <cleanup_stdio+0x38>)
 800aff4:	4299      	cmp	r1, r3
 800aff6:	d002      	beq.n	800affe <cleanup_stdio+0x1e>
 800aff8:	4620      	mov	r0, r4
 800affa:	f001 fd75 	bl	800cae8 <_fflush_r>
 800affe:	68e1      	ldr	r1, [r4, #12]
 800b000:	4b06      	ldr	r3, [pc, #24]	@ (800b01c <cleanup_stdio+0x3c>)
 800b002:	4299      	cmp	r1, r3
 800b004:	d004      	beq.n	800b010 <cleanup_stdio+0x30>
 800b006:	4620      	mov	r0, r4
 800b008:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b00c:	f001 bd6c 	b.w	800cae8 <_fflush_r>
 800b010:	bd10      	pop	{r4, pc}
 800b012:	bf00      	nop
 800b014:	20000b30 	.word	0x20000b30
 800b018:	20000b98 	.word	0x20000b98
 800b01c:	20000c00 	.word	0x20000c00

0800b020 <global_stdio_init.part.0>:
 800b020:	b510      	push	{r4, lr}
 800b022:	4b0b      	ldr	r3, [pc, #44]	@ (800b050 <global_stdio_init.part.0+0x30>)
 800b024:	4c0b      	ldr	r4, [pc, #44]	@ (800b054 <global_stdio_init.part.0+0x34>)
 800b026:	4a0c      	ldr	r2, [pc, #48]	@ (800b058 <global_stdio_init.part.0+0x38>)
 800b028:	601a      	str	r2, [r3, #0]
 800b02a:	4620      	mov	r0, r4
 800b02c:	2200      	movs	r2, #0
 800b02e:	2104      	movs	r1, #4
 800b030:	f7ff ff94 	bl	800af5c <std>
 800b034:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b038:	2201      	movs	r2, #1
 800b03a:	2109      	movs	r1, #9
 800b03c:	f7ff ff8e 	bl	800af5c <std>
 800b040:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b044:	2202      	movs	r2, #2
 800b046:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b04a:	2112      	movs	r1, #18
 800b04c:	f7ff bf86 	b.w	800af5c <std>
 800b050:	20000c68 	.word	0x20000c68
 800b054:	20000b30 	.word	0x20000b30
 800b058:	0800afc9 	.word	0x0800afc9

0800b05c <__sfp_lock_acquire>:
 800b05c:	4801      	ldr	r0, [pc, #4]	@ (800b064 <__sfp_lock_acquire+0x8>)
 800b05e:	f000 b946 	b.w	800b2ee <__retarget_lock_acquire_recursive>
 800b062:	bf00      	nop
 800b064:	20000c71 	.word	0x20000c71

0800b068 <__sfp_lock_release>:
 800b068:	4801      	ldr	r0, [pc, #4]	@ (800b070 <__sfp_lock_release+0x8>)
 800b06a:	f000 b941 	b.w	800b2f0 <__retarget_lock_release_recursive>
 800b06e:	bf00      	nop
 800b070:	20000c71 	.word	0x20000c71

0800b074 <__sinit>:
 800b074:	b510      	push	{r4, lr}
 800b076:	4604      	mov	r4, r0
 800b078:	f7ff fff0 	bl	800b05c <__sfp_lock_acquire>
 800b07c:	6a23      	ldr	r3, [r4, #32]
 800b07e:	b11b      	cbz	r3, 800b088 <__sinit+0x14>
 800b080:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b084:	f7ff bff0 	b.w	800b068 <__sfp_lock_release>
 800b088:	4b04      	ldr	r3, [pc, #16]	@ (800b09c <__sinit+0x28>)
 800b08a:	6223      	str	r3, [r4, #32]
 800b08c:	4b04      	ldr	r3, [pc, #16]	@ (800b0a0 <__sinit+0x2c>)
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d1f5      	bne.n	800b080 <__sinit+0xc>
 800b094:	f7ff ffc4 	bl	800b020 <global_stdio_init.part.0>
 800b098:	e7f2      	b.n	800b080 <__sinit+0xc>
 800b09a:	bf00      	nop
 800b09c:	0800afe1 	.word	0x0800afe1
 800b0a0:	20000c68 	.word	0x20000c68

0800b0a4 <_fwalk_sglue>:
 800b0a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b0a8:	4607      	mov	r7, r0
 800b0aa:	4688      	mov	r8, r1
 800b0ac:	4614      	mov	r4, r2
 800b0ae:	2600      	movs	r6, #0
 800b0b0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b0b4:	f1b9 0901 	subs.w	r9, r9, #1
 800b0b8:	d505      	bpl.n	800b0c6 <_fwalk_sglue+0x22>
 800b0ba:	6824      	ldr	r4, [r4, #0]
 800b0bc:	2c00      	cmp	r4, #0
 800b0be:	d1f7      	bne.n	800b0b0 <_fwalk_sglue+0xc>
 800b0c0:	4630      	mov	r0, r6
 800b0c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b0c6:	89ab      	ldrh	r3, [r5, #12]
 800b0c8:	2b01      	cmp	r3, #1
 800b0ca:	d907      	bls.n	800b0dc <_fwalk_sglue+0x38>
 800b0cc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b0d0:	3301      	adds	r3, #1
 800b0d2:	d003      	beq.n	800b0dc <_fwalk_sglue+0x38>
 800b0d4:	4629      	mov	r1, r5
 800b0d6:	4638      	mov	r0, r7
 800b0d8:	47c0      	blx	r8
 800b0da:	4306      	orrs	r6, r0
 800b0dc:	3568      	adds	r5, #104	@ 0x68
 800b0de:	e7e9      	b.n	800b0b4 <_fwalk_sglue+0x10>

0800b0e0 <sniprintf>:
 800b0e0:	b40c      	push	{r2, r3}
 800b0e2:	b530      	push	{r4, r5, lr}
 800b0e4:	4b18      	ldr	r3, [pc, #96]	@ (800b148 <sniprintf+0x68>)
 800b0e6:	1e0c      	subs	r4, r1, #0
 800b0e8:	681d      	ldr	r5, [r3, #0]
 800b0ea:	b09d      	sub	sp, #116	@ 0x74
 800b0ec:	da08      	bge.n	800b100 <sniprintf+0x20>
 800b0ee:	238b      	movs	r3, #139	@ 0x8b
 800b0f0:	602b      	str	r3, [r5, #0]
 800b0f2:	f04f 30ff 	mov.w	r0, #4294967295
 800b0f6:	b01d      	add	sp, #116	@ 0x74
 800b0f8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b0fc:	b002      	add	sp, #8
 800b0fe:	4770      	bx	lr
 800b100:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b104:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b108:	f04f 0300 	mov.w	r3, #0
 800b10c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b10e:	bf14      	ite	ne
 800b110:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b114:	4623      	moveq	r3, r4
 800b116:	9304      	str	r3, [sp, #16]
 800b118:	9307      	str	r3, [sp, #28]
 800b11a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b11e:	9002      	str	r0, [sp, #8]
 800b120:	9006      	str	r0, [sp, #24]
 800b122:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b126:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b128:	ab21      	add	r3, sp, #132	@ 0x84
 800b12a:	a902      	add	r1, sp, #8
 800b12c:	4628      	mov	r0, r5
 800b12e:	9301      	str	r3, [sp, #4]
 800b130:	f001 fb5a 	bl	800c7e8 <_svfiprintf_r>
 800b134:	1c43      	adds	r3, r0, #1
 800b136:	bfbc      	itt	lt
 800b138:	238b      	movlt	r3, #139	@ 0x8b
 800b13a:	602b      	strlt	r3, [r5, #0]
 800b13c:	2c00      	cmp	r4, #0
 800b13e:	d0da      	beq.n	800b0f6 <sniprintf+0x16>
 800b140:	9b02      	ldr	r3, [sp, #8]
 800b142:	2200      	movs	r2, #0
 800b144:	701a      	strb	r2, [r3, #0]
 800b146:	e7d6      	b.n	800b0f6 <sniprintf+0x16>
 800b148:	2000003c 	.word	0x2000003c

0800b14c <__sread>:
 800b14c:	b510      	push	{r4, lr}
 800b14e:	460c      	mov	r4, r1
 800b150:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b154:	f000 f86c 	bl	800b230 <_read_r>
 800b158:	2800      	cmp	r0, #0
 800b15a:	bfab      	itete	ge
 800b15c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b15e:	89a3      	ldrhlt	r3, [r4, #12]
 800b160:	181b      	addge	r3, r3, r0
 800b162:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b166:	bfac      	ite	ge
 800b168:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b16a:	81a3      	strhlt	r3, [r4, #12]
 800b16c:	bd10      	pop	{r4, pc}

0800b16e <__swrite>:
 800b16e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b172:	461f      	mov	r7, r3
 800b174:	898b      	ldrh	r3, [r1, #12]
 800b176:	05db      	lsls	r3, r3, #23
 800b178:	4605      	mov	r5, r0
 800b17a:	460c      	mov	r4, r1
 800b17c:	4616      	mov	r6, r2
 800b17e:	d505      	bpl.n	800b18c <__swrite+0x1e>
 800b180:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b184:	2302      	movs	r3, #2
 800b186:	2200      	movs	r2, #0
 800b188:	f000 f840 	bl	800b20c <_lseek_r>
 800b18c:	89a3      	ldrh	r3, [r4, #12]
 800b18e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b192:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b196:	81a3      	strh	r3, [r4, #12]
 800b198:	4632      	mov	r2, r6
 800b19a:	463b      	mov	r3, r7
 800b19c:	4628      	mov	r0, r5
 800b19e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b1a2:	f000 b867 	b.w	800b274 <_write_r>

0800b1a6 <__sseek>:
 800b1a6:	b510      	push	{r4, lr}
 800b1a8:	460c      	mov	r4, r1
 800b1aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1ae:	f000 f82d 	bl	800b20c <_lseek_r>
 800b1b2:	1c43      	adds	r3, r0, #1
 800b1b4:	89a3      	ldrh	r3, [r4, #12]
 800b1b6:	bf15      	itete	ne
 800b1b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b1ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b1be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b1c2:	81a3      	strheq	r3, [r4, #12]
 800b1c4:	bf18      	it	ne
 800b1c6:	81a3      	strhne	r3, [r4, #12]
 800b1c8:	bd10      	pop	{r4, pc}

0800b1ca <__sclose>:
 800b1ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1ce:	f000 b80d 	b.w	800b1ec <_close_r>

0800b1d2 <memset>:
 800b1d2:	4402      	add	r2, r0
 800b1d4:	4603      	mov	r3, r0
 800b1d6:	4293      	cmp	r3, r2
 800b1d8:	d100      	bne.n	800b1dc <memset+0xa>
 800b1da:	4770      	bx	lr
 800b1dc:	f803 1b01 	strb.w	r1, [r3], #1
 800b1e0:	e7f9      	b.n	800b1d6 <memset+0x4>
	...

0800b1e4 <_localeconv_r>:
 800b1e4:	4800      	ldr	r0, [pc, #0]	@ (800b1e8 <_localeconv_r+0x4>)
 800b1e6:	4770      	bx	lr
 800b1e8:	2000017c 	.word	0x2000017c

0800b1ec <_close_r>:
 800b1ec:	b538      	push	{r3, r4, r5, lr}
 800b1ee:	4d06      	ldr	r5, [pc, #24]	@ (800b208 <_close_r+0x1c>)
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	4604      	mov	r4, r0
 800b1f4:	4608      	mov	r0, r1
 800b1f6:	602b      	str	r3, [r5, #0]
 800b1f8:	f7f6 ff4a 	bl	8002090 <_close>
 800b1fc:	1c43      	adds	r3, r0, #1
 800b1fe:	d102      	bne.n	800b206 <_close_r+0x1a>
 800b200:	682b      	ldr	r3, [r5, #0]
 800b202:	b103      	cbz	r3, 800b206 <_close_r+0x1a>
 800b204:	6023      	str	r3, [r4, #0]
 800b206:	bd38      	pop	{r3, r4, r5, pc}
 800b208:	20000c6c 	.word	0x20000c6c

0800b20c <_lseek_r>:
 800b20c:	b538      	push	{r3, r4, r5, lr}
 800b20e:	4d07      	ldr	r5, [pc, #28]	@ (800b22c <_lseek_r+0x20>)
 800b210:	4604      	mov	r4, r0
 800b212:	4608      	mov	r0, r1
 800b214:	4611      	mov	r1, r2
 800b216:	2200      	movs	r2, #0
 800b218:	602a      	str	r2, [r5, #0]
 800b21a:	461a      	mov	r2, r3
 800b21c:	f7f6 ff5f 	bl	80020de <_lseek>
 800b220:	1c43      	adds	r3, r0, #1
 800b222:	d102      	bne.n	800b22a <_lseek_r+0x1e>
 800b224:	682b      	ldr	r3, [r5, #0]
 800b226:	b103      	cbz	r3, 800b22a <_lseek_r+0x1e>
 800b228:	6023      	str	r3, [r4, #0]
 800b22a:	bd38      	pop	{r3, r4, r5, pc}
 800b22c:	20000c6c 	.word	0x20000c6c

0800b230 <_read_r>:
 800b230:	b538      	push	{r3, r4, r5, lr}
 800b232:	4d07      	ldr	r5, [pc, #28]	@ (800b250 <_read_r+0x20>)
 800b234:	4604      	mov	r4, r0
 800b236:	4608      	mov	r0, r1
 800b238:	4611      	mov	r1, r2
 800b23a:	2200      	movs	r2, #0
 800b23c:	602a      	str	r2, [r5, #0]
 800b23e:	461a      	mov	r2, r3
 800b240:	f7f6 feed 	bl	800201e <_read>
 800b244:	1c43      	adds	r3, r0, #1
 800b246:	d102      	bne.n	800b24e <_read_r+0x1e>
 800b248:	682b      	ldr	r3, [r5, #0]
 800b24a:	b103      	cbz	r3, 800b24e <_read_r+0x1e>
 800b24c:	6023      	str	r3, [r4, #0]
 800b24e:	bd38      	pop	{r3, r4, r5, pc}
 800b250:	20000c6c 	.word	0x20000c6c

0800b254 <_sbrk_r>:
 800b254:	b538      	push	{r3, r4, r5, lr}
 800b256:	4d06      	ldr	r5, [pc, #24]	@ (800b270 <_sbrk_r+0x1c>)
 800b258:	2300      	movs	r3, #0
 800b25a:	4604      	mov	r4, r0
 800b25c:	4608      	mov	r0, r1
 800b25e:	602b      	str	r3, [r5, #0]
 800b260:	f7f6 ff4a 	bl	80020f8 <_sbrk>
 800b264:	1c43      	adds	r3, r0, #1
 800b266:	d102      	bne.n	800b26e <_sbrk_r+0x1a>
 800b268:	682b      	ldr	r3, [r5, #0]
 800b26a:	b103      	cbz	r3, 800b26e <_sbrk_r+0x1a>
 800b26c:	6023      	str	r3, [r4, #0]
 800b26e:	bd38      	pop	{r3, r4, r5, pc}
 800b270:	20000c6c 	.word	0x20000c6c

0800b274 <_write_r>:
 800b274:	b538      	push	{r3, r4, r5, lr}
 800b276:	4d07      	ldr	r5, [pc, #28]	@ (800b294 <_write_r+0x20>)
 800b278:	4604      	mov	r4, r0
 800b27a:	4608      	mov	r0, r1
 800b27c:	4611      	mov	r1, r2
 800b27e:	2200      	movs	r2, #0
 800b280:	602a      	str	r2, [r5, #0]
 800b282:	461a      	mov	r2, r3
 800b284:	f7f6 fee8 	bl	8002058 <_write>
 800b288:	1c43      	adds	r3, r0, #1
 800b28a:	d102      	bne.n	800b292 <_write_r+0x1e>
 800b28c:	682b      	ldr	r3, [r5, #0]
 800b28e:	b103      	cbz	r3, 800b292 <_write_r+0x1e>
 800b290:	6023      	str	r3, [r4, #0]
 800b292:	bd38      	pop	{r3, r4, r5, pc}
 800b294:	20000c6c 	.word	0x20000c6c

0800b298 <__errno>:
 800b298:	4b01      	ldr	r3, [pc, #4]	@ (800b2a0 <__errno+0x8>)
 800b29a:	6818      	ldr	r0, [r3, #0]
 800b29c:	4770      	bx	lr
 800b29e:	bf00      	nop
 800b2a0:	2000003c 	.word	0x2000003c

0800b2a4 <__libc_init_array>:
 800b2a4:	b570      	push	{r4, r5, r6, lr}
 800b2a6:	4d0d      	ldr	r5, [pc, #52]	@ (800b2dc <__libc_init_array+0x38>)
 800b2a8:	4c0d      	ldr	r4, [pc, #52]	@ (800b2e0 <__libc_init_array+0x3c>)
 800b2aa:	1b64      	subs	r4, r4, r5
 800b2ac:	10a4      	asrs	r4, r4, #2
 800b2ae:	2600      	movs	r6, #0
 800b2b0:	42a6      	cmp	r6, r4
 800b2b2:	d109      	bne.n	800b2c8 <__libc_init_array+0x24>
 800b2b4:	4d0b      	ldr	r5, [pc, #44]	@ (800b2e4 <__libc_init_array+0x40>)
 800b2b6:	4c0c      	ldr	r4, [pc, #48]	@ (800b2e8 <__libc_init_array+0x44>)
 800b2b8:	f003 f990 	bl	800e5dc <_init>
 800b2bc:	1b64      	subs	r4, r4, r5
 800b2be:	10a4      	asrs	r4, r4, #2
 800b2c0:	2600      	movs	r6, #0
 800b2c2:	42a6      	cmp	r6, r4
 800b2c4:	d105      	bne.n	800b2d2 <__libc_init_array+0x2e>
 800b2c6:	bd70      	pop	{r4, r5, r6, pc}
 800b2c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2cc:	4798      	blx	r3
 800b2ce:	3601      	adds	r6, #1
 800b2d0:	e7ee      	b.n	800b2b0 <__libc_init_array+0xc>
 800b2d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2d6:	4798      	blx	r3
 800b2d8:	3601      	adds	r6, #1
 800b2da:	e7f2      	b.n	800b2c2 <__libc_init_array+0x1e>
 800b2dc:	0800ea90 	.word	0x0800ea90
 800b2e0:	0800ea90 	.word	0x0800ea90
 800b2e4:	0800ea90 	.word	0x0800ea90
 800b2e8:	0800ea94 	.word	0x0800ea94

0800b2ec <__retarget_lock_init_recursive>:
 800b2ec:	4770      	bx	lr

0800b2ee <__retarget_lock_acquire_recursive>:
 800b2ee:	4770      	bx	lr

0800b2f0 <__retarget_lock_release_recursive>:
 800b2f0:	4770      	bx	lr

0800b2f2 <quorem>:
 800b2f2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2f6:	6903      	ldr	r3, [r0, #16]
 800b2f8:	690c      	ldr	r4, [r1, #16]
 800b2fa:	42a3      	cmp	r3, r4
 800b2fc:	4607      	mov	r7, r0
 800b2fe:	db7e      	blt.n	800b3fe <quorem+0x10c>
 800b300:	3c01      	subs	r4, #1
 800b302:	f101 0814 	add.w	r8, r1, #20
 800b306:	00a3      	lsls	r3, r4, #2
 800b308:	f100 0514 	add.w	r5, r0, #20
 800b30c:	9300      	str	r3, [sp, #0]
 800b30e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b312:	9301      	str	r3, [sp, #4]
 800b314:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b318:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b31c:	3301      	adds	r3, #1
 800b31e:	429a      	cmp	r2, r3
 800b320:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b324:	fbb2 f6f3 	udiv	r6, r2, r3
 800b328:	d32e      	bcc.n	800b388 <quorem+0x96>
 800b32a:	f04f 0a00 	mov.w	sl, #0
 800b32e:	46c4      	mov	ip, r8
 800b330:	46ae      	mov	lr, r5
 800b332:	46d3      	mov	fp, sl
 800b334:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b338:	b298      	uxth	r0, r3
 800b33a:	fb06 a000 	mla	r0, r6, r0, sl
 800b33e:	0c02      	lsrs	r2, r0, #16
 800b340:	0c1b      	lsrs	r3, r3, #16
 800b342:	fb06 2303 	mla	r3, r6, r3, r2
 800b346:	f8de 2000 	ldr.w	r2, [lr]
 800b34a:	b280      	uxth	r0, r0
 800b34c:	b292      	uxth	r2, r2
 800b34e:	1a12      	subs	r2, r2, r0
 800b350:	445a      	add	r2, fp
 800b352:	f8de 0000 	ldr.w	r0, [lr]
 800b356:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b35a:	b29b      	uxth	r3, r3
 800b35c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b360:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b364:	b292      	uxth	r2, r2
 800b366:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b36a:	45e1      	cmp	r9, ip
 800b36c:	f84e 2b04 	str.w	r2, [lr], #4
 800b370:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b374:	d2de      	bcs.n	800b334 <quorem+0x42>
 800b376:	9b00      	ldr	r3, [sp, #0]
 800b378:	58eb      	ldr	r3, [r5, r3]
 800b37a:	b92b      	cbnz	r3, 800b388 <quorem+0x96>
 800b37c:	9b01      	ldr	r3, [sp, #4]
 800b37e:	3b04      	subs	r3, #4
 800b380:	429d      	cmp	r5, r3
 800b382:	461a      	mov	r2, r3
 800b384:	d32f      	bcc.n	800b3e6 <quorem+0xf4>
 800b386:	613c      	str	r4, [r7, #16]
 800b388:	4638      	mov	r0, r7
 800b38a:	f001 f8c9 	bl	800c520 <__mcmp>
 800b38e:	2800      	cmp	r0, #0
 800b390:	db25      	blt.n	800b3de <quorem+0xec>
 800b392:	4629      	mov	r1, r5
 800b394:	2000      	movs	r0, #0
 800b396:	f858 2b04 	ldr.w	r2, [r8], #4
 800b39a:	f8d1 c000 	ldr.w	ip, [r1]
 800b39e:	fa1f fe82 	uxth.w	lr, r2
 800b3a2:	fa1f f38c 	uxth.w	r3, ip
 800b3a6:	eba3 030e 	sub.w	r3, r3, lr
 800b3aa:	4403      	add	r3, r0
 800b3ac:	0c12      	lsrs	r2, r2, #16
 800b3ae:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b3b2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b3b6:	b29b      	uxth	r3, r3
 800b3b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b3bc:	45c1      	cmp	r9, r8
 800b3be:	f841 3b04 	str.w	r3, [r1], #4
 800b3c2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b3c6:	d2e6      	bcs.n	800b396 <quorem+0xa4>
 800b3c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b3cc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b3d0:	b922      	cbnz	r2, 800b3dc <quorem+0xea>
 800b3d2:	3b04      	subs	r3, #4
 800b3d4:	429d      	cmp	r5, r3
 800b3d6:	461a      	mov	r2, r3
 800b3d8:	d30b      	bcc.n	800b3f2 <quorem+0x100>
 800b3da:	613c      	str	r4, [r7, #16]
 800b3dc:	3601      	adds	r6, #1
 800b3de:	4630      	mov	r0, r6
 800b3e0:	b003      	add	sp, #12
 800b3e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3e6:	6812      	ldr	r2, [r2, #0]
 800b3e8:	3b04      	subs	r3, #4
 800b3ea:	2a00      	cmp	r2, #0
 800b3ec:	d1cb      	bne.n	800b386 <quorem+0x94>
 800b3ee:	3c01      	subs	r4, #1
 800b3f0:	e7c6      	b.n	800b380 <quorem+0x8e>
 800b3f2:	6812      	ldr	r2, [r2, #0]
 800b3f4:	3b04      	subs	r3, #4
 800b3f6:	2a00      	cmp	r2, #0
 800b3f8:	d1ef      	bne.n	800b3da <quorem+0xe8>
 800b3fa:	3c01      	subs	r4, #1
 800b3fc:	e7ea      	b.n	800b3d4 <quorem+0xe2>
 800b3fe:	2000      	movs	r0, #0
 800b400:	e7ee      	b.n	800b3e0 <quorem+0xee>
 800b402:	0000      	movs	r0, r0
 800b404:	0000      	movs	r0, r0
	...

0800b408 <_dtoa_r>:
 800b408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b40c:	69c7      	ldr	r7, [r0, #28]
 800b40e:	b097      	sub	sp, #92	@ 0x5c
 800b410:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b414:	ec55 4b10 	vmov	r4, r5, d0
 800b418:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b41a:	9107      	str	r1, [sp, #28]
 800b41c:	4681      	mov	r9, r0
 800b41e:	920c      	str	r2, [sp, #48]	@ 0x30
 800b420:	9311      	str	r3, [sp, #68]	@ 0x44
 800b422:	b97f      	cbnz	r7, 800b444 <_dtoa_r+0x3c>
 800b424:	2010      	movs	r0, #16
 800b426:	f7ff f885 	bl	800a534 <malloc>
 800b42a:	4602      	mov	r2, r0
 800b42c:	f8c9 001c 	str.w	r0, [r9, #28]
 800b430:	b920      	cbnz	r0, 800b43c <_dtoa_r+0x34>
 800b432:	4ba9      	ldr	r3, [pc, #676]	@ (800b6d8 <_dtoa_r+0x2d0>)
 800b434:	21ef      	movs	r1, #239	@ 0xef
 800b436:	48a9      	ldr	r0, [pc, #676]	@ (800b6dc <_dtoa_r+0x2d4>)
 800b438:	f001 fba6 	bl	800cb88 <__assert_func>
 800b43c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b440:	6007      	str	r7, [r0, #0]
 800b442:	60c7      	str	r7, [r0, #12]
 800b444:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b448:	6819      	ldr	r1, [r3, #0]
 800b44a:	b159      	cbz	r1, 800b464 <_dtoa_r+0x5c>
 800b44c:	685a      	ldr	r2, [r3, #4]
 800b44e:	604a      	str	r2, [r1, #4]
 800b450:	2301      	movs	r3, #1
 800b452:	4093      	lsls	r3, r2
 800b454:	608b      	str	r3, [r1, #8]
 800b456:	4648      	mov	r0, r9
 800b458:	f000 fe30 	bl	800c0bc <_Bfree>
 800b45c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b460:	2200      	movs	r2, #0
 800b462:	601a      	str	r2, [r3, #0]
 800b464:	1e2b      	subs	r3, r5, #0
 800b466:	bfb9      	ittee	lt
 800b468:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b46c:	9305      	strlt	r3, [sp, #20]
 800b46e:	2300      	movge	r3, #0
 800b470:	6033      	strge	r3, [r6, #0]
 800b472:	9f05      	ldr	r7, [sp, #20]
 800b474:	4b9a      	ldr	r3, [pc, #616]	@ (800b6e0 <_dtoa_r+0x2d8>)
 800b476:	bfbc      	itt	lt
 800b478:	2201      	movlt	r2, #1
 800b47a:	6032      	strlt	r2, [r6, #0]
 800b47c:	43bb      	bics	r3, r7
 800b47e:	d112      	bne.n	800b4a6 <_dtoa_r+0x9e>
 800b480:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b482:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b486:	6013      	str	r3, [r2, #0]
 800b488:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b48c:	4323      	orrs	r3, r4
 800b48e:	f000 855a 	beq.w	800bf46 <_dtoa_r+0xb3e>
 800b492:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b494:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b6f4 <_dtoa_r+0x2ec>
 800b498:	2b00      	cmp	r3, #0
 800b49a:	f000 855c 	beq.w	800bf56 <_dtoa_r+0xb4e>
 800b49e:	f10a 0303 	add.w	r3, sl, #3
 800b4a2:	f000 bd56 	b.w	800bf52 <_dtoa_r+0xb4a>
 800b4a6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	ec51 0b17 	vmov	r0, r1, d7
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b4b6:	f7f5 fb07 	bl	8000ac8 <__aeabi_dcmpeq>
 800b4ba:	4680      	mov	r8, r0
 800b4bc:	b158      	cbz	r0, 800b4d6 <_dtoa_r+0xce>
 800b4be:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b4c0:	2301      	movs	r3, #1
 800b4c2:	6013      	str	r3, [r2, #0]
 800b4c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b4c6:	b113      	cbz	r3, 800b4ce <_dtoa_r+0xc6>
 800b4c8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b4ca:	4b86      	ldr	r3, [pc, #536]	@ (800b6e4 <_dtoa_r+0x2dc>)
 800b4cc:	6013      	str	r3, [r2, #0]
 800b4ce:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b6f8 <_dtoa_r+0x2f0>
 800b4d2:	f000 bd40 	b.w	800bf56 <_dtoa_r+0xb4e>
 800b4d6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b4da:	aa14      	add	r2, sp, #80	@ 0x50
 800b4dc:	a915      	add	r1, sp, #84	@ 0x54
 800b4de:	4648      	mov	r0, r9
 800b4e0:	f001 f8ce 	bl	800c680 <__d2b>
 800b4e4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b4e8:	9002      	str	r0, [sp, #8]
 800b4ea:	2e00      	cmp	r6, #0
 800b4ec:	d078      	beq.n	800b5e0 <_dtoa_r+0x1d8>
 800b4ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b4f0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b4f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b4f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b4fc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b500:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b504:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b508:	4619      	mov	r1, r3
 800b50a:	2200      	movs	r2, #0
 800b50c:	4b76      	ldr	r3, [pc, #472]	@ (800b6e8 <_dtoa_r+0x2e0>)
 800b50e:	f7f4 febb 	bl	8000288 <__aeabi_dsub>
 800b512:	a36b      	add	r3, pc, #428	@ (adr r3, 800b6c0 <_dtoa_r+0x2b8>)
 800b514:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b518:	f7f5 f86e 	bl	80005f8 <__aeabi_dmul>
 800b51c:	a36a      	add	r3, pc, #424	@ (adr r3, 800b6c8 <_dtoa_r+0x2c0>)
 800b51e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b522:	f7f4 feb3 	bl	800028c <__adddf3>
 800b526:	4604      	mov	r4, r0
 800b528:	4630      	mov	r0, r6
 800b52a:	460d      	mov	r5, r1
 800b52c:	f7f4 fffa 	bl	8000524 <__aeabi_i2d>
 800b530:	a367      	add	r3, pc, #412	@ (adr r3, 800b6d0 <_dtoa_r+0x2c8>)
 800b532:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b536:	f7f5 f85f 	bl	80005f8 <__aeabi_dmul>
 800b53a:	4602      	mov	r2, r0
 800b53c:	460b      	mov	r3, r1
 800b53e:	4620      	mov	r0, r4
 800b540:	4629      	mov	r1, r5
 800b542:	f7f4 fea3 	bl	800028c <__adddf3>
 800b546:	4604      	mov	r4, r0
 800b548:	460d      	mov	r5, r1
 800b54a:	f7f5 fb05 	bl	8000b58 <__aeabi_d2iz>
 800b54e:	2200      	movs	r2, #0
 800b550:	4607      	mov	r7, r0
 800b552:	2300      	movs	r3, #0
 800b554:	4620      	mov	r0, r4
 800b556:	4629      	mov	r1, r5
 800b558:	f7f5 fac0 	bl	8000adc <__aeabi_dcmplt>
 800b55c:	b140      	cbz	r0, 800b570 <_dtoa_r+0x168>
 800b55e:	4638      	mov	r0, r7
 800b560:	f7f4 ffe0 	bl	8000524 <__aeabi_i2d>
 800b564:	4622      	mov	r2, r4
 800b566:	462b      	mov	r3, r5
 800b568:	f7f5 faae 	bl	8000ac8 <__aeabi_dcmpeq>
 800b56c:	b900      	cbnz	r0, 800b570 <_dtoa_r+0x168>
 800b56e:	3f01      	subs	r7, #1
 800b570:	2f16      	cmp	r7, #22
 800b572:	d852      	bhi.n	800b61a <_dtoa_r+0x212>
 800b574:	4b5d      	ldr	r3, [pc, #372]	@ (800b6ec <_dtoa_r+0x2e4>)
 800b576:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b57a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b57e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b582:	f7f5 faab 	bl	8000adc <__aeabi_dcmplt>
 800b586:	2800      	cmp	r0, #0
 800b588:	d049      	beq.n	800b61e <_dtoa_r+0x216>
 800b58a:	3f01      	subs	r7, #1
 800b58c:	2300      	movs	r3, #0
 800b58e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b590:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b592:	1b9b      	subs	r3, r3, r6
 800b594:	1e5a      	subs	r2, r3, #1
 800b596:	bf45      	ittet	mi
 800b598:	f1c3 0301 	rsbmi	r3, r3, #1
 800b59c:	9300      	strmi	r3, [sp, #0]
 800b59e:	2300      	movpl	r3, #0
 800b5a0:	2300      	movmi	r3, #0
 800b5a2:	9206      	str	r2, [sp, #24]
 800b5a4:	bf54      	ite	pl
 800b5a6:	9300      	strpl	r3, [sp, #0]
 800b5a8:	9306      	strmi	r3, [sp, #24]
 800b5aa:	2f00      	cmp	r7, #0
 800b5ac:	db39      	blt.n	800b622 <_dtoa_r+0x21a>
 800b5ae:	9b06      	ldr	r3, [sp, #24]
 800b5b0:	970d      	str	r7, [sp, #52]	@ 0x34
 800b5b2:	443b      	add	r3, r7
 800b5b4:	9306      	str	r3, [sp, #24]
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	9308      	str	r3, [sp, #32]
 800b5ba:	9b07      	ldr	r3, [sp, #28]
 800b5bc:	2b09      	cmp	r3, #9
 800b5be:	d863      	bhi.n	800b688 <_dtoa_r+0x280>
 800b5c0:	2b05      	cmp	r3, #5
 800b5c2:	bfc4      	itt	gt
 800b5c4:	3b04      	subgt	r3, #4
 800b5c6:	9307      	strgt	r3, [sp, #28]
 800b5c8:	9b07      	ldr	r3, [sp, #28]
 800b5ca:	f1a3 0302 	sub.w	r3, r3, #2
 800b5ce:	bfcc      	ite	gt
 800b5d0:	2400      	movgt	r4, #0
 800b5d2:	2401      	movle	r4, #1
 800b5d4:	2b03      	cmp	r3, #3
 800b5d6:	d863      	bhi.n	800b6a0 <_dtoa_r+0x298>
 800b5d8:	e8df f003 	tbb	[pc, r3]
 800b5dc:	2b375452 	.word	0x2b375452
 800b5e0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b5e4:	441e      	add	r6, r3
 800b5e6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b5ea:	2b20      	cmp	r3, #32
 800b5ec:	bfc1      	itttt	gt
 800b5ee:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b5f2:	409f      	lslgt	r7, r3
 800b5f4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b5f8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b5fc:	bfd6      	itet	le
 800b5fe:	f1c3 0320 	rsble	r3, r3, #32
 800b602:	ea47 0003 	orrgt.w	r0, r7, r3
 800b606:	fa04 f003 	lslle.w	r0, r4, r3
 800b60a:	f7f4 ff7b 	bl	8000504 <__aeabi_ui2d>
 800b60e:	2201      	movs	r2, #1
 800b610:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b614:	3e01      	subs	r6, #1
 800b616:	9212      	str	r2, [sp, #72]	@ 0x48
 800b618:	e776      	b.n	800b508 <_dtoa_r+0x100>
 800b61a:	2301      	movs	r3, #1
 800b61c:	e7b7      	b.n	800b58e <_dtoa_r+0x186>
 800b61e:	9010      	str	r0, [sp, #64]	@ 0x40
 800b620:	e7b6      	b.n	800b590 <_dtoa_r+0x188>
 800b622:	9b00      	ldr	r3, [sp, #0]
 800b624:	1bdb      	subs	r3, r3, r7
 800b626:	9300      	str	r3, [sp, #0]
 800b628:	427b      	negs	r3, r7
 800b62a:	9308      	str	r3, [sp, #32]
 800b62c:	2300      	movs	r3, #0
 800b62e:	930d      	str	r3, [sp, #52]	@ 0x34
 800b630:	e7c3      	b.n	800b5ba <_dtoa_r+0x1b2>
 800b632:	2301      	movs	r3, #1
 800b634:	9309      	str	r3, [sp, #36]	@ 0x24
 800b636:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b638:	eb07 0b03 	add.w	fp, r7, r3
 800b63c:	f10b 0301 	add.w	r3, fp, #1
 800b640:	2b01      	cmp	r3, #1
 800b642:	9303      	str	r3, [sp, #12]
 800b644:	bfb8      	it	lt
 800b646:	2301      	movlt	r3, #1
 800b648:	e006      	b.n	800b658 <_dtoa_r+0x250>
 800b64a:	2301      	movs	r3, #1
 800b64c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b64e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b650:	2b00      	cmp	r3, #0
 800b652:	dd28      	ble.n	800b6a6 <_dtoa_r+0x29e>
 800b654:	469b      	mov	fp, r3
 800b656:	9303      	str	r3, [sp, #12]
 800b658:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b65c:	2100      	movs	r1, #0
 800b65e:	2204      	movs	r2, #4
 800b660:	f102 0514 	add.w	r5, r2, #20
 800b664:	429d      	cmp	r5, r3
 800b666:	d926      	bls.n	800b6b6 <_dtoa_r+0x2ae>
 800b668:	6041      	str	r1, [r0, #4]
 800b66a:	4648      	mov	r0, r9
 800b66c:	f000 fce6 	bl	800c03c <_Balloc>
 800b670:	4682      	mov	sl, r0
 800b672:	2800      	cmp	r0, #0
 800b674:	d142      	bne.n	800b6fc <_dtoa_r+0x2f4>
 800b676:	4b1e      	ldr	r3, [pc, #120]	@ (800b6f0 <_dtoa_r+0x2e8>)
 800b678:	4602      	mov	r2, r0
 800b67a:	f240 11af 	movw	r1, #431	@ 0x1af
 800b67e:	e6da      	b.n	800b436 <_dtoa_r+0x2e>
 800b680:	2300      	movs	r3, #0
 800b682:	e7e3      	b.n	800b64c <_dtoa_r+0x244>
 800b684:	2300      	movs	r3, #0
 800b686:	e7d5      	b.n	800b634 <_dtoa_r+0x22c>
 800b688:	2401      	movs	r4, #1
 800b68a:	2300      	movs	r3, #0
 800b68c:	9307      	str	r3, [sp, #28]
 800b68e:	9409      	str	r4, [sp, #36]	@ 0x24
 800b690:	f04f 3bff 	mov.w	fp, #4294967295
 800b694:	2200      	movs	r2, #0
 800b696:	f8cd b00c 	str.w	fp, [sp, #12]
 800b69a:	2312      	movs	r3, #18
 800b69c:	920c      	str	r2, [sp, #48]	@ 0x30
 800b69e:	e7db      	b.n	800b658 <_dtoa_r+0x250>
 800b6a0:	2301      	movs	r3, #1
 800b6a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b6a4:	e7f4      	b.n	800b690 <_dtoa_r+0x288>
 800b6a6:	f04f 0b01 	mov.w	fp, #1
 800b6aa:	f8cd b00c 	str.w	fp, [sp, #12]
 800b6ae:	465b      	mov	r3, fp
 800b6b0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b6b4:	e7d0      	b.n	800b658 <_dtoa_r+0x250>
 800b6b6:	3101      	adds	r1, #1
 800b6b8:	0052      	lsls	r2, r2, #1
 800b6ba:	e7d1      	b.n	800b660 <_dtoa_r+0x258>
 800b6bc:	f3af 8000 	nop.w
 800b6c0:	636f4361 	.word	0x636f4361
 800b6c4:	3fd287a7 	.word	0x3fd287a7
 800b6c8:	8b60c8b3 	.word	0x8b60c8b3
 800b6cc:	3fc68a28 	.word	0x3fc68a28
 800b6d0:	509f79fb 	.word	0x509f79fb
 800b6d4:	3fd34413 	.word	0x3fd34413
 800b6d8:	0800e711 	.word	0x0800e711
 800b6dc:	0800e728 	.word	0x0800e728
 800b6e0:	7ff00000 	.word	0x7ff00000
 800b6e4:	0800e6e1 	.word	0x0800e6e1
 800b6e8:	3ff80000 	.word	0x3ff80000
 800b6ec:	0800e878 	.word	0x0800e878
 800b6f0:	0800e780 	.word	0x0800e780
 800b6f4:	0800e70d 	.word	0x0800e70d
 800b6f8:	0800e6e0 	.word	0x0800e6e0
 800b6fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b700:	6018      	str	r0, [r3, #0]
 800b702:	9b03      	ldr	r3, [sp, #12]
 800b704:	2b0e      	cmp	r3, #14
 800b706:	f200 80a1 	bhi.w	800b84c <_dtoa_r+0x444>
 800b70a:	2c00      	cmp	r4, #0
 800b70c:	f000 809e 	beq.w	800b84c <_dtoa_r+0x444>
 800b710:	2f00      	cmp	r7, #0
 800b712:	dd33      	ble.n	800b77c <_dtoa_r+0x374>
 800b714:	4b9c      	ldr	r3, [pc, #624]	@ (800b988 <_dtoa_r+0x580>)
 800b716:	f007 020f 	and.w	r2, r7, #15
 800b71a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b71e:	ed93 7b00 	vldr	d7, [r3]
 800b722:	05f8      	lsls	r0, r7, #23
 800b724:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b728:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b72c:	d516      	bpl.n	800b75c <_dtoa_r+0x354>
 800b72e:	4b97      	ldr	r3, [pc, #604]	@ (800b98c <_dtoa_r+0x584>)
 800b730:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b734:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b738:	f7f5 f888 	bl	800084c <__aeabi_ddiv>
 800b73c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b740:	f004 040f 	and.w	r4, r4, #15
 800b744:	2603      	movs	r6, #3
 800b746:	4d91      	ldr	r5, [pc, #580]	@ (800b98c <_dtoa_r+0x584>)
 800b748:	b954      	cbnz	r4, 800b760 <_dtoa_r+0x358>
 800b74a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b74e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b752:	f7f5 f87b 	bl	800084c <__aeabi_ddiv>
 800b756:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b75a:	e028      	b.n	800b7ae <_dtoa_r+0x3a6>
 800b75c:	2602      	movs	r6, #2
 800b75e:	e7f2      	b.n	800b746 <_dtoa_r+0x33e>
 800b760:	07e1      	lsls	r1, r4, #31
 800b762:	d508      	bpl.n	800b776 <_dtoa_r+0x36e>
 800b764:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b768:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b76c:	f7f4 ff44 	bl	80005f8 <__aeabi_dmul>
 800b770:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b774:	3601      	adds	r6, #1
 800b776:	1064      	asrs	r4, r4, #1
 800b778:	3508      	adds	r5, #8
 800b77a:	e7e5      	b.n	800b748 <_dtoa_r+0x340>
 800b77c:	f000 80af 	beq.w	800b8de <_dtoa_r+0x4d6>
 800b780:	427c      	negs	r4, r7
 800b782:	4b81      	ldr	r3, [pc, #516]	@ (800b988 <_dtoa_r+0x580>)
 800b784:	4d81      	ldr	r5, [pc, #516]	@ (800b98c <_dtoa_r+0x584>)
 800b786:	f004 020f 	and.w	r2, r4, #15
 800b78a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b78e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b792:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b796:	f7f4 ff2f 	bl	80005f8 <__aeabi_dmul>
 800b79a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b79e:	1124      	asrs	r4, r4, #4
 800b7a0:	2300      	movs	r3, #0
 800b7a2:	2602      	movs	r6, #2
 800b7a4:	2c00      	cmp	r4, #0
 800b7a6:	f040 808f 	bne.w	800b8c8 <_dtoa_r+0x4c0>
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d1d3      	bne.n	800b756 <_dtoa_r+0x34e>
 800b7ae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b7b0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	f000 8094 	beq.w	800b8e2 <_dtoa_r+0x4da>
 800b7ba:	4b75      	ldr	r3, [pc, #468]	@ (800b990 <_dtoa_r+0x588>)
 800b7bc:	2200      	movs	r2, #0
 800b7be:	4620      	mov	r0, r4
 800b7c0:	4629      	mov	r1, r5
 800b7c2:	f7f5 f98b 	bl	8000adc <__aeabi_dcmplt>
 800b7c6:	2800      	cmp	r0, #0
 800b7c8:	f000 808b 	beq.w	800b8e2 <_dtoa_r+0x4da>
 800b7cc:	9b03      	ldr	r3, [sp, #12]
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	f000 8087 	beq.w	800b8e2 <_dtoa_r+0x4da>
 800b7d4:	f1bb 0f00 	cmp.w	fp, #0
 800b7d8:	dd34      	ble.n	800b844 <_dtoa_r+0x43c>
 800b7da:	4620      	mov	r0, r4
 800b7dc:	4b6d      	ldr	r3, [pc, #436]	@ (800b994 <_dtoa_r+0x58c>)
 800b7de:	2200      	movs	r2, #0
 800b7e0:	4629      	mov	r1, r5
 800b7e2:	f7f4 ff09 	bl	80005f8 <__aeabi_dmul>
 800b7e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b7ea:	f107 38ff 	add.w	r8, r7, #4294967295
 800b7ee:	3601      	adds	r6, #1
 800b7f0:	465c      	mov	r4, fp
 800b7f2:	4630      	mov	r0, r6
 800b7f4:	f7f4 fe96 	bl	8000524 <__aeabi_i2d>
 800b7f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7fc:	f7f4 fefc 	bl	80005f8 <__aeabi_dmul>
 800b800:	4b65      	ldr	r3, [pc, #404]	@ (800b998 <_dtoa_r+0x590>)
 800b802:	2200      	movs	r2, #0
 800b804:	f7f4 fd42 	bl	800028c <__adddf3>
 800b808:	4605      	mov	r5, r0
 800b80a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b80e:	2c00      	cmp	r4, #0
 800b810:	d16a      	bne.n	800b8e8 <_dtoa_r+0x4e0>
 800b812:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b816:	4b61      	ldr	r3, [pc, #388]	@ (800b99c <_dtoa_r+0x594>)
 800b818:	2200      	movs	r2, #0
 800b81a:	f7f4 fd35 	bl	8000288 <__aeabi_dsub>
 800b81e:	4602      	mov	r2, r0
 800b820:	460b      	mov	r3, r1
 800b822:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b826:	462a      	mov	r2, r5
 800b828:	4633      	mov	r3, r6
 800b82a:	f7f5 f975 	bl	8000b18 <__aeabi_dcmpgt>
 800b82e:	2800      	cmp	r0, #0
 800b830:	f040 8298 	bne.w	800bd64 <_dtoa_r+0x95c>
 800b834:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b838:	462a      	mov	r2, r5
 800b83a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b83e:	f7f5 f94d 	bl	8000adc <__aeabi_dcmplt>
 800b842:	bb38      	cbnz	r0, 800b894 <_dtoa_r+0x48c>
 800b844:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b848:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b84c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b84e:	2b00      	cmp	r3, #0
 800b850:	f2c0 8157 	blt.w	800bb02 <_dtoa_r+0x6fa>
 800b854:	2f0e      	cmp	r7, #14
 800b856:	f300 8154 	bgt.w	800bb02 <_dtoa_r+0x6fa>
 800b85a:	4b4b      	ldr	r3, [pc, #300]	@ (800b988 <_dtoa_r+0x580>)
 800b85c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b860:	ed93 7b00 	vldr	d7, [r3]
 800b864:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b866:	2b00      	cmp	r3, #0
 800b868:	ed8d 7b00 	vstr	d7, [sp]
 800b86c:	f280 80e5 	bge.w	800ba3a <_dtoa_r+0x632>
 800b870:	9b03      	ldr	r3, [sp, #12]
 800b872:	2b00      	cmp	r3, #0
 800b874:	f300 80e1 	bgt.w	800ba3a <_dtoa_r+0x632>
 800b878:	d10c      	bne.n	800b894 <_dtoa_r+0x48c>
 800b87a:	4b48      	ldr	r3, [pc, #288]	@ (800b99c <_dtoa_r+0x594>)
 800b87c:	2200      	movs	r2, #0
 800b87e:	ec51 0b17 	vmov	r0, r1, d7
 800b882:	f7f4 feb9 	bl	80005f8 <__aeabi_dmul>
 800b886:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b88a:	f7f5 f93b 	bl	8000b04 <__aeabi_dcmpge>
 800b88e:	2800      	cmp	r0, #0
 800b890:	f000 8266 	beq.w	800bd60 <_dtoa_r+0x958>
 800b894:	2400      	movs	r4, #0
 800b896:	4625      	mov	r5, r4
 800b898:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b89a:	4656      	mov	r6, sl
 800b89c:	ea6f 0803 	mvn.w	r8, r3
 800b8a0:	2700      	movs	r7, #0
 800b8a2:	4621      	mov	r1, r4
 800b8a4:	4648      	mov	r0, r9
 800b8a6:	f000 fc09 	bl	800c0bc <_Bfree>
 800b8aa:	2d00      	cmp	r5, #0
 800b8ac:	f000 80bd 	beq.w	800ba2a <_dtoa_r+0x622>
 800b8b0:	b12f      	cbz	r7, 800b8be <_dtoa_r+0x4b6>
 800b8b2:	42af      	cmp	r7, r5
 800b8b4:	d003      	beq.n	800b8be <_dtoa_r+0x4b6>
 800b8b6:	4639      	mov	r1, r7
 800b8b8:	4648      	mov	r0, r9
 800b8ba:	f000 fbff 	bl	800c0bc <_Bfree>
 800b8be:	4629      	mov	r1, r5
 800b8c0:	4648      	mov	r0, r9
 800b8c2:	f000 fbfb 	bl	800c0bc <_Bfree>
 800b8c6:	e0b0      	b.n	800ba2a <_dtoa_r+0x622>
 800b8c8:	07e2      	lsls	r2, r4, #31
 800b8ca:	d505      	bpl.n	800b8d8 <_dtoa_r+0x4d0>
 800b8cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b8d0:	f7f4 fe92 	bl	80005f8 <__aeabi_dmul>
 800b8d4:	3601      	adds	r6, #1
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	1064      	asrs	r4, r4, #1
 800b8da:	3508      	adds	r5, #8
 800b8dc:	e762      	b.n	800b7a4 <_dtoa_r+0x39c>
 800b8de:	2602      	movs	r6, #2
 800b8e0:	e765      	b.n	800b7ae <_dtoa_r+0x3a6>
 800b8e2:	9c03      	ldr	r4, [sp, #12]
 800b8e4:	46b8      	mov	r8, r7
 800b8e6:	e784      	b.n	800b7f2 <_dtoa_r+0x3ea>
 800b8e8:	4b27      	ldr	r3, [pc, #156]	@ (800b988 <_dtoa_r+0x580>)
 800b8ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b8ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b8f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b8f4:	4454      	add	r4, sl
 800b8f6:	2900      	cmp	r1, #0
 800b8f8:	d054      	beq.n	800b9a4 <_dtoa_r+0x59c>
 800b8fa:	4929      	ldr	r1, [pc, #164]	@ (800b9a0 <_dtoa_r+0x598>)
 800b8fc:	2000      	movs	r0, #0
 800b8fe:	f7f4 ffa5 	bl	800084c <__aeabi_ddiv>
 800b902:	4633      	mov	r3, r6
 800b904:	462a      	mov	r2, r5
 800b906:	f7f4 fcbf 	bl	8000288 <__aeabi_dsub>
 800b90a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b90e:	4656      	mov	r6, sl
 800b910:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b914:	f7f5 f920 	bl	8000b58 <__aeabi_d2iz>
 800b918:	4605      	mov	r5, r0
 800b91a:	f7f4 fe03 	bl	8000524 <__aeabi_i2d>
 800b91e:	4602      	mov	r2, r0
 800b920:	460b      	mov	r3, r1
 800b922:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b926:	f7f4 fcaf 	bl	8000288 <__aeabi_dsub>
 800b92a:	3530      	adds	r5, #48	@ 0x30
 800b92c:	4602      	mov	r2, r0
 800b92e:	460b      	mov	r3, r1
 800b930:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b934:	f806 5b01 	strb.w	r5, [r6], #1
 800b938:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b93c:	f7f5 f8ce 	bl	8000adc <__aeabi_dcmplt>
 800b940:	2800      	cmp	r0, #0
 800b942:	d172      	bne.n	800ba2a <_dtoa_r+0x622>
 800b944:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b948:	4911      	ldr	r1, [pc, #68]	@ (800b990 <_dtoa_r+0x588>)
 800b94a:	2000      	movs	r0, #0
 800b94c:	f7f4 fc9c 	bl	8000288 <__aeabi_dsub>
 800b950:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b954:	f7f5 f8c2 	bl	8000adc <__aeabi_dcmplt>
 800b958:	2800      	cmp	r0, #0
 800b95a:	f040 80b4 	bne.w	800bac6 <_dtoa_r+0x6be>
 800b95e:	42a6      	cmp	r6, r4
 800b960:	f43f af70 	beq.w	800b844 <_dtoa_r+0x43c>
 800b964:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b968:	4b0a      	ldr	r3, [pc, #40]	@ (800b994 <_dtoa_r+0x58c>)
 800b96a:	2200      	movs	r2, #0
 800b96c:	f7f4 fe44 	bl	80005f8 <__aeabi_dmul>
 800b970:	4b08      	ldr	r3, [pc, #32]	@ (800b994 <_dtoa_r+0x58c>)
 800b972:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b976:	2200      	movs	r2, #0
 800b978:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b97c:	f7f4 fe3c 	bl	80005f8 <__aeabi_dmul>
 800b980:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b984:	e7c4      	b.n	800b910 <_dtoa_r+0x508>
 800b986:	bf00      	nop
 800b988:	0800e878 	.word	0x0800e878
 800b98c:	0800e850 	.word	0x0800e850
 800b990:	3ff00000 	.word	0x3ff00000
 800b994:	40240000 	.word	0x40240000
 800b998:	401c0000 	.word	0x401c0000
 800b99c:	40140000 	.word	0x40140000
 800b9a0:	3fe00000 	.word	0x3fe00000
 800b9a4:	4631      	mov	r1, r6
 800b9a6:	4628      	mov	r0, r5
 800b9a8:	f7f4 fe26 	bl	80005f8 <__aeabi_dmul>
 800b9ac:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b9b0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b9b2:	4656      	mov	r6, sl
 800b9b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b9b8:	f7f5 f8ce 	bl	8000b58 <__aeabi_d2iz>
 800b9bc:	4605      	mov	r5, r0
 800b9be:	f7f4 fdb1 	bl	8000524 <__aeabi_i2d>
 800b9c2:	4602      	mov	r2, r0
 800b9c4:	460b      	mov	r3, r1
 800b9c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b9ca:	f7f4 fc5d 	bl	8000288 <__aeabi_dsub>
 800b9ce:	3530      	adds	r5, #48	@ 0x30
 800b9d0:	f806 5b01 	strb.w	r5, [r6], #1
 800b9d4:	4602      	mov	r2, r0
 800b9d6:	460b      	mov	r3, r1
 800b9d8:	42a6      	cmp	r6, r4
 800b9da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b9de:	f04f 0200 	mov.w	r2, #0
 800b9e2:	d124      	bne.n	800ba2e <_dtoa_r+0x626>
 800b9e4:	4baf      	ldr	r3, [pc, #700]	@ (800bca4 <_dtoa_r+0x89c>)
 800b9e6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b9ea:	f7f4 fc4f 	bl	800028c <__adddf3>
 800b9ee:	4602      	mov	r2, r0
 800b9f0:	460b      	mov	r3, r1
 800b9f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b9f6:	f7f5 f88f 	bl	8000b18 <__aeabi_dcmpgt>
 800b9fa:	2800      	cmp	r0, #0
 800b9fc:	d163      	bne.n	800bac6 <_dtoa_r+0x6be>
 800b9fe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ba02:	49a8      	ldr	r1, [pc, #672]	@ (800bca4 <_dtoa_r+0x89c>)
 800ba04:	2000      	movs	r0, #0
 800ba06:	f7f4 fc3f 	bl	8000288 <__aeabi_dsub>
 800ba0a:	4602      	mov	r2, r0
 800ba0c:	460b      	mov	r3, r1
 800ba0e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ba12:	f7f5 f863 	bl	8000adc <__aeabi_dcmplt>
 800ba16:	2800      	cmp	r0, #0
 800ba18:	f43f af14 	beq.w	800b844 <_dtoa_r+0x43c>
 800ba1c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ba1e:	1e73      	subs	r3, r6, #1
 800ba20:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ba22:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ba26:	2b30      	cmp	r3, #48	@ 0x30
 800ba28:	d0f8      	beq.n	800ba1c <_dtoa_r+0x614>
 800ba2a:	4647      	mov	r7, r8
 800ba2c:	e03b      	b.n	800baa6 <_dtoa_r+0x69e>
 800ba2e:	4b9e      	ldr	r3, [pc, #632]	@ (800bca8 <_dtoa_r+0x8a0>)
 800ba30:	f7f4 fde2 	bl	80005f8 <__aeabi_dmul>
 800ba34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ba38:	e7bc      	b.n	800b9b4 <_dtoa_r+0x5ac>
 800ba3a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ba3e:	4656      	mov	r6, sl
 800ba40:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba44:	4620      	mov	r0, r4
 800ba46:	4629      	mov	r1, r5
 800ba48:	f7f4 ff00 	bl	800084c <__aeabi_ddiv>
 800ba4c:	f7f5 f884 	bl	8000b58 <__aeabi_d2iz>
 800ba50:	4680      	mov	r8, r0
 800ba52:	f7f4 fd67 	bl	8000524 <__aeabi_i2d>
 800ba56:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba5a:	f7f4 fdcd 	bl	80005f8 <__aeabi_dmul>
 800ba5e:	4602      	mov	r2, r0
 800ba60:	460b      	mov	r3, r1
 800ba62:	4620      	mov	r0, r4
 800ba64:	4629      	mov	r1, r5
 800ba66:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ba6a:	f7f4 fc0d 	bl	8000288 <__aeabi_dsub>
 800ba6e:	f806 4b01 	strb.w	r4, [r6], #1
 800ba72:	9d03      	ldr	r5, [sp, #12]
 800ba74:	eba6 040a 	sub.w	r4, r6, sl
 800ba78:	42a5      	cmp	r5, r4
 800ba7a:	4602      	mov	r2, r0
 800ba7c:	460b      	mov	r3, r1
 800ba7e:	d133      	bne.n	800bae8 <_dtoa_r+0x6e0>
 800ba80:	f7f4 fc04 	bl	800028c <__adddf3>
 800ba84:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba88:	4604      	mov	r4, r0
 800ba8a:	460d      	mov	r5, r1
 800ba8c:	f7f5 f844 	bl	8000b18 <__aeabi_dcmpgt>
 800ba90:	b9c0      	cbnz	r0, 800bac4 <_dtoa_r+0x6bc>
 800ba92:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba96:	4620      	mov	r0, r4
 800ba98:	4629      	mov	r1, r5
 800ba9a:	f7f5 f815 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba9e:	b110      	cbz	r0, 800baa6 <_dtoa_r+0x69e>
 800baa0:	f018 0f01 	tst.w	r8, #1
 800baa4:	d10e      	bne.n	800bac4 <_dtoa_r+0x6bc>
 800baa6:	9902      	ldr	r1, [sp, #8]
 800baa8:	4648      	mov	r0, r9
 800baaa:	f000 fb07 	bl	800c0bc <_Bfree>
 800baae:	2300      	movs	r3, #0
 800bab0:	7033      	strb	r3, [r6, #0]
 800bab2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bab4:	3701      	adds	r7, #1
 800bab6:	601f      	str	r7, [r3, #0]
 800bab8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800baba:	2b00      	cmp	r3, #0
 800babc:	f000 824b 	beq.w	800bf56 <_dtoa_r+0xb4e>
 800bac0:	601e      	str	r6, [r3, #0]
 800bac2:	e248      	b.n	800bf56 <_dtoa_r+0xb4e>
 800bac4:	46b8      	mov	r8, r7
 800bac6:	4633      	mov	r3, r6
 800bac8:	461e      	mov	r6, r3
 800baca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bace:	2a39      	cmp	r2, #57	@ 0x39
 800bad0:	d106      	bne.n	800bae0 <_dtoa_r+0x6d8>
 800bad2:	459a      	cmp	sl, r3
 800bad4:	d1f8      	bne.n	800bac8 <_dtoa_r+0x6c0>
 800bad6:	2230      	movs	r2, #48	@ 0x30
 800bad8:	f108 0801 	add.w	r8, r8, #1
 800badc:	f88a 2000 	strb.w	r2, [sl]
 800bae0:	781a      	ldrb	r2, [r3, #0]
 800bae2:	3201      	adds	r2, #1
 800bae4:	701a      	strb	r2, [r3, #0]
 800bae6:	e7a0      	b.n	800ba2a <_dtoa_r+0x622>
 800bae8:	4b6f      	ldr	r3, [pc, #444]	@ (800bca8 <_dtoa_r+0x8a0>)
 800baea:	2200      	movs	r2, #0
 800baec:	f7f4 fd84 	bl	80005f8 <__aeabi_dmul>
 800baf0:	2200      	movs	r2, #0
 800baf2:	2300      	movs	r3, #0
 800baf4:	4604      	mov	r4, r0
 800baf6:	460d      	mov	r5, r1
 800baf8:	f7f4 ffe6 	bl	8000ac8 <__aeabi_dcmpeq>
 800bafc:	2800      	cmp	r0, #0
 800bafe:	d09f      	beq.n	800ba40 <_dtoa_r+0x638>
 800bb00:	e7d1      	b.n	800baa6 <_dtoa_r+0x69e>
 800bb02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb04:	2a00      	cmp	r2, #0
 800bb06:	f000 80ea 	beq.w	800bcde <_dtoa_r+0x8d6>
 800bb0a:	9a07      	ldr	r2, [sp, #28]
 800bb0c:	2a01      	cmp	r2, #1
 800bb0e:	f300 80cd 	bgt.w	800bcac <_dtoa_r+0x8a4>
 800bb12:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bb14:	2a00      	cmp	r2, #0
 800bb16:	f000 80c1 	beq.w	800bc9c <_dtoa_r+0x894>
 800bb1a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bb1e:	9c08      	ldr	r4, [sp, #32]
 800bb20:	9e00      	ldr	r6, [sp, #0]
 800bb22:	9a00      	ldr	r2, [sp, #0]
 800bb24:	441a      	add	r2, r3
 800bb26:	9200      	str	r2, [sp, #0]
 800bb28:	9a06      	ldr	r2, [sp, #24]
 800bb2a:	2101      	movs	r1, #1
 800bb2c:	441a      	add	r2, r3
 800bb2e:	4648      	mov	r0, r9
 800bb30:	9206      	str	r2, [sp, #24]
 800bb32:	f000 fb77 	bl	800c224 <__i2b>
 800bb36:	4605      	mov	r5, r0
 800bb38:	b166      	cbz	r6, 800bb54 <_dtoa_r+0x74c>
 800bb3a:	9b06      	ldr	r3, [sp, #24]
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	dd09      	ble.n	800bb54 <_dtoa_r+0x74c>
 800bb40:	42b3      	cmp	r3, r6
 800bb42:	9a00      	ldr	r2, [sp, #0]
 800bb44:	bfa8      	it	ge
 800bb46:	4633      	movge	r3, r6
 800bb48:	1ad2      	subs	r2, r2, r3
 800bb4a:	9200      	str	r2, [sp, #0]
 800bb4c:	9a06      	ldr	r2, [sp, #24]
 800bb4e:	1af6      	subs	r6, r6, r3
 800bb50:	1ad3      	subs	r3, r2, r3
 800bb52:	9306      	str	r3, [sp, #24]
 800bb54:	9b08      	ldr	r3, [sp, #32]
 800bb56:	b30b      	cbz	r3, 800bb9c <_dtoa_r+0x794>
 800bb58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	f000 80c6 	beq.w	800bcec <_dtoa_r+0x8e4>
 800bb60:	2c00      	cmp	r4, #0
 800bb62:	f000 80c0 	beq.w	800bce6 <_dtoa_r+0x8de>
 800bb66:	4629      	mov	r1, r5
 800bb68:	4622      	mov	r2, r4
 800bb6a:	4648      	mov	r0, r9
 800bb6c:	f000 fc12 	bl	800c394 <__pow5mult>
 800bb70:	9a02      	ldr	r2, [sp, #8]
 800bb72:	4601      	mov	r1, r0
 800bb74:	4605      	mov	r5, r0
 800bb76:	4648      	mov	r0, r9
 800bb78:	f000 fb6a 	bl	800c250 <__multiply>
 800bb7c:	9902      	ldr	r1, [sp, #8]
 800bb7e:	4680      	mov	r8, r0
 800bb80:	4648      	mov	r0, r9
 800bb82:	f000 fa9b 	bl	800c0bc <_Bfree>
 800bb86:	9b08      	ldr	r3, [sp, #32]
 800bb88:	1b1b      	subs	r3, r3, r4
 800bb8a:	9308      	str	r3, [sp, #32]
 800bb8c:	f000 80b1 	beq.w	800bcf2 <_dtoa_r+0x8ea>
 800bb90:	9a08      	ldr	r2, [sp, #32]
 800bb92:	4641      	mov	r1, r8
 800bb94:	4648      	mov	r0, r9
 800bb96:	f000 fbfd 	bl	800c394 <__pow5mult>
 800bb9a:	9002      	str	r0, [sp, #8]
 800bb9c:	2101      	movs	r1, #1
 800bb9e:	4648      	mov	r0, r9
 800bba0:	f000 fb40 	bl	800c224 <__i2b>
 800bba4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bba6:	4604      	mov	r4, r0
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	f000 81d8 	beq.w	800bf5e <_dtoa_r+0xb56>
 800bbae:	461a      	mov	r2, r3
 800bbb0:	4601      	mov	r1, r0
 800bbb2:	4648      	mov	r0, r9
 800bbb4:	f000 fbee 	bl	800c394 <__pow5mult>
 800bbb8:	9b07      	ldr	r3, [sp, #28]
 800bbba:	2b01      	cmp	r3, #1
 800bbbc:	4604      	mov	r4, r0
 800bbbe:	f300 809f 	bgt.w	800bd00 <_dtoa_r+0x8f8>
 800bbc2:	9b04      	ldr	r3, [sp, #16]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	f040 8097 	bne.w	800bcf8 <_dtoa_r+0x8f0>
 800bbca:	9b05      	ldr	r3, [sp, #20]
 800bbcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	f040 8093 	bne.w	800bcfc <_dtoa_r+0x8f4>
 800bbd6:	9b05      	ldr	r3, [sp, #20]
 800bbd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bbdc:	0d1b      	lsrs	r3, r3, #20
 800bbde:	051b      	lsls	r3, r3, #20
 800bbe0:	b133      	cbz	r3, 800bbf0 <_dtoa_r+0x7e8>
 800bbe2:	9b00      	ldr	r3, [sp, #0]
 800bbe4:	3301      	adds	r3, #1
 800bbe6:	9300      	str	r3, [sp, #0]
 800bbe8:	9b06      	ldr	r3, [sp, #24]
 800bbea:	3301      	adds	r3, #1
 800bbec:	9306      	str	r3, [sp, #24]
 800bbee:	2301      	movs	r3, #1
 800bbf0:	9308      	str	r3, [sp, #32]
 800bbf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bbf4:	2b00      	cmp	r3, #0
 800bbf6:	f000 81b8 	beq.w	800bf6a <_dtoa_r+0xb62>
 800bbfa:	6923      	ldr	r3, [r4, #16]
 800bbfc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bc00:	6918      	ldr	r0, [r3, #16]
 800bc02:	f000 fac3 	bl	800c18c <__hi0bits>
 800bc06:	f1c0 0020 	rsb	r0, r0, #32
 800bc0a:	9b06      	ldr	r3, [sp, #24]
 800bc0c:	4418      	add	r0, r3
 800bc0e:	f010 001f 	ands.w	r0, r0, #31
 800bc12:	f000 8082 	beq.w	800bd1a <_dtoa_r+0x912>
 800bc16:	f1c0 0320 	rsb	r3, r0, #32
 800bc1a:	2b04      	cmp	r3, #4
 800bc1c:	dd73      	ble.n	800bd06 <_dtoa_r+0x8fe>
 800bc1e:	9b00      	ldr	r3, [sp, #0]
 800bc20:	f1c0 001c 	rsb	r0, r0, #28
 800bc24:	4403      	add	r3, r0
 800bc26:	9300      	str	r3, [sp, #0]
 800bc28:	9b06      	ldr	r3, [sp, #24]
 800bc2a:	4403      	add	r3, r0
 800bc2c:	4406      	add	r6, r0
 800bc2e:	9306      	str	r3, [sp, #24]
 800bc30:	9b00      	ldr	r3, [sp, #0]
 800bc32:	2b00      	cmp	r3, #0
 800bc34:	dd05      	ble.n	800bc42 <_dtoa_r+0x83a>
 800bc36:	9902      	ldr	r1, [sp, #8]
 800bc38:	461a      	mov	r2, r3
 800bc3a:	4648      	mov	r0, r9
 800bc3c:	f000 fc04 	bl	800c448 <__lshift>
 800bc40:	9002      	str	r0, [sp, #8]
 800bc42:	9b06      	ldr	r3, [sp, #24]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	dd05      	ble.n	800bc54 <_dtoa_r+0x84c>
 800bc48:	4621      	mov	r1, r4
 800bc4a:	461a      	mov	r2, r3
 800bc4c:	4648      	mov	r0, r9
 800bc4e:	f000 fbfb 	bl	800c448 <__lshift>
 800bc52:	4604      	mov	r4, r0
 800bc54:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d061      	beq.n	800bd1e <_dtoa_r+0x916>
 800bc5a:	9802      	ldr	r0, [sp, #8]
 800bc5c:	4621      	mov	r1, r4
 800bc5e:	f000 fc5f 	bl	800c520 <__mcmp>
 800bc62:	2800      	cmp	r0, #0
 800bc64:	da5b      	bge.n	800bd1e <_dtoa_r+0x916>
 800bc66:	2300      	movs	r3, #0
 800bc68:	9902      	ldr	r1, [sp, #8]
 800bc6a:	220a      	movs	r2, #10
 800bc6c:	4648      	mov	r0, r9
 800bc6e:	f000 fa47 	bl	800c100 <__multadd>
 800bc72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc74:	9002      	str	r0, [sp, #8]
 800bc76:	f107 38ff 	add.w	r8, r7, #4294967295
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	f000 8177 	beq.w	800bf6e <_dtoa_r+0xb66>
 800bc80:	4629      	mov	r1, r5
 800bc82:	2300      	movs	r3, #0
 800bc84:	220a      	movs	r2, #10
 800bc86:	4648      	mov	r0, r9
 800bc88:	f000 fa3a 	bl	800c100 <__multadd>
 800bc8c:	f1bb 0f00 	cmp.w	fp, #0
 800bc90:	4605      	mov	r5, r0
 800bc92:	dc6f      	bgt.n	800bd74 <_dtoa_r+0x96c>
 800bc94:	9b07      	ldr	r3, [sp, #28]
 800bc96:	2b02      	cmp	r3, #2
 800bc98:	dc49      	bgt.n	800bd2e <_dtoa_r+0x926>
 800bc9a:	e06b      	b.n	800bd74 <_dtoa_r+0x96c>
 800bc9c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bc9e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800bca2:	e73c      	b.n	800bb1e <_dtoa_r+0x716>
 800bca4:	3fe00000 	.word	0x3fe00000
 800bca8:	40240000 	.word	0x40240000
 800bcac:	9b03      	ldr	r3, [sp, #12]
 800bcae:	1e5c      	subs	r4, r3, #1
 800bcb0:	9b08      	ldr	r3, [sp, #32]
 800bcb2:	42a3      	cmp	r3, r4
 800bcb4:	db09      	blt.n	800bcca <_dtoa_r+0x8c2>
 800bcb6:	1b1c      	subs	r4, r3, r4
 800bcb8:	9b03      	ldr	r3, [sp, #12]
 800bcba:	2b00      	cmp	r3, #0
 800bcbc:	f6bf af30 	bge.w	800bb20 <_dtoa_r+0x718>
 800bcc0:	9b00      	ldr	r3, [sp, #0]
 800bcc2:	9a03      	ldr	r2, [sp, #12]
 800bcc4:	1a9e      	subs	r6, r3, r2
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	e72b      	b.n	800bb22 <_dtoa_r+0x71a>
 800bcca:	9b08      	ldr	r3, [sp, #32]
 800bccc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bcce:	9408      	str	r4, [sp, #32]
 800bcd0:	1ae3      	subs	r3, r4, r3
 800bcd2:	441a      	add	r2, r3
 800bcd4:	9e00      	ldr	r6, [sp, #0]
 800bcd6:	9b03      	ldr	r3, [sp, #12]
 800bcd8:	920d      	str	r2, [sp, #52]	@ 0x34
 800bcda:	2400      	movs	r4, #0
 800bcdc:	e721      	b.n	800bb22 <_dtoa_r+0x71a>
 800bcde:	9c08      	ldr	r4, [sp, #32]
 800bce0:	9e00      	ldr	r6, [sp, #0]
 800bce2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bce4:	e728      	b.n	800bb38 <_dtoa_r+0x730>
 800bce6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800bcea:	e751      	b.n	800bb90 <_dtoa_r+0x788>
 800bcec:	9a08      	ldr	r2, [sp, #32]
 800bcee:	9902      	ldr	r1, [sp, #8]
 800bcf0:	e750      	b.n	800bb94 <_dtoa_r+0x78c>
 800bcf2:	f8cd 8008 	str.w	r8, [sp, #8]
 800bcf6:	e751      	b.n	800bb9c <_dtoa_r+0x794>
 800bcf8:	2300      	movs	r3, #0
 800bcfa:	e779      	b.n	800bbf0 <_dtoa_r+0x7e8>
 800bcfc:	9b04      	ldr	r3, [sp, #16]
 800bcfe:	e777      	b.n	800bbf0 <_dtoa_r+0x7e8>
 800bd00:	2300      	movs	r3, #0
 800bd02:	9308      	str	r3, [sp, #32]
 800bd04:	e779      	b.n	800bbfa <_dtoa_r+0x7f2>
 800bd06:	d093      	beq.n	800bc30 <_dtoa_r+0x828>
 800bd08:	9a00      	ldr	r2, [sp, #0]
 800bd0a:	331c      	adds	r3, #28
 800bd0c:	441a      	add	r2, r3
 800bd0e:	9200      	str	r2, [sp, #0]
 800bd10:	9a06      	ldr	r2, [sp, #24]
 800bd12:	441a      	add	r2, r3
 800bd14:	441e      	add	r6, r3
 800bd16:	9206      	str	r2, [sp, #24]
 800bd18:	e78a      	b.n	800bc30 <_dtoa_r+0x828>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	e7f4      	b.n	800bd08 <_dtoa_r+0x900>
 800bd1e:	9b03      	ldr	r3, [sp, #12]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	46b8      	mov	r8, r7
 800bd24:	dc20      	bgt.n	800bd68 <_dtoa_r+0x960>
 800bd26:	469b      	mov	fp, r3
 800bd28:	9b07      	ldr	r3, [sp, #28]
 800bd2a:	2b02      	cmp	r3, #2
 800bd2c:	dd1e      	ble.n	800bd6c <_dtoa_r+0x964>
 800bd2e:	f1bb 0f00 	cmp.w	fp, #0
 800bd32:	f47f adb1 	bne.w	800b898 <_dtoa_r+0x490>
 800bd36:	4621      	mov	r1, r4
 800bd38:	465b      	mov	r3, fp
 800bd3a:	2205      	movs	r2, #5
 800bd3c:	4648      	mov	r0, r9
 800bd3e:	f000 f9df 	bl	800c100 <__multadd>
 800bd42:	4601      	mov	r1, r0
 800bd44:	4604      	mov	r4, r0
 800bd46:	9802      	ldr	r0, [sp, #8]
 800bd48:	f000 fbea 	bl	800c520 <__mcmp>
 800bd4c:	2800      	cmp	r0, #0
 800bd4e:	f77f ada3 	ble.w	800b898 <_dtoa_r+0x490>
 800bd52:	4656      	mov	r6, sl
 800bd54:	2331      	movs	r3, #49	@ 0x31
 800bd56:	f806 3b01 	strb.w	r3, [r6], #1
 800bd5a:	f108 0801 	add.w	r8, r8, #1
 800bd5e:	e59f      	b.n	800b8a0 <_dtoa_r+0x498>
 800bd60:	9c03      	ldr	r4, [sp, #12]
 800bd62:	46b8      	mov	r8, r7
 800bd64:	4625      	mov	r5, r4
 800bd66:	e7f4      	b.n	800bd52 <_dtoa_r+0x94a>
 800bd68:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bd6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	f000 8101 	beq.w	800bf76 <_dtoa_r+0xb6e>
 800bd74:	2e00      	cmp	r6, #0
 800bd76:	dd05      	ble.n	800bd84 <_dtoa_r+0x97c>
 800bd78:	4629      	mov	r1, r5
 800bd7a:	4632      	mov	r2, r6
 800bd7c:	4648      	mov	r0, r9
 800bd7e:	f000 fb63 	bl	800c448 <__lshift>
 800bd82:	4605      	mov	r5, r0
 800bd84:	9b08      	ldr	r3, [sp, #32]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d05c      	beq.n	800be44 <_dtoa_r+0xa3c>
 800bd8a:	6869      	ldr	r1, [r5, #4]
 800bd8c:	4648      	mov	r0, r9
 800bd8e:	f000 f955 	bl	800c03c <_Balloc>
 800bd92:	4606      	mov	r6, r0
 800bd94:	b928      	cbnz	r0, 800bda2 <_dtoa_r+0x99a>
 800bd96:	4b82      	ldr	r3, [pc, #520]	@ (800bfa0 <_dtoa_r+0xb98>)
 800bd98:	4602      	mov	r2, r0
 800bd9a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bd9e:	f7ff bb4a 	b.w	800b436 <_dtoa_r+0x2e>
 800bda2:	692a      	ldr	r2, [r5, #16]
 800bda4:	3202      	adds	r2, #2
 800bda6:	0092      	lsls	r2, r2, #2
 800bda8:	f105 010c 	add.w	r1, r5, #12
 800bdac:	300c      	adds	r0, #12
 800bdae:	f000 fedd 	bl	800cb6c <memcpy>
 800bdb2:	2201      	movs	r2, #1
 800bdb4:	4631      	mov	r1, r6
 800bdb6:	4648      	mov	r0, r9
 800bdb8:	f000 fb46 	bl	800c448 <__lshift>
 800bdbc:	f10a 0301 	add.w	r3, sl, #1
 800bdc0:	9300      	str	r3, [sp, #0]
 800bdc2:	eb0a 030b 	add.w	r3, sl, fp
 800bdc6:	9308      	str	r3, [sp, #32]
 800bdc8:	9b04      	ldr	r3, [sp, #16]
 800bdca:	f003 0301 	and.w	r3, r3, #1
 800bdce:	462f      	mov	r7, r5
 800bdd0:	9306      	str	r3, [sp, #24]
 800bdd2:	4605      	mov	r5, r0
 800bdd4:	9b00      	ldr	r3, [sp, #0]
 800bdd6:	9802      	ldr	r0, [sp, #8]
 800bdd8:	4621      	mov	r1, r4
 800bdda:	f103 3bff 	add.w	fp, r3, #4294967295
 800bdde:	f7ff fa88 	bl	800b2f2 <quorem>
 800bde2:	4603      	mov	r3, r0
 800bde4:	3330      	adds	r3, #48	@ 0x30
 800bde6:	9003      	str	r0, [sp, #12]
 800bde8:	4639      	mov	r1, r7
 800bdea:	9802      	ldr	r0, [sp, #8]
 800bdec:	9309      	str	r3, [sp, #36]	@ 0x24
 800bdee:	f000 fb97 	bl	800c520 <__mcmp>
 800bdf2:	462a      	mov	r2, r5
 800bdf4:	9004      	str	r0, [sp, #16]
 800bdf6:	4621      	mov	r1, r4
 800bdf8:	4648      	mov	r0, r9
 800bdfa:	f000 fbad 	bl	800c558 <__mdiff>
 800bdfe:	68c2      	ldr	r2, [r0, #12]
 800be00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be02:	4606      	mov	r6, r0
 800be04:	bb02      	cbnz	r2, 800be48 <_dtoa_r+0xa40>
 800be06:	4601      	mov	r1, r0
 800be08:	9802      	ldr	r0, [sp, #8]
 800be0a:	f000 fb89 	bl	800c520 <__mcmp>
 800be0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be10:	4602      	mov	r2, r0
 800be12:	4631      	mov	r1, r6
 800be14:	4648      	mov	r0, r9
 800be16:	920c      	str	r2, [sp, #48]	@ 0x30
 800be18:	9309      	str	r3, [sp, #36]	@ 0x24
 800be1a:	f000 f94f 	bl	800c0bc <_Bfree>
 800be1e:	9b07      	ldr	r3, [sp, #28]
 800be20:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800be22:	9e00      	ldr	r6, [sp, #0]
 800be24:	ea42 0103 	orr.w	r1, r2, r3
 800be28:	9b06      	ldr	r3, [sp, #24]
 800be2a:	4319      	orrs	r1, r3
 800be2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be2e:	d10d      	bne.n	800be4c <_dtoa_r+0xa44>
 800be30:	2b39      	cmp	r3, #57	@ 0x39
 800be32:	d027      	beq.n	800be84 <_dtoa_r+0xa7c>
 800be34:	9a04      	ldr	r2, [sp, #16]
 800be36:	2a00      	cmp	r2, #0
 800be38:	dd01      	ble.n	800be3e <_dtoa_r+0xa36>
 800be3a:	9b03      	ldr	r3, [sp, #12]
 800be3c:	3331      	adds	r3, #49	@ 0x31
 800be3e:	f88b 3000 	strb.w	r3, [fp]
 800be42:	e52e      	b.n	800b8a2 <_dtoa_r+0x49a>
 800be44:	4628      	mov	r0, r5
 800be46:	e7b9      	b.n	800bdbc <_dtoa_r+0x9b4>
 800be48:	2201      	movs	r2, #1
 800be4a:	e7e2      	b.n	800be12 <_dtoa_r+0xa0a>
 800be4c:	9904      	ldr	r1, [sp, #16]
 800be4e:	2900      	cmp	r1, #0
 800be50:	db04      	blt.n	800be5c <_dtoa_r+0xa54>
 800be52:	9807      	ldr	r0, [sp, #28]
 800be54:	4301      	orrs	r1, r0
 800be56:	9806      	ldr	r0, [sp, #24]
 800be58:	4301      	orrs	r1, r0
 800be5a:	d120      	bne.n	800be9e <_dtoa_r+0xa96>
 800be5c:	2a00      	cmp	r2, #0
 800be5e:	ddee      	ble.n	800be3e <_dtoa_r+0xa36>
 800be60:	9902      	ldr	r1, [sp, #8]
 800be62:	9300      	str	r3, [sp, #0]
 800be64:	2201      	movs	r2, #1
 800be66:	4648      	mov	r0, r9
 800be68:	f000 faee 	bl	800c448 <__lshift>
 800be6c:	4621      	mov	r1, r4
 800be6e:	9002      	str	r0, [sp, #8]
 800be70:	f000 fb56 	bl	800c520 <__mcmp>
 800be74:	2800      	cmp	r0, #0
 800be76:	9b00      	ldr	r3, [sp, #0]
 800be78:	dc02      	bgt.n	800be80 <_dtoa_r+0xa78>
 800be7a:	d1e0      	bne.n	800be3e <_dtoa_r+0xa36>
 800be7c:	07da      	lsls	r2, r3, #31
 800be7e:	d5de      	bpl.n	800be3e <_dtoa_r+0xa36>
 800be80:	2b39      	cmp	r3, #57	@ 0x39
 800be82:	d1da      	bne.n	800be3a <_dtoa_r+0xa32>
 800be84:	2339      	movs	r3, #57	@ 0x39
 800be86:	f88b 3000 	strb.w	r3, [fp]
 800be8a:	4633      	mov	r3, r6
 800be8c:	461e      	mov	r6, r3
 800be8e:	3b01      	subs	r3, #1
 800be90:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800be94:	2a39      	cmp	r2, #57	@ 0x39
 800be96:	d04e      	beq.n	800bf36 <_dtoa_r+0xb2e>
 800be98:	3201      	adds	r2, #1
 800be9a:	701a      	strb	r2, [r3, #0]
 800be9c:	e501      	b.n	800b8a2 <_dtoa_r+0x49a>
 800be9e:	2a00      	cmp	r2, #0
 800bea0:	dd03      	ble.n	800beaa <_dtoa_r+0xaa2>
 800bea2:	2b39      	cmp	r3, #57	@ 0x39
 800bea4:	d0ee      	beq.n	800be84 <_dtoa_r+0xa7c>
 800bea6:	3301      	adds	r3, #1
 800bea8:	e7c9      	b.n	800be3e <_dtoa_r+0xa36>
 800beaa:	9a00      	ldr	r2, [sp, #0]
 800beac:	9908      	ldr	r1, [sp, #32]
 800beae:	f802 3c01 	strb.w	r3, [r2, #-1]
 800beb2:	428a      	cmp	r2, r1
 800beb4:	d028      	beq.n	800bf08 <_dtoa_r+0xb00>
 800beb6:	9902      	ldr	r1, [sp, #8]
 800beb8:	2300      	movs	r3, #0
 800beba:	220a      	movs	r2, #10
 800bebc:	4648      	mov	r0, r9
 800bebe:	f000 f91f 	bl	800c100 <__multadd>
 800bec2:	42af      	cmp	r7, r5
 800bec4:	9002      	str	r0, [sp, #8]
 800bec6:	f04f 0300 	mov.w	r3, #0
 800beca:	f04f 020a 	mov.w	r2, #10
 800bece:	4639      	mov	r1, r7
 800bed0:	4648      	mov	r0, r9
 800bed2:	d107      	bne.n	800bee4 <_dtoa_r+0xadc>
 800bed4:	f000 f914 	bl	800c100 <__multadd>
 800bed8:	4607      	mov	r7, r0
 800beda:	4605      	mov	r5, r0
 800bedc:	9b00      	ldr	r3, [sp, #0]
 800bede:	3301      	adds	r3, #1
 800bee0:	9300      	str	r3, [sp, #0]
 800bee2:	e777      	b.n	800bdd4 <_dtoa_r+0x9cc>
 800bee4:	f000 f90c 	bl	800c100 <__multadd>
 800bee8:	4629      	mov	r1, r5
 800beea:	4607      	mov	r7, r0
 800beec:	2300      	movs	r3, #0
 800beee:	220a      	movs	r2, #10
 800bef0:	4648      	mov	r0, r9
 800bef2:	f000 f905 	bl	800c100 <__multadd>
 800bef6:	4605      	mov	r5, r0
 800bef8:	e7f0      	b.n	800bedc <_dtoa_r+0xad4>
 800befa:	f1bb 0f00 	cmp.w	fp, #0
 800befe:	bfcc      	ite	gt
 800bf00:	465e      	movgt	r6, fp
 800bf02:	2601      	movle	r6, #1
 800bf04:	4456      	add	r6, sl
 800bf06:	2700      	movs	r7, #0
 800bf08:	9902      	ldr	r1, [sp, #8]
 800bf0a:	9300      	str	r3, [sp, #0]
 800bf0c:	2201      	movs	r2, #1
 800bf0e:	4648      	mov	r0, r9
 800bf10:	f000 fa9a 	bl	800c448 <__lshift>
 800bf14:	4621      	mov	r1, r4
 800bf16:	9002      	str	r0, [sp, #8]
 800bf18:	f000 fb02 	bl	800c520 <__mcmp>
 800bf1c:	2800      	cmp	r0, #0
 800bf1e:	dcb4      	bgt.n	800be8a <_dtoa_r+0xa82>
 800bf20:	d102      	bne.n	800bf28 <_dtoa_r+0xb20>
 800bf22:	9b00      	ldr	r3, [sp, #0]
 800bf24:	07db      	lsls	r3, r3, #31
 800bf26:	d4b0      	bmi.n	800be8a <_dtoa_r+0xa82>
 800bf28:	4633      	mov	r3, r6
 800bf2a:	461e      	mov	r6, r3
 800bf2c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bf30:	2a30      	cmp	r2, #48	@ 0x30
 800bf32:	d0fa      	beq.n	800bf2a <_dtoa_r+0xb22>
 800bf34:	e4b5      	b.n	800b8a2 <_dtoa_r+0x49a>
 800bf36:	459a      	cmp	sl, r3
 800bf38:	d1a8      	bne.n	800be8c <_dtoa_r+0xa84>
 800bf3a:	2331      	movs	r3, #49	@ 0x31
 800bf3c:	f108 0801 	add.w	r8, r8, #1
 800bf40:	f88a 3000 	strb.w	r3, [sl]
 800bf44:	e4ad      	b.n	800b8a2 <_dtoa_r+0x49a>
 800bf46:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bf48:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bfa4 <_dtoa_r+0xb9c>
 800bf4c:	b11b      	cbz	r3, 800bf56 <_dtoa_r+0xb4e>
 800bf4e:	f10a 0308 	add.w	r3, sl, #8
 800bf52:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bf54:	6013      	str	r3, [r2, #0]
 800bf56:	4650      	mov	r0, sl
 800bf58:	b017      	add	sp, #92	@ 0x5c
 800bf5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf5e:	9b07      	ldr	r3, [sp, #28]
 800bf60:	2b01      	cmp	r3, #1
 800bf62:	f77f ae2e 	ble.w	800bbc2 <_dtoa_r+0x7ba>
 800bf66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bf68:	9308      	str	r3, [sp, #32]
 800bf6a:	2001      	movs	r0, #1
 800bf6c:	e64d      	b.n	800bc0a <_dtoa_r+0x802>
 800bf6e:	f1bb 0f00 	cmp.w	fp, #0
 800bf72:	f77f aed9 	ble.w	800bd28 <_dtoa_r+0x920>
 800bf76:	4656      	mov	r6, sl
 800bf78:	9802      	ldr	r0, [sp, #8]
 800bf7a:	4621      	mov	r1, r4
 800bf7c:	f7ff f9b9 	bl	800b2f2 <quorem>
 800bf80:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bf84:	f806 3b01 	strb.w	r3, [r6], #1
 800bf88:	eba6 020a 	sub.w	r2, r6, sl
 800bf8c:	4593      	cmp	fp, r2
 800bf8e:	ddb4      	ble.n	800befa <_dtoa_r+0xaf2>
 800bf90:	9902      	ldr	r1, [sp, #8]
 800bf92:	2300      	movs	r3, #0
 800bf94:	220a      	movs	r2, #10
 800bf96:	4648      	mov	r0, r9
 800bf98:	f000 f8b2 	bl	800c100 <__multadd>
 800bf9c:	9002      	str	r0, [sp, #8]
 800bf9e:	e7eb      	b.n	800bf78 <_dtoa_r+0xb70>
 800bfa0:	0800e780 	.word	0x0800e780
 800bfa4:	0800e704 	.word	0x0800e704

0800bfa8 <_free_r>:
 800bfa8:	b538      	push	{r3, r4, r5, lr}
 800bfaa:	4605      	mov	r5, r0
 800bfac:	2900      	cmp	r1, #0
 800bfae:	d041      	beq.n	800c034 <_free_r+0x8c>
 800bfb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bfb4:	1f0c      	subs	r4, r1, #4
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	bfb8      	it	lt
 800bfba:	18e4      	addlt	r4, r4, r3
 800bfbc:	f7fe fb6c 	bl	800a698 <__malloc_lock>
 800bfc0:	4a1d      	ldr	r2, [pc, #116]	@ (800c038 <_free_r+0x90>)
 800bfc2:	6813      	ldr	r3, [r2, #0]
 800bfc4:	b933      	cbnz	r3, 800bfd4 <_free_r+0x2c>
 800bfc6:	6063      	str	r3, [r4, #4]
 800bfc8:	6014      	str	r4, [r2, #0]
 800bfca:	4628      	mov	r0, r5
 800bfcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bfd0:	f7fe bb68 	b.w	800a6a4 <__malloc_unlock>
 800bfd4:	42a3      	cmp	r3, r4
 800bfd6:	d908      	bls.n	800bfea <_free_r+0x42>
 800bfd8:	6820      	ldr	r0, [r4, #0]
 800bfda:	1821      	adds	r1, r4, r0
 800bfdc:	428b      	cmp	r3, r1
 800bfde:	bf01      	itttt	eq
 800bfe0:	6819      	ldreq	r1, [r3, #0]
 800bfe2:	685b      	ldreq	r3, [r3, #4]
 800bfe4:	1809      	addeq	r1, r1, r0
 800bfe6:	6021      	streq	r1, [r4, #0]
 800bfe8:	e7ed      	b.n	800bfc6 <_free_r+0x1e>
 800bfea:	461a      	mov	r2, r3
 800bfec:	685b      	ldr	r3, [r3, #4]
 800bfee:	b10b      	cbz	r3, 800bff4 <_free_r+0x4c>
 800bff0:	42a3      	cmp	r3, r4
 800bff2:	d9fa      	bls.n	800bfea <_free_r+0x42>
 800bff4:	6811      	ldr	r1, [r2, #0]
 800bff6:	1850      	adds	r0, r2, r1
 800bff8:	42a0      	cmp	r0, r4
 800bffa:	d10b      	bne.n	800c014 <_free_r+0x6c>
 800bffc:	6820      	ldr	r0, [r4, #0]
 800bffe:	4401      	add	r1, r0
 800c000:	1850      	adds	r0, r2, r1
 800c002:	4283      	cmp	r3, r0
 800c004:	6011      	str	r1, [r2, #0]
 800c006:	d1e0      	bne.n	800bfca <_free_r+0x22>
 800c008:	6818      	ldr	r0, [r3, #0]
 800c00a:	685b      	ldr	r3, [r3, #4]
 800c00c:	6053      	str	r3, [r2, #4]
 800c00e:	4408      	add	r0, r1
 800c010:	6010      	str	r0, [r2, #0]
 800c012:	e7da      	b.n	800bfca <_free_r+0x22>
 800c014:	d902      	bls.n	800c01c <_free_r+0x74>
 800c016:	230c      	movs	r3, #12
 800c018:	602b      	str	r3, [r5, #0]
 800c01a:	e7d6      	b.n	800bfca <_free_r+0x22>
 800c01c:	6820      	ldr	r0, [r4, #0]
 800c01e:	1821      	adds	r1, r4, r0
 800c020:	428b      	cmp	r3, r1
 800c022:	bf04      	itt	eq
 800c024:	6819      	ldreq	r1, [r3, #0]
 800c026:	685b      	ldreq	r3, [r3, #4]
 800c028:	6063      	str	r3, [r4, #4]
 800c02a:	bf04      	itt	eq
 800c02c:	1809      	addeq	r1, r1, r0
 800c02e:	6021      	streq	r1, [r4, #0]
 800c030:	6054      	str	r4, [r2, #4]
 800c032:	e7ca      	b.n	800bfca <_free_r+0x22>
 800c034:	bd38      	pop	{r3, r4, r5, pc}
 800c036:	bf00      	nop
 800c038:	20000b2c 	.word	0x20000b2c

0800c03c <_Balloc>:
 800c03c:	b570      	push	{r4, r5, r6, lr}
 800c03e:	69c6      	ldr	r6, [r0, #28]
 800c040:	4604      	mov	r4, r0
 800c042:	460d      	mov	r5, r1
 800c044:	b976      	cbnz	r6, 800c064 <_Balloc+0x28>
 800c046:	2010      	movs	r0, #16
 800c048:	f7fe fa74 	bl	800a534 <malloc>
 800c04c:	4602      	mov	r2, r0
 800c04e:	61e0      	str	r0, [r4, #28]
 800c050:	b920      	cbnz	r0, 800c05c <_Balloc+0x20>
 800c052:	4b18      	ldr	r3, [pc, #96]	@ (800c0b4 <_Balloc+0x78>)
 800c054:	4818      	ldr	r0, [pc, #96]	@ (800c0b8 <_Balloc+0x7c>)
 800c056:	216b      	movs	r1, #107	@ 0x6b
 800c058:	f000 fd96 	bl	800cb88 <__assert_func>
 800c05c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c060:	6006      	str	r6, [r0, #0]
 800c062:	60c6      	str	r6, [r0, #12]
 800c064:	69e6      	ldr	r6, [r4, #28]
 800c066:	68f3      	ldr	r3, [r6, #12]
 800c068:	b183      	cbz	r3, 800c08c <_Balloc+0x50>
 800c06a:	69e3      	ldr	r3, [r4, #28]
 800c06c:	68db      	ldr	r3, [r3, #12]
 800c06e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c072:	b9b8      	cbnz	r0, 800c0a4 <_Balloc+0x68>
 800c074:	2101      	movs	r1, #1
 800c076:	fa01 f605 	lsl.w	r6, r1, r5
 800c07a:	1d72      	adds	r2, r6, #5
 800c07c:	0092      	lsls	r2, r2, #2
 800c07e:	4620      	mov	r0, r4
 800c080:	f000 fda0 	bl	800cbc4 <_calloc_r>
 800c084:	b160      	cbz	r0, 800c0a0 <_Balloc+0x64>
 800c086:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c08a:	e00e      	b.n	800c0aa <_Balloc+0x6e>
 800c08c:	2221      	movs	r2, #33	@ 0x21
 800c08e:	2104      	movs	r1, #4
 800c090:	4620      	mov	r0, r4
 800c092:	f000 fd97 	bl	800cbc4 <_calloc_r>
 800c096:	69e3      	ldr	r3, [r4, #28]
 800c098:	60f0      	str	r0, [r6, #12]
 800c09a:	68db      	ldr	r3, [r3, #12]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d1e4      	bne.n	800c06a <_Balloc+0x2e>
 800c0a0:	2000      	movs	r0, #0
 800c0a2:	bd70      	pop	{r4, r5, r6, pc}
 800c0a4:	6802      	ldr	r2, [r0, #0]
 800c0a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c0b0:	e7f7      	b.n	800c0a2 <_Balloc+0x66>
 800c0b2:	bf00      	nop
 800c0b4:	0800e711 	.word	0x0800e711
 800c0b8:	0800e791 	.word	0x0800e791

0800c0bc <_Bfree>:
 800c0bc:	b570      	push	{r4, r5, r6, lr}
 800c0be:	69c6      	ldr	r6, [r0, #28]
 800c0c0:	4605      	mov	r5, r0
 800c0c2:	460c      	mov	r4, r1
 800c0c4:	b976      	cbnz	r6, 800c0e4 <_Bfree+0x28>
 800c0c6:	2010      	movs	r0, #16
 800c0c8:	f7fe fa34 	bl	800a534 <malloc>
 800c0cc:	4602      	mov	r2, r0
 800c0ce:	61e8      	str	r0, [r5, #28]
 800c0d0:	b920      	cbnz	r0, 800c0dc <_Bfree+0x20>
 800c0d2:	4b09      	ldr	r3, [pc, #36]	@ (800c0f8 <_Bfree+0x3c>)
 800c0d4:	4809      	ldr	r0, [pc, #36]	@ (800c0fc <_Bfree+0x40>)
 800c0d6:	218f      	movs	r1, #143	@ 0x8f
 800c0d8:	f000 fd56 	bl	800cb88 <__assert_func>
 800c0dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c0e0:	6006      	str	r6, [r0, #0]
 800c0e2:	60c6      	str	r6, [r0, #12]
 800c0e4:	b13c      	cbz	r4, 800c0f6 <_Bfree+0x3a>
 800c0e6:	69eb      	ldr	r3, [r5, #28]
 800c0e8:	6862      	ldr	r2, [r4, #4]
 800c0ea:	68db      	ldr	r3, [r3, #12]
 800c0ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c0f0:	6021      	str	r1, [r4, #0]
 800c0f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c0f6:	bd70      	pop	{r4, r5, r6, pc}
 800c0f8:	0800e711 	.word	0x0800e711
 800c0fc:	0800e791 	.word	0x0800e791

0800c100 <__multadd>:
 800c100:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c104:	690d      	ldr	r5, [r1, #16]
 800c106:	4607      	mov	r7, r0
 800c108:	460c      	mov	r4, r1
 800c10a:	461e      	mov	r6, r3
 800c10c:	f101 0c14 	add.w	ip, r1, #20
 800c110:	2000      	movs	r0, #0
 800c112:	f8dc 3000 	ldr.w	r3, [ip]
 800c116:	b299      	uxth	r1, r3
 800c118:	fb02 6101 	mla	r1, r2, r1, r6
 800c11c:	0c1e      	lsrs	r6, r3, #16
 800c11e:	0c0b      	lsrs	r3, r1, #16
 800c120:	fb02 3306 	mla	r3, r2, r6, r3
 800c124:	b289      	uxth	r1, r1
 800c126:	3001      	adds	r0, #1
 800c128:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c12c:	4285      	cmp	r5, r0
 800c12e:	f84c 1b04 	str.w	r1, [ip], #4
 800c132:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c136:	dcec      	bgt.n	800c112 <__multadd+0x12>
 800c138:	b30e      	cbz	r6, 800c17e <__multadd+0x7e>
 800c13a:	68a3      	ldr	r3, [r4, #8]
 800c13c:	42ab      	cmp	r3, r5
 800c13e:	dc19      	bgt.n	800c174 <__multadd+0x74>
 800c140:	6861      	ldr	r1, [r4, #4]
 800c142:	4638      	mov	r0, r7
 800c144:	3101      	adds	r1, #1
 800c146:	f7ff ff79 	bl	800c03c <_Balloc>
 800c14a:	4680      	mov	r8, r0
 800c14c:	b928      	cbnz	r0, 800c15a <__multadd+0x5a>
 800c14e:	4602      	mov	r2, r0
 800c150:	4b0c      	ldr	r3, [pc, #48]	@ (800c184 <__multadd+0x84>)
 800c152:	480d      	ldr	r0, [pc, #52]	@ (800c188 <__multadd+0x88>)
 800c154:	21ba      	movs	r1, #186	@ 0xba
 800c156:	f000 fd17 	bl	800cb88 <__assert_func>
 800c15a:	6922      	ldr	r2, [r4, #16]
 800c15c:	3202      	adds	r2, #2
 800c15e:	f104 010c 	add.w	r1, r4, #12
 800c162:	0092      	lsls	r2, r2, #2
 800c164:	300c      	adds	r0, #12
 800c166:	f000 fd01 	bl	800cb6c <memcpy>
 800c16a:	4621      	mov	r1, r4
 800c16c:	4638      	mov	r0, r7
 800c16e:	f7ff ffa5 	bl	800c0bc <_Bfree>
 800c172:	4644      	mov	r4, r8
 800c174:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c178:	3501      	adds	r5, #1
 800c17a:	615e      	str	r6, [r3, #20]
 800c17c:	6125      	str	r5, [r4, #16]
 800c17e:	4620      	mov	r0, r4
 800c180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c184:	0800e780 	.word	0x0800e780
 800c188:	0800e791 	.word	0x0800e791

0800c18c <__hi0bits>:
 800c18c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c190:	4603      	mov	r3, r0
 800c192:	bf36      	itet	cc
 800c194:	0403      	lslcc	r3, r0, #16
 800c196:	2000      	movcs	r0, #0
 800c198:	2010      	movcc	r0, #16
 800c19a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c19e:	bf3c      	itt	cc
 800c1a0:	021b      	lslcc	r3, r3, #8
 800c1a2:	3008      	addcc	r0, #8
 800c1a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c1a8:	bf3c      	itt	cc
 800c1aa:	011b      	lslcc	r3, r3, #4
 800c1ac:	3004      	addcc	r0, #4
 800c1ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c1b2:	bf3c      	itt	cc
 800c1b4:	009b      	lslcc	r3, r3, #2
 800c1b6:	3002      	addcc	r0, #2
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	db05      	blt.n	800c1c8 <__hi0bits+0x3c>
 800c1bc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c1c0:	f100 0001 	add.w	r0, r0, #1
 800c1c4:	bf08      	it	eq
 800c1c6:	2020      	moveq	r0, #32
 800c1c8:	4770      	bx	lr

0800c1ca <__lo0bits>:
 800c1ca:	6803      	ldr	r3, [r0, #0]
 800c1cc:	4602      	mov	r2, r0
 800c1ce:	f013 0007 	ands.w	r0, r3, #7
 800c1d2:	d00b      	beq.n	800c1ec <__lo0bits+0x22>
 800c1d4:	07d9      	lsls	r1, r3, #31
 800c1d6:	d421      	bmi.n	800c21c <__lo0bits+0x52>
 800c1d8:	0798      	lsls	r0, r3, #30
 800c1da:	bf49      	itett	mi
 800c1dc:	085b      	lsrmi	r3, r3, #1
 800c1de:	089b      	lsrpl	r3, r3, #2
 800c1e0:	2001      	movmi	r0, #1
 800c1e2:	6013      	strmi	r3, [r2, #0]
 800c1e4:	bf5c      	itt	pl
 800c1e6:	6013      	strpl	r3, [r2, #0]
 800c1e8:	2002      	movpl	r0, #2
 800c1ea:	4770      	bx	lr
 800c1ec:	b299      	uxth	r1, r3
 800c1ee:	b909      	cbnz	r1, 800c1f4 <__lo0bits+0x2a>
 800c1f0:	0c1b      	lsrs	r3, r3, #16
 800c1f2:	2010      	movs	r0, #16
 800c1f4:	b2d9      	uxtb	r1, r3
 800c1f6:	b909      	cbnz	r1, 800c1fc <__lo0bits+0x32>
 800c1f8:	3008      	adds	r0, #8
 800c1fa:	0a1b      	lsrs	r3, r3, #8
 800c1fc:	0719      	lsls	r1, r3, #28
 800c1fe:	bf04      	itt	eq
 800c200:	091b      	lsreq	r3, r3, #4
 800c202:	3004      	addeq	r0, #4
 800c204:	0799      	lsls	r1, r3, #30
 800c206:	bf04      	itt	eq
 800c208:	089b      	lsreq	r3, r3, #2
 800c20a:	3002      	addeq	r0, #2
 800c20c:	07d9      	lsls	r1, r3, #31
 800c20e:	d403      	bmi.n	800c218 <__lo0bits+0x4e>
 800c210:	085b      	lsrs	r3, r3, #1
 800c212:	f100 0001 	add.w	r0, r0, #1
 800c216:	d003      	beq.n	800c220 <__lo0bits+0x56>
 800c218:	6013      	str	r3, [r2, #0]
 800c21a:	4770      	bx	lr
 800c21c:	2000      	movs	r0, #0
 800c21e:	4770      	bx	lr
 800c220:	2020      	movs	r0, #32
 800c222:	4770      	bx	lr

0800c224 <__i2b>:
 800c224:	b510      	push	{r4, lr}
 800c226:	460c      	mov	r4, r1
 800c228:	2101      	movs	r1, #1
 800c22a:	f7ff ff07 	bl	800c03c <_Balloc>
 800c22e:	4602      	mov	r2, r0
 800c230:	b928      	cbnz	r0, 800c23e <__i2b+0x1a>
 800c232:	4b05      	ldr	r3, [pc, #20]	@ (800c248 <__i2b+0x24>)
 800c234:	4805      	ldr	r0, [pc, #20]	@ (800c24c <__i2b+0x28>)
 800c236:	f240 1145 	movw	r1, #325	@ 0x145
 800c23a:	f000 fca5 	bl	800cb88 <__assert_func>
 800c23e:	2301      	movs	r3, #1
 800c240:	6144      	str	r4, [r0, #20]
 800c242:	6103      	str	r3, [r0, #16]
 800c244:	bd10      	pop	{r4, pc}
 800c246:	bf00      	nop
 800c248:	0800e780 	.word	0x0800e780
 800c24c:	0800e791 	.word	0x0800e791

0800c250 <__multiply>:
 800c250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c254:	4617      	mov	r7, r2
 800c256:	690a      	ldr	r2, [r1, #16]
 800c258:	693b      	ldr	r3, [r7, #16]
 800c25a:	429a      	cmp	r2, r3
 800c25c:	bfa8      	it	ge
 800c25e:	463b      	movge	r3, r7
 800c260:	4689      	mov	r9, r1
 800c262:	bfa4      	itt	ge
 800c264:	460f      	movge	r7, r1
 800c266:	4699      	movge	r9, r3
 800c268:	693d      	ldr	r5, [r7, #16]
 800c26a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c26e:	68bb      	ldr	r3, [r7, #8]
 800c270:	6879      	ldr	r1, [r7, #4]
 800c272:	eb05 060a 	add.w	r6, r5, sl
 800c276:	42b3      	cmp	r3, r6
 800c278:	b085      	sub	sp, #20
 800c27a:	bfb8      	it	lt
 800c27c:	3101      	addlt	r1, #1
 800c27e:	f7ff fedd 	bl	800c03c <_Balloc>
 800c282:	b930      	cbnz	r0, 800c292 <__multiply+0x42>
 800c284:	4602      	mov	r2, r0
 800c286:	4b41      	ldr	r3, [pc, #260]	@ (800c38c <__multiply+0x13c>)
 800c288:	4841      	ldr	r0, [pc, #260]	@ (800c390 <__multiply+0x140>)
 800c28a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c28e:	f000 fc7b 	bl	800cb88 <__assert_func>
 800c292:	f100 0414 	add.w	r4, r0, #20
 800c296:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c29a:	4623      	mov	r3, r4
 800c29c:	2200      	movs	r2, #0
 800c29e:	4573      	cmp	r3, lr
 800c2a0:	d320      	bcc.n	800c2e4 <__multiply+0x94>
 800c2a2:	f107 0814 	add.w	r8, r7, #20
 800c2a6:	f109 0114 	add.w	r1, r9, #20
 800c2aa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c2ae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c2b2:	9302      	str	r3, [sp, #8]
 800c2b4:	1beb      	subs	r3, r5, r7
 800c2b6:	3b15      	subs	r3, #21
 800c2b8:	f023 0303 	bic.w	r3, r3, #3
 800c2bc:	3304      	adds	r3, #4
 800c2be:	3715      	adds	r7, #21
 800c2c0:	42bd      	cmp	r5, r7
 800c2c2:	bf38      	it	cc
 800c2c4:	2304      	movcc	r3, #4
 800c2c6:	9301      	str	r3, [sp, #4]
 800c2c8:	9b02      	ldr	r3, [sp, #8]
 800c2ca:	9103      	str	r1, [sp, #12]
 800c2cc:	428b      	cmp	r3, r1
 800c2ce:	d80c      	bhi.n	800c2ea <__multiply+0x9a>
 800c2d0:	2e00      	cmp	r6, #0
 800c2d2:	dd03      	ble.n	800c2dc <__multiply+0x8c>
 800c2d4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d055      	beq.n	800c388 <__multiply+0x138>
 800c2dc:	6106      	str	r6, [r0, #16]
 800c2de:	b005      	add	sp, #20
 800c2e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2e4:	f843 2b04 	str.w	r2, [r3], #4
 800c2e8:	e7d9      	b.n	800c29e <__multiply+0x4e>
 800c2ea:	f8b1 a000 	ldrh.w	sl, [r1]
 800c2ee:	f1ba 0f00 	cmp.w	sl, #0
 800c2f2:	d01f      	beq.n	800c334 <__multiply+0xe4>
 800c2f4:	46c4      	mov	ip, r8
 800c2f6:	46a1      	mov	r9, r4
 800c2f8:	2700      	movs	r7, #0
 800c2fa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c2fe:	f8d9 3000 	ldr.w	r3, [r9]
 800c302:	fa1f fb82 	uxth.w	fp, r2
 800c306:	b29b      	uxth	r3, r3
 800c308:	fb0a 330b 	mla	r3, sl, fp, r3
 800c30c:	443b      	add	r3, r7
 800c30e:	f8d9 7000 	ldr.w	r7, [r9]
 800c312:	0c12      	lsrs	r2, r2, #16
 800c314:	0c3f      	lsrs	r7, r7, #16
 800c316:	fb0a 7202 	mla	r2, sl, r2, r7
 800c31a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c31e:	b29b      	uxth	r3, r3
 800c320:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c324:	4565      	cmp	r5, ip
 800c326:	f849 3b04 	str.w	r3, [r9], #4
 800c32a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c32e:	d8e4      	bhi.n	800c2fa <__multiply+0xaa>
 800c330:	9b01      	ldr	r3, [sp, #4]
 800c332:	50e7      	str	r7, [r4, r3]
 800c334:	9b03      	ldr	r3, [sp, #12]
 800c336:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c33a:	3104      	adds	r1, #4
 800c33c:	f1b9 0f00 	cmp.w	r9, #0
 800c340:	d020      	beq.n	800c384 <__multiply+0x134>
 800c342:	6823      	ldr	r3, [r4, #0]
 800c344:	4647      	mov	r7, r8
 800c346:	46a4      	mov	ip, r4
 800c348:	f04f 0a00 	mov.w	sl, #0
 800c34c:	f8b7 b000 	ldrh.w	fp, [r7]
 800c350:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c354:	fb09 220b 	mla	r2, r9, fp, r2
 800c358:	4452      	add	r2, sl
 800c35a:	b29b      	uxth	r3, r3
 800c35c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c360:	f84c 3b04 	str.w	r3, [ip], #4
 800c364:	f857 3b04 	ldr.w	r3, [r7], #4
 800c368:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c36c:	f8bc 3000 	ldrh.w	r3, [ip]
 800c370:	fb09 330a 	mla	r3, r9, sl, r3
 800c374:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c378:	42bd      	cmp	r5, r7
 800c37a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c37e:	d8e5      	bhi.n	800c34c <__multiply+0xfc>
 800c380:	9a01      	ldr	r2, [sp, #4]
 800c382:	50a3      	str	r3, [r4, r2]
 800c384:	3404      	adds	r4, #4
 800c386:	e79f      	b.n	800c2c8 <__multiply+0x78>
 800c388:	3e01      	subs	r6, #1
 800c38a:	e7a1      	b.n	800c2d0 <__multiply+0x80>
 800c38c:	0800e780 	.word	0x0800e780
 800c390:	0800e791 	.word	0x0800e791

0800c394 <__pow5mult>:
 800c394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c398:	4615      	mov	r5, r2
 800c39a:	f012 0203 	ands.w	r2, r2, #3
 800c39e:	4607      	mov	r7, r0
 800c3a0:	460e      	mov	r6, r1
 800c3a2:	d007      	beq.n	800c3b4 <__pow5mult+0x20>
 800c3a4:	4c25      	ldr	r4, [pc, #148]	@ (800c43c <__pow5mult+0xa8>)
 800c3a6:	3a01      	subs	r2, #1
 800c3a8:	2300      	movs	r3, #0
 800c3aa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c3ae:	f7ff fea7 	bl	800c100 <__multadd>
 800c3b2:	4606      	mov	r6, r0
 800c3b4:	10ad      	asrs	r5, r5, #2
 800c3b6:	d03d      	beq.n	800c434 <__pow5mult+0xa0>
 800c3b8:	69fc      	ldr	r4, [r7, #28]
 800c3ba:	b97c      	cbnz	r4, 800c3dc <__pow5mult+0x48>
 800c3bc:	2010      	movs	r0, #16
 800c3be:	f7fe f8b9 	bl	800a534 <malloc>
 800c3c2:	4602      	mov	r2, r0
 800c3c4:	61f8      	str	r0, [r7, #28]
 800c3c6:	b928      	cbnz	r0, 800c3d4 <__pow5mult+0x40>
 800c3c8:	4b1d      	ldr	r3, [pc, #116]	@ (800c440 <__pow5mult+0xac>)
 800c3ca:	481e      	ldr	r0, [pc, #120]	@ (800c444 <__pow5mult+0xb0>)
 800c3cc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c3d0:	f000 fbda 	bl	800cb88 <__assert_func>
 800c3d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c3d8:	6004      	str	r4, [r0, #0]
 800c3da:	60c4      	str	r4, [r0, #12]
 800c3dc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c3e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c3e4:	b94c      	cbnz	r4, 800c3fa <__pow5mult+0x66>
 800c3e6:	f240 2171 	movw	r1, #625	@ 0x271
 800c3ea:	4638      	mov	r0, r7
 800c3ec:	f7ff ff1a 	bl	800c224 <__i2b>
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	f8c8 0008 	str.w	r0, [r8, #8]
 800c3f6:	4604      	mov	r4, r0
 800c3f8:	6003      	str	r3, [r0, #0]
 800c3fa:	f04f 0900 	mov.w	r9, #0
 800c3fe:	07eb      	lsls	r3, r5, #31
 800c400:	d50a      	bpl.n	800c418 <__pow5mult+0x84>
 800c402:	4631      	mov	r1, r6
 800c404:	4622      	mov	r2, r4
 800c406:	4638      	mov	r0, r7
 800c408:	f7ff ff22 	bl	800c250 <__multiply>
 800c40c:	4631      	mov	r1, r6
 800c40e:	4680      	mov	r8, r0
 800c410:	4638      	mov	r0, r7
 800c412:	f7ff fe53 	bl	800c0bc <_Bfree>
 800c416:	4646      	mov	r6, r8
 800c418:	106d      	asrs	r5, r5, #1
 800c41a:	d00b      	beq.n	800c434 <__pow5mult+0xa0>
 800c41c:	6820      	ldr	r0, [r4, #0]
 800c41e:	b938      	cbnz	r0, 800c430 <__pow5mult+0x9c>
 800c420:	4622      	mov	r2, r4
 800c422:	4621      	mov	r1, r4
 800c424:	4638      	mov	r0, r7
 800c426:	f7ff ff13 	bl	800c250 <__multiply>
 800c42a:	6020      	str	r0, [r4, #0]
 800c42c:	f8c0 9000 	str.w	r9, [r0]
 800c430:	4604      	mov	r4, r0
 800c432:	e7e4      	b.n	800c3fe <__pow5mult+0x6a>
 800c434:	4630      	mov	r0, r6
 800c436:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c43a:	bf00      	nop
 800c43c:	0800e844 	.word	0x0800e844
 800c440:	0800e711 	.word	0x0800e711
 800c444:	0800e791 	.word	0x0800e791

0800c448 <__lshift>:
 800c448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c44c:	460c      	mov	r4, r1
 800c44e:	6849      	ldr	r1, [r1, #4]
 800c450:	6923      	ldr	r3, [r4, #16]
 800c452:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c456:	68a3      	ldr	r3, [r4, #8]
 800c458:	4607      	mov	r7, r0
 800c45a:	4691      	mov	r9, r2
 800c45c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c460:	f108 0601 	add.w	r6, r8, #1
 800c464:	42b3      	cmp	r3, r6
 800c466:	db0b      	blt.n	800c480 <__lshift+0x38>
 800c468:	4638      	mov	r0, r7
 800c46a:	f7ff fde7 	bl	800c03c <_Balloc>
 800c46e:	4605      	mov	r5, r0
 800c470:	b948      	cbnz	r0, 800c486 <__lshift+0x3e>
 800c472:	4602      	mov	r2, r0
 800c474:	4b28      	ldr	r3, [pc, #160]	@ (800c518 <__lshift+0xd0>)
 800c476:	4829      	ldr	r0, [pc, #164]	@ (800c51c <__lshift+0xd4>)
 800c478:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c47c:	f000 fb84 	bl	800cb88 <__assert_func>
 800c480:	3101      	adds	r1, #1
 800c482:	005b      	lsls	r3, r3, #1
 800c484:	e7ee      	b.n	800c464 <__lshift+0x1c>
 800c486:	2300      	movs	r3, #0
 800c488:	f100 0114 	add.w	r1, r0, #20
 800c48c:	f100 0210 	add.w	r2, r0, #16
 800c490:	4618      	mov	r0, r3
 800c492:	4553      	cmp	r3, sl
 800c494:	db33      	blt.n	800c4fe <__lshift+0xb6>
 800c496:	6920      	ldr	r0, [r4, #16]
 800c498:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c49c:	f104 0314 	add.w	r3, r4, #20
 800c4a0:	f019 091f 	ands.w	r9, r9, #31
 800c4a4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c4a8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c4ac:	d02b      	beq.n	800c506 <__lshift+0xbe>
 800c4ae:	f1c9 0e20 	rsb	lr, r9, #32
 800c4b2:	468a      	mov	sl, r1
 800c4b4:	2200      	movs	r2, #0
 800c4b6:	6818      	ldr	r0, [r3, #0]
 800c4b8:	fa00 f009 	lsl.w	r0, r0, r9
 800c4bc:	4310      	orrs	r0, r2
 800c4be:	f84a 0b04 	str.w	r0, [sl], #4
 800c4c2:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4c6:	459c      	cmp	ip, r3
 800c4c8:	fa22 f20e 	lsr.w	r2, r2, lr
 800c4cc:	d8f3      	bhi.n	800c4b6 <__lshift+0x6e>
 800c4ce:	ebac 0304 	sub.w	r3, ip, r4
 800c4d2:	3b15      	subs	r3, #21
 800c4d4:	f023 0303 	bic.w	r3, r3, #3
 800c4d8:	3304      	adds	r3, #4
 800c4da:	f104 0015 	add.w	r0, r4, #21
 800c4de:	4560      	cmp	r0, ip
 800c4e0:	bf88      	it	hi
 800c4e2:	2304      	movhi	r3, #4
 800c4e4:	50ca      	str	r2, [r1, r3]
 800c4e6:	b10a      	cbz	r2, 800c4ec <__lshift+0xa4>
 800c4e8:	f108 0602 	add.w	r6, r8, #2
 800c4ec:	3e01      	subs	r6, #1
 800c4ee:	4638      	mov	r0, r7
 800c4f0:	612e      	str	r6, [r5, #16]
 800c4f2:	4621      	mov	r1, r4
 800c4f4:	f7ff fde2 	bl	800c0bc <_Bfree>
 800c4f8:	4628      	mov	r0, r5
 800c4fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c4fe:	f842 0f04 	str.w	r0, [r2, #4]!
 800c502:	3301      	adds	r3, #1
 800c504:	e7c5      	b.n	800c492 <__lshift+0x4a>
 800c506:	3904      	subs	r1, #4
 800c508:	f853 2b04 	ldr.w	r2, [r3], #4
 800c50c:	f841 2f04 	str.w	r2, [r1, #4]!
 800c510:	459c      	cmp	ip, r3
 800c512:	d8f9      	bhi.n	800c508 <__lshift+0xc0>
 800c514:	e7ea      	b.n	800c4ec <__lshift+0xa4>
 800c516:	bf00      	nop
 800c518:	0800e780 	.word	0x0800e780
 800c51c:	0800e791 	.word	0x0800e791

0800c520 <__mcmp>:
 800c520:	690a      	ldr	r2, [r1, #16]
 800c522:	4603      	mov	r3, r0
 800c524:	6900      	ldr	r0, [r0, #16]
 800c526:	1a80      	subs	r0, r0, r2
 800c528:	b530      	push	{r4, r5, lr}
 800c52a:	d10e      	bne.n	800c54a <__mcmp+0x2a>
 800c52c:	3314      	adds	r3, #20
 800c52e:	3114      	adds	r1, #20
 800c530:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c534:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c538:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c53c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c540:	4295      	cmp	r5, r2
 800c542:	d003      	beq.n	800c54c <__mcmp+0x2c>
 800c544:	d205      	bcs.n	800c552 <__mcmp+0x32>
 800c546:	f04f 30ff 	mov.w	r0, #4294967295
 800c54a:	bd30      	pop	{r4, r5, pc}
 800c54c:	42a3      	cmp	r3, r4
 800c54e:	d3f3      	bcc.n	800c538 <__mcmp+0x18>
 800c550:	e7fb      	b.n	800c54a <__mcmp+0x2a>
 800c552:	2001      	movs	r0, #1
 800c554:	e7f9      	b.n	800c54a <__mcmp+0x2a>
	...

0800c558 <__mdiff>:
 800c558:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c55c:	4689      	mov	r9, r1
 800c55e:	4606      	mov	r6, r0
 800c560:	4611      	mov	r1, r2
 800c562:	4648      	mov	r0, r9
 800c564:	4614      	mov	r4, r2
 800c566:	f7ff ffdb 	bl	800c520 <__mcmp>
 800c56a:	1e05      	subs	r5, r0, #0
 800c56c:	d112      	bne.n	800c594 <__mdiff+0x3c>
 800c56e:	4629      	mov	r1, r5
 800c570:	4630      	mov	r0, r6
 800c572:	f7ff fd63 	bl	800c03c <_Balloc>
 800c576:	4602      	mov	r2, r0
 800c578:	b928      	cbnz	r0, 800c586 <__mdiff+0x2e>
 800c57a:	4b3f      	ldr	r3, [pc, #252]	@ (800c678 <__mdiff+0x120>)
 800c57c:	f240 2137 	movw	r1, #567	@ 0x237
 800c580:	483e      	ldr	r0, [pc, #248]	@ (800c67c <__mdiff+0x124>)
 800c582:	f000 fb01 	bl	800cb88 <__assert_func>
 800c586:	2301      	movs	r3, #1
 800c588:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c58c:	4610      	mov	r0, r2
 800c58e:	b003      	add	sp, #12
 800c590:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c594:	bfbc      	itt	lt
 800c596:	464b      	movlt	r3, r9
 800c598:	46a1      	movlt	r9, r4
 800c59a:	4630      	mov	r0, r6
 800c59c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c5a0:	bfba      	itte	lt
 800c5a2:	461c      	movlt	r4, r3
 800c5a4:	2501      	movlt	r5, #1
 800c5a6:	2500      	movge	r5, #0
 800c5a8:	f7ff fd48 	bl	800c03c <_Balloc>
 800c5ac:	4602      	mov	r2, r0
 800c5ae:	b918      	cbnz	r0, 800c5b8 <__mdiff+0x60>
 800c5b0:	4b31      	ldr	r3, [pc, #196]	@ (800c678 <__mdiff+0x120>)
 800c5b2:	f240 2145 	movw	r1, #581	@ 0x245
 800c5b6:	e7e3      	b.n	800c580 <__mdiff+0x28>
 800c5b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c5bc:	6926      	ldr	r6, [r4, #16]
 800c5be:	60c5      	str	r5, [r0, #12]
 800c5c0:	f109 0310 	add.w	r3, r9, #16
 800c5c4:	f109 0514 	add.w	r5, r9, #20
 800c5c8:	f104 0e14 	add.w	lr, r4, #20
 800c5cc:	f100 0b14 	add.w	fp, r0, #20
 800c5d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c5d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c5d8:	9301      	str	r3, [sp, #4]
 800c5da:	46d9      	mov	r9, fp
 800c5dc:	f04f 0c00 	mov.w	ip, #0
 800c5e0:	9b01      	ldr	r3, [sp, #4]
 800c5e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c5e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c5ea:	9301      	str	r3, [sp, #4]
 800c5ec:	fa1f f38a 	uxth.w	r3, sl
 800c5f0:	4619      	mov	r1, r3
 800c5f2:	b283      	uxth	r3, r0
 800c5f4:	1acb      	subs	r3, r1, r3
 800c5f6:	0c00      	lsrs	r0, r0, #16
 800c5f8:	4463      	add	r3, ip
 800c5fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c5fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c602:	b29b      	uxth	r3, r3
 800c604:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c608:	4576      	cmp	r6, lr
 800c60a:	f849 3b04 	str.w	r3, [r9], #4
 800c60e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c612:	d8e5      	bhi.n	800c5e0 <__mdiff+0x88>
 800c614:	1b33      	subs	r3, r6, r4
 800c616:	3b15      	subs	r3, #21
 800c618:	f023 0303 	bic.w	r3, r3, #3
 800c61c:	3415      	adds	r4, #21
 800c61e:	3304      	adds	r3, #4
 800c620:	42a6      	cmp	r6, r4
 800c622:	bf38      	it	cc
 800c624:	2304      	movcc	r3, #4
 800c626:	441d      	add	r5, r3
 800c628:	445b      	add	r3, fp
 800c62a:	461e      	mov	r6, r3
 800c62c:	462c      	mov	r4, r5
 800c62e:	4544      	cmp	r4, r8
 800c630:	d30e      	bcc.n	800c650 <__mdiff+0xf8>
 800c632:	f108 0103 	add.w	r1, r8, #3
 800c636:	1b49      	subs	r1, r1, r5
 800c638:	f021 0103 	bic.w	r1, r1, #3
 800c63c:	3d03      	subs	r5, #3
 800c63e:	45a8      	cmp	r8, r5
 800c640:	bf38      	it	cc
 800c642:	2100      	movcc	r1, #0
 800c644:	440b      	add	r3, r1
 800c646:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c64a:	b191      	cbz	r1, 800c672 <__mdiff+0x11a>
 800c64c:	6117      	str	r7, [r2, #16]
 800c64e:	e79d      	b.n	800c58c <__mdiff+0x34>
 800c650:	f854 1b04 	ldr.w	r1, [r4], #4
 800c654:	46e6      	mov	lr, ip
 800c656:	0c08      	lsrs	r0, r1, #16
 800c658:	fa1c fc81 	uxtah	ip, ip, r1
 800c65c:	4471      	add	r1, lr
 800c65e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c662:	b289      	uxth	r1, r1
 800c664:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c668:	f846 1b04 	str.w	r1, [r6], #4
 800c66c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c670:	e7dd      	b.n	800c62e <__mdiff+0xd6>
 800c672:	3f01      	subs	r7, #1
 800c674:	e7e7      	b.n	800c646 <__mdiff+0xee>
 800c676:	bf00      	nop
 800c678:	0800e780 	.word	0x0800e780
 800c67c:	0800e791 	.word	0x0800e791

0800c680 <__d2b>:
 800c680:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c684:	460f      	mov	r7, r1
 800c686:	2101      	movs	r1, #1
 800c688:	ec59 8b10 	vmov	r8, r9, d0
 800c68c:	4616      	mov	r6, r2
 800c68e:	f7ff fcd5 	bl	800c03c <_Balloc>
 800c692:	4604      	mov	r4, r0
 800c694:	b930      	cbnz	r0, 800c6a4 <__d2b+0x24>
 800c696:	4602      	mov	r2, r0
 800c698:	4b23      	ldr	r3, [pc, #140]	@ (800c728 <__d2b+0xa8>)
 800c69a:	4824      	ldr	r0, [pc, #144]	@ (800c72c <__d2b+0xac>)
 800c69c:	f240 310f 	movw	r1, #783	@ 0x30f
 800c6a0:	f000 fa72 	bl	800cb88 <__assert_func>
 800c6a4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c6a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c6ac:	b10d      	cbz	r5, 800c6b2 <__d2b+0x32>
 800c6ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c6b2:	9301      	str	r3, [sp, #4]
 800c6b4:	f1b8 0300 	subs.w	r3, r8, #0
 800c6b8:	d023      	beq.n	800c702 <__d2b+0x82>
 800c6ba:	4668      	mov	r0, sp
 800c6bc:	9300      	str	r3, [sp, #0]
 800c6be:	f7ff fd84 	bl	800c1ca <__lo0bits>
 800c6c2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c6c6:	b1d0      	cbz	r0, 800c6fe <__d2b+0x7e>
 800c6c8:	f1c0 0320 	rsb	r3, r0, #32
 800c6cc:	fa02 f303 	lsl.w	r3, r2, r3
 800c6d0:	430b      	orrs	r3, r1
 800c6d2:	40c2      	lsrs	r2, r0
 800c6d4:	6163      	str	r3, [r4, #20]
 800c6d6:	9201      	str	r2, [sp, #4]
 800c6d8:	9b01      	ldr	r3, [sp, #4]
 800c6da:	61a3      	str	r3, [r4, #24]
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	bf0c      	ite	eq
 800c6e0:	2201      	moveq	r2, #1
 800c6e2:	2202      	movne	r2, #2
 800c6e4:	6122      	str	r2, [r4, #16]
 800c6e6:	b1a5      	cbz	r5, 800c712 <__d2b+0x92>
 800c6e8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c6ec:	4405      	add	r5, r0
 800c6ee:	603d      	str	r5, [r7, #0]
 800c6f0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c6f4:	6030      	str	r0, [r6, #0]
 800c6f6:	4620      	mov	r0, r4
 800c6f8:	b003      	add	sp, #12
 800c6fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c6fe:	6161      	str	r1, [r4, #20]
 800c700:	e7ea      	b.n	800c6d8 <__d2b+0x58>
 800c702:	a801      	add	r0, sp, #4
 800c704:	f7ff fd61 	bl	800c1ca <__lo0bits>
 800c708:	9b01      	ldr	r3, [sp, #4]
 800c70a:	6163      	str	r3, [r4, #20]
 800c70c:	3020      	adds	r0, #32
 800c70e:	2201      	movs	r2, #1
 800c710:	e7e8      	b.n	800c6e4 <__d2b+0x64>
 800c712:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c716:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c71a:	6038      	str	r0, [r7, #0]
 800c71c:	6918      	ldr	r0, [r3, #16]
 800c71e:	f7ff fd35 	bl	800c18c <__hi0bits>
 800c722:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c726:	e7e5      	b.n	800c6f4 <__d2b+0x74>
 800c728:	0800e780 	.word	0x0800e780
 800c72c:	0800e791 	.word	0x0800e791

0800c730 <__ssputs_r>:
 800c730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c734:	688e      	ldr	r6, [r1, #8]
 800c736:	461f      	mov	r7, r3
 800c738:	42be      	cmp	r6, r7
 800c73a:	680b      	ldr	r3, [r1, #0]
 800c73c:	4682      	mov	sl, r0
 800c73e:	460c      	mov	r4, r1
 800c740:	4690      	mov	r8, r2
 800c742:	d82d      	bhi.n	800c7a0 <__ssputs_r+0x70>
 800c744:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c748:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c74c:	d026      	beq.n	800c79c <__ssputs_r+0x6c>
 800c74e:	6965      	ldr	r5, [r4, #20]
 800c750:	6909      	ldr	r1, [r1, #16]
 800c752:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c756:	eba3 0901 	sub.w	r9, r3, r1
 800c75a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c75e:	1c7b      	adds	r3, r7, #1
 800c760:	444b      	add	r3, r9
 800c762:	106d      	asrs	r5, r5, #1
 800c764:	429d      	cmp	r5, r3
 800c766:	bf38      	it	cc
 800c768:	461d      	movcc	r5, r3
 800c76a:	0553      	lsls	r3, r2, #21
 800c76c:	d527      	bpl.n	800c7be <__ssputs_r+0x8e>
 800c76e:	4629      	mov	r1, r5
 800c770:	f7fd ff12 	bl	800a598 <_malloc_r>
 800c774:	4606      	mov	r6, r0
 800c776:	b360      	cbz	r0, 800c7d2 <__ssputs_r+0xa2>
 800c778:	6921      	ldr	r1, [r4, #16]
 800c77a:	464a      	mov	r2, r9
 800c77c:	f000 f9f6 	bl	800cb6c <memcpy>
 800c780:	89a3      	ldrh	r3, [r4, #12]
 800c782:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c786:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c78a:	81a3      	strh	r3, [r4, #12]
 800c78c:	6126      	str	r6, [r4, #16]
 800c78e:	6165      	str	r5, [r4, #20]
 800c790:	444e      	add	r6, r9
 800c792:	eba5 0509 	sub.w	r5, r5, r9
 800c796:	6026      	str	r6, [r4, #0]
 800c798:	60a5      	str	r5, [r4, #8]
 800c79a:	463e      	mov	r6, r7
 800c79c:	42be      	cmp	r6, r7
 800c79e:	d900      	bls.n	800c7a2 <__ssputs_r+0x72>
 800c7a0:	463e      	mov	r6, r7
 800c7a2:	6820      	ldr	r0, [r4, #0]
 800c7a4:	4632      	mov	r2, r6
 800c7a6:	4641      	mov	r1, r8
 800c7a8:	f000 f9c6 	bl	800cb38 <memmove>
 800c7ac:	68a3      	ldr	r3, [r4, #8]
 800c7ae:	1b9b      	subs	r3, r3, r6
 800c7b0:	60a3      	str	r3, [r4, #8]
 800c7b2:	6823      	ldr	r3, [r4, #0]
 800c7b4:	4433      	add	r3, r6
 800c7b6:	6023      	str	r3, [r4, #0]
 800c7b8:	2000      	movs	r0, #0
 800c7ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7be:	462a      	mov	r2, r5
 800c7c0:	f000 fa26 	bl	800cc10 <_realloc_r>
 800c7c4:	4606      	mov	r6, r0
 800c7c6:	2800      	cmp	r0, #0
 800c7c8:	d1e0      	bne.n	800c78c <__ssputs_r+0x5c>
 800c7ca:	6921      	ldr	r1, [r4, #16]
 800c7cc:	4650      	mov	r0, sl
 800c7ce:	f7ff fbeb 	bl	800bfa8 <_free_r>
 800c7d2:	230c      	movs	r3, #12
 800c7d4:	f8ca 3000 	str.w	r3, [sl]
 800c7d8:	89a3      	ldrh	r3, [r4, #12]
 800c7da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c7de:	81a3      	strh	r3, [r4, #12]
 800c7e0:	f04f 30ff 	mov.w	r0, #4294967295
 800c7e4:	e7e9      	b.n	800c7ba <__ssputs_r+0x8a>
	...

0800c7e8 <_svfiprintf_r>:
 800c7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7ec:	4698      	mov	r8, r3
 800c7ee:	898b      	ldrh	r3, [r1, #12]
 800c7f0:	061b      	lsls	r3, r3, #24
 800c7f2:	b09d      	sub	sp, #116	@ 0x74
 800c7f4:	4607      	mov	r7, r0
 800c7f6:	460d      	mov	r5, r1
 800c7f8:	4614      	mov	r4, r2
 800c7fa:	d510      	bpl.n	800c81e <_svfiprintf_r+0x36>
 800c7fc:	690b      	ldr	r3, [r1, #16]
 800c7fe:	b973      	cbnz	r3, 800c81e <_svfiprintf_r+0x36>
 800c800:	2140      	movs	r1, #64	@ 0x40
 800c802:	f7fd fec9 	bl	800a598 <_malloc_r>
 800c806:	6028      	str	r0, [r5, #0]
 800c808:	6128      	str	r0, [r5, #16]
 800c80a:	b930      	cbnz	r0, 800c81a <_svfiprintf_r+0x32>
 800c80c:	230c      	movs	r3, #12
 800c80e:	603b      	str	r3, [r7, #0]
 800c810:	f04f 30ff 	mov.w	r0, #4294967295
 800c814:	b01d      	add	sp, #116	@ 0x74
 800c816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c81a:	2340      	movs	r3, #64	@ 0x40
 800c81c:	616b      	str	r3, [r5, #20]
 800c81e:	2300      	movs	r3, #0
 800c820:	9309      	str	r3, [sp, #36]	@ 0x24
 800c822:	2320      	movs	r3, #32
 800c824:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c828:	f8cd 800c 	str.w	r8, [sp, #12]
 800c82c:	2330      	movs	r3, #48	@ 0x30
 800c82e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c9cc <_svfiprintf_r+0x1e4>
 800c832:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c836:	f04f 0901 	mov.w	r9, #1
 800c83a:	4623      	mov	r3, r4
 800c83c:	469a      	mov	sl, r3
 800c83e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c842:	b10a      	cbz	r2, 800c848 <_svfiprintf_r+0x60>
 800c844:	2a25      	cmp	r2, #37	@ 0x25
 800c846:	d1f9      	bne.n	800c83c <_svfiprintf_r+0x54>
 800c848:	ebba 0b04 	subs.w	fp, sl, r4
 800c84c:	d00b      	beq.n	800c866 <_svfiprintf_r+0x7e>
 800c84e:	465b      	mov	r3, fp
 800c850:	4622      	mov	r2, r4
 800c852:	4629      	mov	r1, r5
 800c854:	4638      	mov	r0, r7
 800c856:	f7ff ff6b 	bl	800c730 <__ssputs_r>
 800c85a:	3001      	adds	r0, #1
 800c85c:	f000 80a7 	beq.w	800c9ae <_svfiprintf_r+0x1c6>
 800c860:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c862:	445a      	add	r2, fp
 800c864:	9209      	str	r2, [sp, #36]	@ 0x24
 800c866:	f89a 3000 	ldrb.w	r3, [sl]
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	f000 809f 	beq.w	800c9ae <_svfiprintf_r+0x1c6>
 800c870:	2300      	movs	r3, #0
 800c872:	f04f 32ff 	mov.w	r2, #4294967295
 800c876:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c87a:	f10a 0a01 	add.w	sl, sl, #1
 800c87e:	9304      	str	r3, [sp, #16]
 800c880:	9307      	str	r3, [sp, #28]
 800c882:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c886:	931a      	str	r3, [sp, #104]	@ 0x68
 800c888:	4654      	mov	r4, sl
 800c88a:	2205      	movs	r2, #5
 800c88c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c890:	484e      	ldr	r0, [pc, #312]	@ (800c9cc <_svfiprintf_r+0x1e4>)
 800c892:	f7f3 fc9d 	bl	80001d0 <memchr>
 800c896:	9a04      	ldr	r2, [sp, #16]
 800c898:	b9d8      	cbnz	r0, 800c8d2 <_svfiprintf_r+0xea>
 800c89a:	06d0      	lsls	r0, r2, #27
 800c89c:	bf44      	itt	mi
 800c89e:	2320      	movmi	r3, #32
 800c8a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c8a4:	0711      	lsls	r1, r2, #28
 800c8a6:	bf44      	itt	mi
 800c8a8:	232b      	movmi	r3, #43	@ 0x2b
 800c8aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c8ae:	f89a 3000 	ldrb.w	r3, [sl]
 800c8b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800c8b4:	d015      	beq.n	800c8e2 <_svfiprintf_r+0xfa>
 800c8b6:	9a07      	ldr	r2, [sp, #28]
 800c8b8:	4654      	mov	r4, sl
 800c8ba:	2000      	movs	r0, #0
 800c8bc:	f04f 0c0a 	mov.w	ip, #10
 800c8c0:	4621      	mov	r1, r4
 800c8c2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c8c6:	3b30      	subs	r3, #48	@ 0x30
 800c8c8:	2b09      	cmp	r3, #9
 800c8ca:	d94b      	bls.n	800c964 <_svfiprintf_r+0x17c>
 800c8cc:	b1b0      	cbz	r0, 800c8fc <_svfiprintf_r+0x114>
 800c8ce:	9207      	str	r2, [sp, #28]
 800c8d0:	e014      	b.n	800c8fc <_svfiprintf_r+0x114>
 800c8d2:	eba0 0308 	sub.w	r3, r0, r8
 800c8d6:	fa09 f303 	lsl.w	r3, r9, r3
 800c8da:	4313      	orrs	r3, r2
 800c8dc:	9304      	str	r3, [sp, #16]
 800c8de:	46a2      	mov	sl, r4
 800c8e0:	e7d2      	b.n	800c888 <_svfiprintf_r+0xa0>
 800c8e2:	9b03      	ldr	r3, [sp, #12]
 800c8e4:	1d19      	adds	r1, r3, #4
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	9103      	str	r1, [sp, #12]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	bfbb      	ittet	lt
 800c8ee:	425b      	neglt	r3, r3
 800c8f0:	f042 0202 	orrlt.w	r2, r2, #2
 800c8f4:	9307      	strge	r3, [sp, #28]
 800c8f6:	9307      	strlt	r3, [sp, #28]
 800c8f8:	bfb8      	it	lt
 800c8fa:	9204      	strlt	r2, [sp, #16]
 800c8fc:	7823      	ldrb	r3, [r4, #0]
 800c8fe:	2b2e      	cmp	r3, #46	@ 0x2e
 800c900:	d10a      	bne.n	800c918 <_svfiprintf_r+0x130>
 800c902:	7863      	ldrb	r3, [r4, #1]
 800c904:	2b2a      	cmp	r3, #42	@ 0x2a
 800c906:	d132      	bne.n	800c96e <_svfiprintf_r+0x186>
 800c908:	9b03      	ldr	r3, [sp, #12]
 800c90a:	1d1a      	adds	r2, r3, #4
 800c90c:	681b      	ldr	r3, [r3, #0]
 800c90e:	9203      	str	r2, [sp, #12]
 800c910:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c914:	3402      	adds	r4, #2
 800c916:	9305      	str	r3, [sp, #20]
 800c918:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c9dc <_svfiprintf_r+0x1f4>
 800c91c:	7821      	ldrb	r1, [r4, #0]
 800c91e:	2203      	movs	r2, #3
 800c920:	4650      	mov	r0, sl
 800c922:	f7f3 fc55 	bl	80001d0 <memchr>
 800c926:	b138      	cbz	r0, 800c938 <_svfiprintf_r+0x150>
 800c928:	9b04      	ldr	r3, [sp, #16]
 800c92a:	eba0 000a 	sub.w	r0, r0, sl
 800c92e:	2240      	movs	r2, #64	@ 0x40
 800c930:	4082      	lsls	r2, r0
 800c932:	4313      	orrs	r3, r2
 800c934:	3401      	adds	r4, #1
 800c936:	9304      	str	r3, [sp, #16]
 800c938:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c93c:	4824      	ldr	r0, [pc, #144]	@ (800c9d0 <_svfiprintf_r+0x1e8>)
 800c93e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c942:	2206      	movs	r2, #6
 800c944:	f7f3 fc44 	bl	80001d0 <memchr>
 800c948:	2800      	cmp	r0, #0
 800c94a:	d036      	beq.n	800c9ba <_svfiprintf_r+0x1d2>
 800c94c:	4b21      	ldr	r3, [pc, #132]	@ (800c9d4 <_svfiprintf_r+0x1ec>)
 800c94e:	bb1b      	cbnz	r3, 800c998 <_svfiprintf_r+0x1b0>
 800c950:	9b03      	ldr	r3, [sp, #12]
 800c952:	3307      	adds	r3, #7
 800c954:	f023 0307 	bic.w	r3, r3, #7
 800c958:	3308      	adds	r3, #8
 800c95a:	9303      	str	r3, [sp, #12]
 800c95c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c95e:	4433      	add	r3, r6
 800c960:	9309      	str	r3, [sp, #36]	@ 0x24
 800c962:	e76a      	b.n	800c83a <_svfiprintf_r+0x52>
 800c964:	fb0c 3202 	mla	r2, ip, r2, r3
 800c968:	460c      	mov	r4, r1
 800c96a:	2001      	movs	r0, #1
 800c96c:	e7a8      	b.n	800c8c0 <_svfiprintf_r+0xd8>
 800c96e:	2300      	movs	r3, #0
 800c970:	3401      	adds	r4, #1
 800c972:	9305      	str	r3, [sp, #20]
 800c974:	4619      	mov	r1, r3
 800c976:	f04f 0c0a 	mov.w	ip, #10
 800c97a:	4620      	mov	r0, r4
 800c97c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c980:	3a30      	subs	r2, #48	@ 0x30
 800c982:	2a09      	cmp	r2, #9
 800c984:	d903      	bls.n	800c98e <_svfiprintf_r+0x1a6>
 800c986:	2b00      	cmp	r3, #0
 800c988:	d0c6      	beq.n	800c918 <_svfiprintf_r+0x130>
 800c98a:	9105      	str	r1, [sp, #20]
 800c98c:	e7c4      	b.n	800c918 <_svfiprintf_r+0x130>
 800c98e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c992:	4604      	mov	r4, r0
 800c994:	2301      	movs	r3, #1
 800c996:	e7f0      	b.n	800c97a <_svfiprintf_r+0x192>
 800c998:	ab03      	add	r3, sp, #12
 800c99a:	9300      	str	r3, [sp, #0]
 800c99c:	462a      	mov	r2, r5
 800c99e:	4b0e      	ldr	r3, [pc, #56]	@ (800c9d8 <_svfiprintf_r+0x1f0>)
 800c9a0:	a904      	add	r1, sp, #16
 800c9a2:	4638      	mov	r0, r7
 800c9a4:	f7fd ff24 	bl	800a7f0 <_printf_float>
 800c9a8:	1c42      	adds	r2, r0, #1
 800c9aa:	4606      	mov	r6, r0
 800c9ac:	d1d6      	bne.n	800c95c <_svfiprintf_r+0x174>
 800c9ae:	89ab      	ldrh	r3, [r5, #12]
 800c9b0:	065b      	lsls	r3, r3, #25
 800c9b2:	f53f af2d 	bmi.w	800c810 <_svfiprintf_r+0x28>
 800c9b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c9b8:	e72c      	b.n	800c814 <_svfiprintf_r+0x2c>
 800c9ba:	ab03      	add	r3, sp, #12
 800c9bc:	9300      	str	r3, [sp, #0]
 800c9be:	462a      	mov	r2, r5
 800c9c0:	4b05      	ldr	r3, [pc, #20]	@ (800c9d8 <_svfiprintf_r+0x1f0>)
 800c9c2:	a904      	add	r1, sp, #16
 800c9c4:	4638      	mov	r0, r7
 800c9c6:	f7fe f9ab 	bl	800ad20 <_printf_i>
 800c9ca:	e7ed      	b.n	800c9a8 <_svfiprintf_r+0x1c0>
 800c9cc:	0800e7ea 	.word	0x0800e7ea
 800c9d0:	0800e7f4 	.word	0x0800e7f4
 800c9d4:	0800a7f1 	.word	0x0800a7f1
 800c9d8:	0800c731 	.word	0x0800c731
 800c9dc:	0800e7f0 	.word	0x0800e7f0

0800c9e0 <__sflush_r>:
 800c9e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c9e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9e8:	0716      	lsls	r6, r2, #28
 800c9ea:	4605      	mov	r5, r0
 800c9ec:	460c      	mov	r4, r1
 800c9ee:	d454      	bmi.n	800ca9a <__sflush_r+0xba>
 800c9f0:	684b      	ldr	r3, [r1, #4]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	dc02      	bgt.n	800c9fc <__sflush_r+0x1c>
 800c9f6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	dd48      	ble.n	800ca8e <__sflush_r+0xae>
 800c9fc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c9fe:	2e00      	cmp	r6, #0
 800ca00:	d045      	beq.n	800ca8e <__sflush_r+0xae>
 800ca02:	2300      	movs	r3, #0
 800ca04:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ca08:	682f      	ldr	r7, [r5, #0]
 800ca0a:	6a21      	ldr	r1, [r4, #32]
 800ca0c:	602b      	str	r3, [r5, #0]
 800ca0e:	d030      	beq.n	800ca72 <__sflush_r+0x92>
 800ca10:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ca12:	89a3      	ldrh	r3, [r4, #12]
 800ca14:	0759      	lsls	r1, r3, #29
 800ca16:	d505      	bpl.n	800ca24 <__sflush_r+0x44>
 800ca18:	6863      	ldr	r3, [r4, #4]
 800ca1a:	1ad2      	subs	r2, r2, r3
 800ca1c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ca1e:	b10b      	cbz	r3, 800ca24 <__sflush_r+0x44>
 800ca20:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ca22:	1ad2      	subs	r2, r2, r3
 800ca24:	2300      	movs	r3, #0
 800ca26:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ca28:	6a21      	ldr	r1, [r4, #32]
 800ca2a:	4628      	mov	r0, r5
 800ca2c:	47b0      	blx	r6
 800ca2e:	1c43      	adds	r3, r0, #1
 800ca30:	89a3      	ldrh	r3, [r4, #12]
 800ca32:	d106      	bne.n	800ca42 <__sflush_r+0x62>
 800ca34:	6829      	ldr	r1, [r5, #0]
 800ca36:	291d      	cmp	r1, #29
 800ca38:	d82b      	bhi.n	800ca92 <__sflush_r+0xb2>
 800ca3a:	4a2a      	ldr	r2, [pc, #168]	@ (800cae4 <__sflush_r+0x104>)
 800ca3c:	40ca      	lsrs	r2, r1
 800ca3e:	07d6      	lsls	r6, r2, #31
 800ca40:	d527      	bpl.n	800ca92 <__sflush_r+0xb2>
 800ca42:	2200      	movs	r2, #0
 800ca44:	6062      	str	r2, [r4, #4]
 800ca46:	04d9      	lsls	r1, r3, #19
 800ca48:	6922      	ldr	r2, [r4, #16]
 800ca4a:	6022      	str	r2, [r4, #0]
 800ca4c:	d504      	bpl.n	800ca58 <__sflush_r+0x78>
 800ca4e:	1c42      	adds	r2, r0, #1
 800ca50:	d101      	bne.n	800ca56 <__sflush_r+0x76>
 800ca52:	682b      	ldr	r3, [r5, #0]
 800ca54:	b903      	cbnz	r3, 800ca58 <__sflush_r+0x78>
 800ca56:	6560      	str	r0, [r4, #84]	@ 0x54
 800ca58:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ca5a:	602f      	str	r7, [r5, #0]
 800ca5c:	b1b9      	cbz	r1, 800ca8e <__sflush_r+0xae>
 800ca5e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ca62:	4299      	cmp	r1, r3
 800ca64:	d002      	beq.n	800ca6c <__sflush_r+0x8c>
 800ca66:	4628      	mov	r0, r5
 800ca68:	f7ff fa9e 	bl	800bfa8 <_free_r>
 800ca6c:	2300      	movs	r3, #0
 800ca6e:	6363      	str	r3, [r4, #52]	@ 0x34
 800ca70:	e00d      	b.n	800ca8e <__sflush_r+0xae>
 800ca72:	2301      	movs	r3, #1
 800ca74:	4628      	mov	r0, r5
 800ca76:	47b0      	blx	r6
 800ca78:	4602      	mov	r2, r0
 800ca7a:	1c50      	adds	r0, r2, #1
 800ca7c:	d1c9      	bne.n	800ca12 <__sflush_r+0x32>
 800ca7e:	682b      	ldr	r3, [r5, #0]
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d0c6      	beq.n	800ca12 <__sflush_r+0x32>
 800ca84:	2b1d      	cmp	r3, #29
 800ca86:	d001      	beq.n	800ca8c <__sflush_r+0xac>
 800ca88:	2b16      	cmp	r3, #22
 800ca8a:	d11e      	bne.n	800caca <__sflush_r+0xea>
 800ca8c:	602f      	str	r7, [r5, #0]
 800ca8e:	2000      	movs	r0, #0
 800ca90:	e022      	b.n	800cad8 <__sflush_r+0xf8>
 800ca92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ca96:	b21b      	sxth	r3, r3
 800ca98:	e01b      	b.n	800cad2 <__sflush_r+0xf2>
 800ca9a:	690f      	ldr	r7, [r1, #16]
 800ca9c:	2f00      	cmp	r7, #0
 800ca9e:	d0f6      	beq.n	800ca8e <__sflush_r+0xae>
 800caa0:	0793      	lsls	r3, r2, #30
 800caa2:	680e      	ldr	r6, [r1, #0]
 800caa4:	bf08      	it	eq
 800caa6:	694b      	ldreq	r3, [r1, #20]
 800caa8:	600f      	str	r7, [r1, #0]
 800caaa:	bf18      	it	ne
 800caac:	2300      	movne	r3, #0
 800caae:	eba6 0807 	sub.w	r8, r6, r7
 800cab2:	608b      	str	r3, [r1, #8]
 800cab4:	f1b8 0f00 	cmp.w	r8, #0
 800cab8:	dde9      	ble.n	800ca8e <__sflush_r+0xae>
 800caba:	6a21      	ldr	r1, [r4, #32]
 800cabc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cabe:	4643      	mov	r3, r8
 800cac0:	463a      	mov	r2, r7
 800cac2:	4628      	mov	r0, r5
 800cac4:	47b0      	blx	r6
 800cac6:	2800      	cmp	r0, #0
 800cac8:	dc08      	bgt.n	800cadc <__sflush_r+0xfc>
 800caca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cace:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cad2:	81a3      	strh	r3, [r4, #12]
 800cad4:	f04f 30ff 	mov.w	r0, #4294967295
 800cad8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cadc:	4407      	add	r7, r0
 800cade:	eba8 0800 	sub.w	r8, r8, r0
 800cae2:	e7e7      	b.n	800cab4 <__sflush_r+0xd4>
 800cae4:	20400001 	.word	0x20400001

0800cae8 <_fflush_r>:
 800cae8:	b538      	push	{r3, r4, r5, lr}
 800caea:	690b      	ldr	r3, [r1, #16]
 800caec:	4605      	mov	r5, r0
 800caee:	460c      	mov	r4, r1
 800caf0:	b913      	cbnz	r3, 800caf8 <_fflush_r+0x10>
 800caf2:	2500      	movs	r5, #0
 800caf4:	4628      	mov	r0, r5
 800caf6:	bd38      	pop	{r3, r4, r5, pc}
 800caf8:	b118      	cbz	r0, 800cb02 <_fflush_r+0x1a>
 800cafa:	6a03      	ldr	r3, [r0, #32]
 800cafc:	b90b      	cbnz	r3, 800cb02 <_fflush_r+0x1a>
 800cafe:	f7fe fab9 	bl	800b074 <__sinit>
 800cb02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d0f3      	beq.n	800caf2 <_fflush_r+0xa>
 800cb0a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cb0c:	07d0      	lsls	r0, r2, #31
 800cb0e:	d404      	bmi.n	800cb1a <_fflush_r+0x32>
 800cb10:	0599      	lsls	r1, r3, #22
 800cb12:	d402      	bmi.n	800cb1a <_fflush_r+0x32>
 800cb14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb16:	f7fe fbea 	bl	800b2ee <__retarget_lock_acquire_recursive>
 800cb1a:	4628      	mov	r0, r5
 800cb1c:	4621      	mov	r1, r4
 800cb1e:	f7ff ff5f 	bl	800c9e0 <__sflush_r>
 800cb22:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cb24:	07da      	lsls	r2, r3, #31
 800cb26:	4605      	mov	r5, r0
 800cb28:	d4e4      	bmi.n	800caf4 <_fflush_r+0xc>
 800cb2a:	89a3      	ldrh	r3, [r4, #12]
 800cb2c:	059b      	lsls	r3, r3, #22
 800cb2e:	d4e1      	bmi.n	800caf4 <_fflush_r+0xc>
 800cb30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cb32:	f7fe fbdd 	bl	800b2f0 <__retarget_lock_release_recursive>
 800cb36:	e7dd      	b.n	800caf4 <_fflush_r+0xc>

0800cb38 <memmove>:
 800cb38:	4288      	cmp	r0, r1
 800cb3a:	b510      	push	{r4, lr}
 800cb3c:	eb01 0402 	add.w	r4, r1, r2
 800cb40:	d902      	bls.n	800cb48 <memmove+0x10>
 800cb42:	4284      	cmp	r4, r0
 800cb44:	4623      	mov	r3, r4
 800cb46:	d807      	bhi.n	800cb58 <memmove+0x20>
 800cb48:	1e43      	subs	r3, r0, #1
 800cb4a:	42a1      	cmp	r1, r4
 800cb4c:	d008      	beq.n	800cb60 <memmove+0x28>
 800cb4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cb52:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cb56:	e7f8      	b.n	800cb4a <memmove+0x12>
 800cb58:	4402      	add	r2, r0
 800cb5a:	4601      	mov	r1, r0
 800cb5c:	428a      	cmp	r2, r1
 800cb5e:	d100      	bne.n	800cb62 <memmove+0x2a>
 800cb60:	bd10      	pop	{r4, pc}
 800cb62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cb66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cb6a:	e7f7      	b.n	800cb5c <memmove+0x24>

0800cb6c <memcpy>:
 800cb6c:	440a      	add	r2, r1
 800cb6e:	4291      	cmp	r1, r2
 800cb70:	f100 33ff 	add.w	r3, r0, #4294967295
 800cb74:	d100      	bne.n	800cb78 <memcpy+0xc>
 800cb76:	4770      	bx	lr
 800cb78:	b510      	push	{r4, lr}
 800cb7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cb7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cb82:	4291      	cmp	r1, r2
 800cb84:	d1f9      	bne.n	800cb7a <memcpy+0xe>
 800cb86:	bd10      	pop	{r4, pc}

0800cb88 <__assert_func>:
 800cb88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cb8a:	4614      	mov	r4, r2
 800cb8c:	461a      	mov	r2, r3
 800cb8e:	4b09      	ldr	r3, [pc, #36]	@ (800cbb4 <__assert_func+0x2c>)
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	4605      	mov	r5, r0
 800cb94:	68d8      	ldr	r0, [r3, #12]
 800cb96:	b14c      	cbz	r4, 800cbac <__assert_func+0x24>
 800cb98:	4b07      	ldr	r3, [pc, #28]	@ (800cbb8 <__assert_func+0x30>)
 800cb9a:	9100      	str	r1, [sp, #0]
 800cb9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cba0:	4906      	ldr	r1, [pc, #24]	@ (800cbbc <__assert_func+0x34>)
 800cba2:	462b      	mov	r3, r5
 800cba4:	f000 f870 	bl	800cc88 <fiprintf>
 800cba8:	f000 f880 	bl	800ccac <abort>
 800cbac:	4b04      	ldr	r3, [pc, #16]	@ (800cbc0 <__assert_func+0x38>)
 800cbae:	461c      	mov	r4, r3
 800cbb0:	e7f3      	b.n	800cb9a <__assert_func+0x12>
 800cbb2:	bf00      	nop
 800cbb4:	2000003c 	.word	0x2000003c
 800cbb8:	0800e805 	.word	0x0800e805
 800cbbc:	0800e812 	.word	0x0800e812
 800cbc0:	0800e840 	.word	0x0800e840

0800cbc4 <_calloc_r>:
 800cbc4:	b570      	push	{r4, r5, r6, lr}
 800cbc6:	fba1 5402 	umull	r5, r4, r1, r2
 800cbca:	b934      	cbnz	r4, 800cbda <_calloc_r+0x16>
 800cbcc:	4629      	mov	r1, r5
 800cbce:	f7fd fce3 	bl	800a598 <_malloc_r>
 800cbd2:	4606      	mov	r6, r0
 800cbd4:	b928      	cbnz	r0, 800cbe2 <_calloc_r+0x1e>
 800cbd6:	4630      	mov	r0, r6
 800cbd8:	bd70      	pop	{r4, r5, r6, pc}
 800cbda:	220c      	movs	r2, #12
 800cbdc:	6002      	str	r2, [r0, #0]
 800cbde:	2600      	movs	r6, #0
 800cbe0:	e7f9      	b.n	800cbd6 <_calloc_r+0x12>
 800cbe2:	462a      	mov	r2, r5
 800cbe4:	4621      	mov	r1, r4
 800cbe6:	f7fe faf4 	bl	800b1d2 <memset>
 800cbea:	e7f4      	b.n	800cbd6 <_calloc_r+0x12>

0800cbec <__ascii_mbtowc>:
 800cbec:	b082      	sub	sp, #8
 800cbee:	b901      	cbnz	r1, 800cbf2 <__ascii_mbtowc+0x6>
 800cbf0:	a901      	add	r1, sp, #4
 800cbf2:	b142      	cbz	r2, 800cc06 <__ascii_mbtowc+0x1a>
 800cbf4:	b14b      	cbz	r3, 800cc0a <__ascii_mbtowc+0x1e>
 800cbf6:	7813      	ldrb	r3, [r2, #0]
 800cbf8:	600b      	str	r3, [r1, #0]
 800cbfa:	7812      	ldrb	r2, [r2, #0]
 800cbfc:	1e10      	subs	r0, r2, #0
 800cbfe:	bf18      	it	ne
 800cc00:	2001      	movne	r0, #1
 800cc02:	b002      	add	sp, #8
 800cc04:	4770      	bx	lr
 800cc06:	4610      	mov	r0, r2
 800cc08:	e7fb      	b.n	800cc02 <__ascii_mbtowc+0x16>
 800cc0a:	f06f 0001 	mvn.w	r0, #1
 800cc0e:	e7f8      	b.n	800cc02 <__ascii_mbtowc+0x16>

0800cc10 <_realloc_r>:
 800cc10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc14:	4607      	mov	r7, r0
 800cc16:	4614      	mov	r4, r2
 800cc18:	460d      	mov	r5, r1
 800cc1a:	b921      	cbnz	r1, 800cc26 <_realloc_r+0x16>
 800cc1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cc20:	4611      	mov	r1, r2
 800cc22:	f7fd bcb9 	b.w	800a598 <_malloc_r>
 800cc26:	b92a      	cbnz	r2, 800cc34 <_realloc_r+0x24>
 800cc28:	f7ff f9be 	bl	800bfa8 <_free_r>
 800cc2c:	4625      	mov	r5, r4
 800cc2e:	4628      	mov	r0, r5
 800cc30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc34:	f000 f841 	bl	800ccba <_malloc_usable_size_r>
 800cc38:	4284      	cmp	r4, r0
 800cc3a:	4606      	mov	r6, r0
 800cc3c:	d802      	bhi.n	800cc44 <_realloc_r+0x34>
 800cc3e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cc42:	d8f4      	bhi.n	800cc2e <_realloc_r+0x1e>
 800cc44:	4621      	mov	r1, r4
 800cc46:	4638      	mov	r0, r7
 800cc48:	f7fd fca6 	bl	800a598 <_malloc_r>
 800cc4c:	4680      	mov	r8, r0
 800cc4e:	b908      	cbnz	r0, 800cc54 <_realloc_r+0x44>
 800cc50:	4645      	mov	r5, r8
 800cc52:	e7ec      	b.n	800cc2e <_realloc_r+0x1e>
 800cc54:	42b4      	cmp	r4, r6
 800cc56:	4622      	mov	r2, r4
 800cc58:	4629      	mov	r1, r5
 800cc5a:	bf28      	it	cs
 800cc5c:	4632      	movcs	r2, r6
 800cc5e:	f7ff ff85 	bl	800cb6c <memcpy>
 800cc62:	4629      	mov	r1, r5
 800cc64:	4638      	mov	r0, r7
 800cc66:	f7ff f99f 	bl	800bfa8 <_free_r>
 800cc6a:	e7f1      	b.n	800cc50 <_realloc_r+0x40>

0800cc6c <__ascii_wctomb>:
 800cc6c:	4603      	mov	r3, r0
 800cc6e:	4608      	mov	r0, r1
 800cc70:	b141      	cbz	r1, 800cc84 <__ascii_wctomb+0x18>
 800cc72:	2aff      	cmp	r2, #255	@ 0xff
 800cc74:	d904      	bls.n	800cc80 <__ascii_wctomb+0x14>
 800cc76:	228a      	movs	r2, #138	@ 0x8a
 800cc78:	601a      	str	r2, [r3, #0]
 800cc7a:	f04f 30ff 	mov.w	r0, #4294967295
 800cc7e:	4770      	bx	lr
 800cc80:	700a      	strb	r2, [r1, #0]
 800cc82:	2001      	movs	r0, #1
 800cc84:	4770      	bx	lr
	...

0800cc88 <fiprintf>:
 800cc88:	b40e      	push	{r1, r2, r3}
 800cc8a:	b503      	push	{r0, r1, lr}
 800cc8c:	4601      	mov	r1, r0
 800cc8e:	ab03      	add	r3, sp, #12
 800cc90:	4805      	ldr	r0, [pc, #20]	@ (800cca8 <fiprintf+0x20>)
 800cc92:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc96:	6800      	ldr	r0, [r0, #0]
 800cc98:	9301      	str	r3, [sp, #4]
 800cc9a:	f000 f83f 	bl	800cd1c <_vfiprintf_r>
 800cc9e:	b002      	add	sp, #8
 800cca0:	f85d eb04 	ldr.w	lr, [sp], #4
 800cca4:	b003      	add	sp, #12
 800cca6:	4770      	bx	lr
 800cca8:	2000003c 	.word	0x2000003c

0800ccac <abort>:
 800ccac:	b508      	push	{r3, lr}
 800ccae:	2006      	movs	r0, #6
 800ccb0:	f000 fa08 	bl	800d0c4 <raise>
 800ccb4:	2001      	movs	r0, #1
 800ccb6:	f7f5 f9a7 	bl	8002008 <_exit>

0800ccba <_malloc_usable_size_r>:
 800ccba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ccbe:	1f18      	subs	r0, r3, #4
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	bfbc      	itt	lt
 800ccc4:	580b      	ldrlt	r3, [r1, r0]
 800ccc6:	18c0      	addlt	r0, r0, r3
 800ccc8:	4770      	bx	lr

0800ccca <__sfputc_r>:
 800ccca:	6893      	ldr	r3, [r2, #8]
 800cccc:	3b01      	subs	r3, #1
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	b410      	push	{r4}
 800ccd2:	6093      	str	r3, [r2, #8]
 800ccd4:	da08      	bge.n	800cce8 <__sfputc_r+0x1e>
 800ccd6:	6994      	ldr	r4, [r2, #24]
 800ccd8:	42a3      	cmp	r3, r4
 800ccda:	db01      	blt.n	800cce0 <__sfputc_r+0x16>
 800ccdc:	290a      	cmp	r1, #10
 800ccde:	d103      	bne.n	800cce8 <__sfputc_r+0x1e>
 800cce0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cce4:	f000 b932 	b.w	800cf4c <__swbuf_r>
 800cce8:	6813      	ldr	r3, [r2, #0]
 800ccea:	1c58      	adds	r0, r3, #1
 800ccec:	6010      	str	r0, [r2, #0]
 800ccee:	7019      	strb	r1, [r3, #0]
 800ccf0:	4608      	mov	r0, r1
 800ccf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ccf6:	4770      	bx	lr

0800ccf8 <__sfputs_r>:
 800ccf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccfa:	4606      	mov	r6, r0
 800ccfc:	460f      	mov	r7, r1
 800ccfe:	4614      	mov	r4, r2
 800cd00:	18d5      	adds	r5, r2, r3
 800cd02:	42ac      	cmp	r4, r5
 800cd04:	d101      	bne.n	800cd0a <__sfputs_r+0x12>
 800cd06:	2000      	movs	r0, #0
 800cd08:	e007      	b.n	800cd1a <__sfputs_r+0x22>
 800cd0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd0e:	463a      	mov	r2, r7
 800cd10:	4630      	mov	r0, r6
 800cd12:	f7ff ffda 	bl	800ccca <__sfputc_r>
 800cd16:	1c43      	adds	r3, r0, #1
 800cd18:	d1f3      	bne.n	800cd02 <__sfputs_r+0xa>
 800cd1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cd1c <_vfiprintf_r>:
 800cd1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd20:	460d      	mov	r5, r1
 800cd22:	b09d      	sub	sp, #116	@ 0x74
 800cd24:	4614      	mov	r4, r2
 800cd26:	4698      	mov	r8, r3
 800cd28:	4606      	mov	r6, r0
 800cd2a:	b118      	cbz	r0, 800cd34 <_vfiprintf_r+0x18>
 800cd2c:	6a03      	ldr	r3, [r0, #32]
 800cd2e:	b90b      	cbnz	r3, 800cd34 <_vfiprintf_r+0x18>
 800cd30:	f7fe f9a0 	bl	800b074 <__sinit>
 800cd34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd36:	07d9      	lsls	r1, r3, #31
 800cd38:	d405      	bmi.n	800cd46 <_vfiprintf_r+0x2a>
 800cd3a:	89ab      	ldrh	r3, [r5, #12]
 800cd3c:	059a      	lsls	r2, r3, #22
 800cd3e:	d402      	bmi.n	800cd46 <_vfiprintf_r+0x2a>
 800cd40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd42:	f7fe fad4 	bl	800b2ee <__retarget_lock_acquire_recursive>
 800cd46:	89ab      	ldrh	r3, [r5, #12]
 800cd48:	071b      	lsls	r3, r3, #28
 800cd4a:	d501      	bpl.n	800cd50 <_vfiprintf_r+0x34>
 800cd4c:	692b      	ldr	r3, [r5, #16]
 800cd4e:	b99b      	cbnz	r3, 800cd78 <_vfiprintf_r+0x5c>
 800cd50:	4629      	mov	r1, r5
 800cd52:	4630      	mov	r0, r6
 800cd54:	f000 f938 	bl	800cfc8 <__swsetup_r>
 800cd58:	b170      	cbz	r0, 800cd78 <_vfiprintf_r+0x5c>
 800cd5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd5c:	07dc      	lsls	r4, r3, #31
 800cd5e:	d504      	bpl.n	800cd6a <_vfiprintf_r+0x4e>
 800cd60:	f04f 30ff 	mov.w	r0, #4294967295
 800cd64:	b01d      	add	sp, #116	@ 0x74
 800cd66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd6a:	89ab      	ldrh	r3, [r5, #12]
 800cd6c:	0598      	lsls	r0, r3, #22
 800cd6e:	d4f7      	bmi.n	800cd60 <_vfiprintf_r+0x44>
 800cd70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd72:	f7fe fabd 	bl	800b2f0 <__retarget_lock_release_recursive>
 800cd76:	e7f3      	b.n	800cd60 <_vfiprintf_r+0x44>
 800cd78:	2300      	movs	r3, #0
 800cd7a:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd7c:	2320      	movs	r3, #32
 800cd7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cd82:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd86:	2330      	movs	r3, #48	@ 0x30
 800cd88:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cf38 <_vfiprintf_r+0x21c>
 800cd8c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cd90:	f04f 0901 	mov.w	r9, #1
 800cd94:	4623      	mov	r3, r4
 800cd96:	469a      	mov	sl, r3
 800cd98:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd9c:	b10a      	cbz	r2, 800cda2 <_vfiprintf_r+0x86>
 800cd9e:	2a25      	cmp	r2, #37	@ 0x25
 800cda0:	d1f9      	bne.n	800cd96 <_vfiprintf_r+0x7a>
 800cda2:	ebba 0b04 	subs.w	fp, sl, r4
 800cda6:	d00b      	beq.n	800cdc0 <_vfiprintf_r+0xa4>
 800cda8:	465b      	mov	r3, fp
 800cdaa:	4622      	mov	r2, r4
 800cdac:	4629      	mov	r1, r5
 800cdae:	4630      	mov	r0, r6
 800cdb0:	f7ff ffa2 	bl	800ccf8 <__sfputs_r>
 800cdb4:	3001      	adds	r0, #1
 800cdb6:	f000 80a7 	beq.w	800cf08 <_vfiprintf_r+0x1ec>
 800cdba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cdbc:	445a      	add	r2, fp
 800cdbe:	9209      	str	r2, [sp, #36]	@ 0x24
 800cdc0:	f89a 3000 	ldrb.w	r3, [sl]
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	f000 809f 	beq.w	800cf08 <_vfiprintf_r+0x1ec>
 800cdca:	2300      	movs	r3, #0
 800cdcc:	f04f 32ff 	mov.w	r2, #4294967295
 800cdd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cdd4:	f10a 0a01 	add.w	sl, sl, #1
 800cdd8:	9304      	str	r3, [sp, #16]
 800cdda:	9307      	str	r3, [sp, #28]
 800cddc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cde0:	931a      	str	r3, [sp, #104]	@ 0x68
 800cde2:	4654      	mov	r4, sl
 800cde4:	2205      	movs	r2, #5
 800cde6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdea:	4853      	ldr	r0, [pc, #332]	@ (800cf38 <_vfiprintf_r+0x21c>)
 800cdec:	f7f3 f9f0 	bl	80001d0 <memchr>
 800cdf0:	9a04      	ldr	r2, [sp, #16]
 800cdf2:	b9d8      	cbnz	r0, 800ce2c <_vfiprintf_r+0x110>
 800cdf4:	06d1      	lsls	r1, r2, #27
 800cdf6:	bf44      	itt	mi
 800cdf8:	2320      	movmi	r3, #32
 800cdfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cdfe:	0713      	lsls	r3, r2, #28
 800ce00:	bf44      	itt	mi
 800ce02:	232b      	movmi	r3, #43	@ 0x2b
 800ce04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce08:	f89a 3000 	ldrb.w	r3, [sl]
 800ce0c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce0e:	d015      	beq.n	800ce3c <_vfiprintf_r+0x120>
 800ce10:	9a07      	ldr	r2, [sp, #28]
 800ce12:	4654      	mov	r4, sl
 800ce14:	2000      	movs	r0, #0
 800ce16:	f04f 0c0a 	mov.w	ip, #10
 800ce1a:	4621      	mov	r1, r4
 800ce1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce20:	3b30      	subs	r3, #48	@ 0x30
 800ce22:	2b09      	cmp	r3, #9
 800ce24:	d94b      	bls.n	800cebe <_vfiprintf_r+0x1a2>
 800ce26:	b1b0      	cbz	r0, 800ce56 <_vfiprintf_r+0x13a>
 800ce28:	9207      	str	r2, [sp, #28]
 800ce2a:	e014      	b.n	800ce56 <_vfiprintf_r+0x13a>
 800ce2c:	eba0 0308 	sub.w	r3, r0, r8
 800ce30:	fa09 f303 	lsl.w	r3, r9, r3
 800ce34:	4313      	orrs	r3, r2
 800ce36:	9304      	str	r3, [sp, #16]
 800ce38:	46a2      	mov	sl, r4
 800ce3a:	e7d2      	b.n	800cde2 <_vfiprintf_r+0xc6>
 800ce3c:	9b03      	ldr	r3, [sp, #12]
 800ce3e:	1d19      	adds	r1, r3, #4
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	9103      	str	r1, [sp, #12]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	bfbb      	ittet	lt
 800ce48:	425b      	neglt	r3, r3
 800ce4a:	f042 0202 	orrlt.w	r2, r2, #2
 800ce4e:	9307      	strge	r3, [sp, #28]
 800ce50:	9307      	strlt	r3, [sp, #28]
 800ce52:	bfb8      	it	lt
 800ce54:	9204      	strlt	r2, [sp, #16]
 800ce56:	7823      	ldrb	r3, [r4, #0]
 800ce58:	2b2e      	cmp	r3, #46	@ 0x2e
 800ce5a:	d10a      	bne.n	800ce72 <_vfiprintf_r+0x156>
 800ce5c:	7863      	ldrb	r3, [r4, #1]
 800ce5e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce60:	d132      	bne.n	800cec8 <_vfiprintf_r+0x1ac>
 800ce62:	9b03      	ldr	r3, [sp, #12]
 800ce64:	1d1a      	adds	r2, r3, #4
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	9203      	str	r2, [sp, #12]
 800ce6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ce6e:	3402      	adds	r4, #2
 800ce70:	9305      	str	r3, [sp, #20]
 800ce72:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cf48 <_vfiprintf_r+0x22c>
 800ce76:	7821      	ldrb	r1, [r4, #0]
 800ce78:	2203      	movs	r2, #3
 800ce7a:	4650      	mov	r0, sl
 800ce7c:	f7f3 f9a8 	bl	80001d0 <memchr>
 800ce80:	b138      	cbz	r0, 800ce92 <_vfiprintf_r+0x176>
 800ce82:	9b04      	ldr	r3, [sp, #16]
 800ce84:	eba0 000a 	sub.w	r0, r0, sl
 800ce88:	2240      	movs	r2, #64	@ 0x40
 800ce8a:	4082      	lsls	r2, r0
 800ce8c:	4313      	orrs	r3, r2
 800ce8e:	3401      	adds	r4, #1
 800ce90:	9304      	str	r3, [sp, #16]
 800ce92:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce96:	4829      	ldr	r0, [pc, #164]	@ (800cf3c <_vfiprintf_r+0x220>)
 800ce98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ce9c:	2206      	movs	r2, #6
 800ce9e:	f7f3 f997 	bl	80001d0 <memchr>
 800cea2:	2800      	cmp	r0, #0
 800cea4:	d03f      	beq.n	800cf26 <_vfiprintf_r+0x20a>
 800cea6:	4b26      	ldr	r3, [pc, #152]	@ (800cf40 <_vfiprintf_r+0x224>)
 800cea8:	bb1b      	cbnz	r3, 800cef2 <_vfiprintf_r+0x1d6>
 800ceaa:	9b03      	ldr	r3, [sp, #12]
 800ceac:	3307      	adds	r3, #7
 800ceae:	f023 0307 	bic.w	r3, r3, #7
 800ceb2:	3308      	adds	r3, #8
 800ceb4:	9303      	str	r3, [sp, #12]
 800ceb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ceb8:	443b      	add	r3, r7
 800ceba:	9309      	str	r3, [sp, #36]	@ 0x24
 800cebc:	e76a      	b.n	800cd94 <_vfiprintf_r+0x78>
 800cebe:	fb0c 3202 	mla	r2, ip, r2, r3
 800cec2:	460c      	mov	r4, r1
 800cec4:	2001      	movs	r0, #1
 800cec6:	e7a8      	b.n	800ce1a <_vfiprintf_r+0xfe>
 800cec8:	2300      	movs	r3, #0
 800ceca:	3401      	adds	r4, #1
 800cecc:	9305      	str	r3, [sp, #20]
 800cece:	4619      	mov	r1, r3
 800ced0:	f04f 0c0a 	mov.w	ip, #10
 800ced4:	4620      	mov	r0, r4
 800ced6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ceda:	3a30      	subs	r2, #48	@ 0x30
 800cedc:	2a09      	cmp	r2, #9
 800cede:	d903      	bls.n	800cee8 <_vfiprintf_r+0x1cc>
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d0c6      	beq.n	800ce72 <_vfiprintf_r+0x156>
 800cee4:	9105      	str	r1, [sp, #20]
 800cee6:	e7c4      	b.n	800ce72 <_vfiprintf_r+0x156>
 800cee8:	fb0c 2101 	mla	r1, ip, r1, r2
 800ceec:	4604      	mov	r4, r0
 800ceee:	2301      	movs	r3, #1
 800cef0:	e7f0      	b.n	800ced4 <_vfiprintf_r+0x1b8>
 800cef2:	ab03      	add	r3, sp, #12
 800cef4:	9300      	str	r3, [sp, #0]
 800cef6:	462a      	mov	r2, r5
 800cef8:	4b12      	ldr	r3, [pc, #72]	@ (800cf44 <_vfiprintf_r+0x228>)
 800cefa:	a904      	add	r1, sp, #16
 800cefc:	4630      	mov	r0, r6
 800cefe:	f7fd fc77 	bl	800a7f0 <_printf_float>
 800cf02:	4607      	mov	r7, r0
 800cf04:	1c78      	adds	r0, r7, #1
 800cf06:	d1d6      	bne.n	800ceb6 <_vfiprintf_r+0x19a>
 800cf08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cf0a:	07d9      	lsls	r1, r3, #31
 800cf0c:	d405      	bmi.n	800cf1a <_vfiprintf_r+0x1fe>
 800cf0e:	89ab      	ldrh	r3, [r5, #12]
 800cf10:	059a      	lsls	r2, r3, #22
 800cf12:	d402      	bmi.n	800cf1a <_vfiprintf_r+0x1fe>
 800cf14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cf16:	f7fe f9eb 	bl	800b2f0 <__retarget_lock_release_recursive>
 800cf1a:	89ab      	ldrh	r3, [r5, #12]
 800cf1c:	065b      	lsls	r3, r3, #25
 800cf1e:	f53f af1f 	bmi.w	800cd60 <_vfiprintf_r+0x44>
 800cf22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cf24:	e71e      	b.n	800cd64 <_vfiprintf_r+0x48>
 800cf26:	ab03      	add	r3, sp, #12
 800cf28:	9300      	str	r3, [sp, #0]
 800cf2a:	462a      	mov	r2, r5
 800cf2c:	4b05      	ldr	r3, [pc, #20]	@ (800cf44 <_vfiprintf_r+0x228>)
 800cf2e:	a904      	add	r1, sp, #16
 800cf30:	4630      	mov	r0, r6
 800cf32:	f7fd fef5 	bl	800ad20 <_printf_i>
 800cf36:	e7e4      	b.n	800cf02 <_vfiprintf_r+0x1e6>
 800cf38:	0800e7ea 	.word	0x0800e7ea
 800cf3c:	0800e7f4 	.word	0x0800e7f4
 800cf40:	0800a7f1 	.word	0x0800a7f1
 800cf44:	0800ccf9 	.word	0x0800ccf9
 800cf48:	0800e7f0 	.word	0x0800e7f0

0800cf4c <__swbuf_r>:
 800cf4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf4e:	460e      	mov	r6, r1
 800cf50:	4614      	mov	r4, r2
 800cf52:	4605      	mov	r5, r0
 800cf54:	b118      	cbz	r0, 800cf5e <__swbuf_r+0x12>
 800cf56:	6a03      	ldr	r3, [r0, #32]
 800cf58:	b90b      	cbnz	r3, 800cf5e <__swbuf_r+0x12>
 800cf5a:	f7fe f88b 	bl	800b074 <__sinit>
 800cf5e:	69a3      	ldr	r3, [r4, #24]
 800cf60:	60a3      	str	r3, [r4, #8]
 800cf62:	89a3      	ldrh	r3, [r4, #12]
 800cf64:	071a      	lsls	r2, r3, #28
 800cf66:	d501      	bpl.n	800cf6c <__swbuf_r+0x20>
 800cf68:	6923      	ldr	r3, [r4, #16]
 800cf6a:	b943      	cbnz	r3, 800cf7e <__swbuf_r+0x32>
 800cf6c:	4621      	mov	r1, r4
 800cf6e:	4628      	mov	r0, r5
 800cf70:	f000 f82a 	bl	800cfc8 <__swsetup_r>
 800cf74:	b118      	cbz	r0, 800cf7e <__swbuf_r+0x32>
 800cf76:	f04f 37ff 	mov.w	r7, #4294967295
 800cf7a:	4638      	mov	r0, r7
 800cf7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf7e:	6823      	ldr	r3, [r4, #0]
 800cf80:	6922      	ldr	r2, [r4, #16]
 800cf82:	1a98      	subs	r0, r3, r2
 800cf84:	6963      	ldr	r3, [r4, #20]
 800cf86:	b2f6      	uxtb	r6, r6
 800cf88:	4283      	cmp	r3, r0
 800cf8a:	4637      	mov	r7, r6
 800cf8c:	dc05      	bgt.n	800cf9a <__swbuf_r+0x4e>
 800cf8e:	4621      	mov	r1, r4
 800cf90:	4628      	mov	r0, r5
 800cf92:	f7ff fda9 	bl	800cae8 <_fflush_r>
 800cf96:	2800      	cmp	r0, #0
 800cf98:	d1ed      	bne.n	800cf76 <__swbuf_r+0x2a>
 800cf9a:	68a3      	ldr	r3, [r4, #8]
 800cf9c:	3b01      	subs	r3, #1
 800cf9e:	60a3      	str	r3, [r4, #8]
 800cfa0:	6823      	ldr	r3, [r4, #0]
 800cfa2:	1c5a      	adds	r2, r3, #1
 800cfa4:	6022      	str	r2, [r4, #0]
 800cfa6:	701e      	strb	r6, [r3, #0]
 800cfa8:	6962      	ldr	r2, [r4, #20]
 800cfaa:	1c43      	adds	r3, r0, #1
 800cfac:	429a      	cmp	r2, r3
 800cfae:	d004      	beq.n	800cfba <__swbuf_r+0x6e>
 800cfb0:	89a3      	ldrh	r3, [r4, #12]
 800cfb2:	07db      	lsls	r3, r3, #31
 800cfb4:	d5e1      	bpl.n	800cf7a <__swbuf_r+0x2e>
 800cfb6:	2e0a      	cmp	r6, #10
 800cfb8:	d1df      	bne.n	800cf7a <__swbuf_r+0x2e>
 800cfba:	4621      	mov	r1, r4
 800cfbc:	4628      	mov	r0, r5
 800cfbe:	f7ff fd93 	bl	800cae8 <_fflush_r>
 800cfc2:	2800      	cmp	r0, #0
 800cfc4:	d0d9      	beq.n	800cf7a <__swbuf_r+0x2e>
 800cfc6:	e7d6      	b.n	800cf76 <__swbuf_r+0x2a>

0800cfc8 <__swsetup_r>:
 800cfc8:	b538      	push	{r3, r4, r5, lr}
 800cfca:	4b29      	ldr	r3, [pc, #164]	@ (800d070 <__swsetup_r+0xa8>)
 800cfcc:	4605      	mov	r5, r0
 800cfce:	6818      	ldr	r0, [r3, #0]
 800cfd0:	460c      	mov	r4, r1
 800cfd2:	b118      	cbz	r0, 800cfdc <__swsetup_r+0x14>
 800cfd4:	6a03      	ldr	r3, [r0, #32]
 800cfd6:	b90b      	cbnz	r3, 800cfdc <__swsetup_r+0x14>
 800cfd8:	f7fe f84c 	bl	800b074 <__sinit>
 800cfdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cfe0:	0719      	lsls	r1, r3, #28
 800cfe2:	d422      	bmi.n	800d02a <__swsetup_r+0x62>
 800cfe4:	06da      	lsls	r2, r3, #27
 800cfe6:	d407      	bmi.n	800cff8 <__swsetup_r+0x30>
 800cfe8:	2209      	movs	r2, #9
 800cfea:	602a      	str	r2, [r5, #0]
 800cfec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cff0:	81a3      	strh	r3, [r4, #12]
 800cff2:	f04f 30ff 	mov.w	r0, #4294967295
 800cff6:	e033      	b.n	800d060 <__swsetup_r+0x98>
 800cff8:	0758      	lsls	r0, r3, #29
 800cffa:	d512      	bpl.n	800d022 <__swsetup_r+0x5a>
 800cffc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cffe:	b141      	cbz	r1, 800d012 <__swsetup_r+0x4a>
 800d000:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d004:	4299      	cmp	r1, r3
 800d006:	d002      	beq.n	800d00e <__swsetup_r+0x46>
 800d008:	4628      	mov	r0, r5
 800d00a:	f7fe ffcd 	bl	800bfa8 <_free_r>
 800d00e:	2300      	movs	r3, #0
 800d010:	6363      	str	r3, [r4, #52]	@ 0x34
 800d012:	89a3      	ldrh	r3, [r4, #12]
 800d014:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d018:	81a3      	strh	r3, [r4, #12]
 800d01a:	2300      	movs	r3, #0
 800d01c:	6063      	str	r3, [r4, #4]
 800d01e:	6923      	ldr	r3, [r4, #16]
 800d020:	6023      	str	r3, [r4, #0]
 800d022:	89a3      	ldrh	r3, [r4, #12]
 800d024:	f043 0308 	orr.w	r3, r3, #8
 800d028:	81a3      	strh	r3, [r4, #12]
 800d02a:	6923      	ldr	r3, [r4, #16]
 800d02c:	b94b      	cbnz	r3, 800d042 <__swsetup_r+0x7a>
 800d02e:	89a3      	ldrh	r3, [r4, #12]
 800d030:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d034:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d038:	d003      	beq.n	800d042 <__swsetup_r+0x7a>
 800d03a:	4621      	mov	r1, r4
 800d03c:	4628      	mov	r0, r5
 800d03e:	f000 f883 	bl	800d148 <__smakebuf_r>
 800d042:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d046:	f013 0201 	ands.w	r2, r3, #1
 800d04a:	d00a      	beq.n	800d062 <__swsetup_r+0x9a>
 800d04c:	2200      	movs	r2, #0
 800d04e:	60a2      	str	r2, [r4, #8]
 800d050:	6962      	ldr	r2, [r4, #20]
 800d052:	4252      	negs	r2, r2
 800d054:	61a2      	str	r2, [r4, #24]
 800d056:	6922      	ldr	r2, [r4, #16]
 800d058:	b942      	cbnz	r2, 800d06c <__swsetup_r+0xa4>
 800d05a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d05e:	d1c5      	bne.n	800cfec <__swsetup_r+0x24>
 800d060:	bd38      	pop	{r3, r4, r5, pc}
 800d062:	0799      	lsls	r1, r3, #30
 800d064:	bf58      	it	pl
 800d066:	6962      	ldrpl	r2, [r4, #20]
 800d068:	60a2      	str	r2, [r4, #8]
 800d06a:	e7f4      	b.n	800d056 <__swsetup_r+0x8e>
 800d06c:	2000      	movs	r0, #0
 800d06e:	e7f7      	b.n	800d060 <__swsetup_r+0x98>
 800d070:	2000003c 	.word	0x2000003c

0800d074 <_raise_r>:
 800d074:	291f      	cmp	r1, #31
 800d076:	b538      	push	{r3, r4, r5, lr}
 800d078:	4605      	mov	r5, r0
 800d07a:	460c      	mov	r4, r1
 800d07c:	d904      	bls.n	800d088 <_raise_r+0x14>
 800d07e:	2316      	movs	r3, #22
 800d080:	6003      	str	r3, [r0, #0]
 800d082:	f04f 30ff 	mov.w	r0, #4294967295
 800d086:	bd38      	pop	{r3, r4, r5, pc}
 800d088:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d08a:	b112      	cbz	r2, 800d092 <_raise_r+0x1e>
 800d08c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d090:	b94b      	cbnz	r3, 800d0a6 <_raise_r+0x32>
 800d092:	4628      	mov	r0, r5
 800d094:	f000 f830 	bl	800d0f8 <_getpid_r>
 800d098:	4622      	mov	r2, r4
 800d09a:	4601      	mov	r1, r0
 800d09c:	4628      	mov	r0, r5
 800d09e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d0a2:	f000 b817 	b.w	800d0d4 <_kill_r>
 800d0a6:	2b01      	cmp	r3, #1
 800d0a8:	d00a      	beq.n	800d0c0 <_raise_r+0x4c>
 800d0aa:	1c59      	adds	r1, r3, #1
 800d0ac:	d103      	bne.n	800d0b6 <_raise_r+0x42>
 800d0ae:	2316      	movs	r3, #22
 800d0b0:	6003      	str	r3, [r0, #0]
 800d0b2:	2001      	movs	r0, #1
 800d0b4:	e7e7      	b.n	800d086 <_raise_r+0x12>
 800d0b6:	2100      	movs	r1, #0
 800d0b8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d0bc:	4620      	mov	r0, r4
 800d0be:	4798      	blx	r3
 800d0c0:	2000      	movs	r0, #0
 800d0c2:	e7e0      	b.n	800d086 <_raise_r+0x12>

0800d0c4 <raise>:
 800d0c4:	4b02      	ldr	r3, [pc, #8]	@ (800d0d0 <raise+0xc>)
 800d0c6:	4601      	mov	r1, r0
 800d0c8:	6818      	ldr	r0, [r3, #0]
 800d0ca:	f7ff bfd3 	b.w	800d074 <_raise_r>
 800d0ce:	bf00      	nop
 800d0d0:	2000003c 	.word	0x2000003c

0800d0d4 <_kill_r>:
 800d0d4:	b538      	push	{r3, r4, r5, lr}
 800d0d6:	4d07      	ldr	r5, [pc, #28]	@ (800d0f4 <_kill_r+0x20>)
 800d0d8:	2300      	movs	r3, #0
 800d0da:	4604      	mov	r4, r0
 800d0dc:	4608      	mov	r0, r1
 800d0de:	4611      	mov	r1, r2
 800d0e0:	602b      	str	r3, [r5, #0]
 800d0e2:	f7f4 ff81 	bl	8001fe8 <_kill>
 800d0e6:	1c43      	adds	r3, r0, #1
 800d0e8:	d102      	bne.n	800d0f0 <_kill_r+0x1c>
 800d0ea:	682b      	ldr	r3, [r5, #0]
 800d0ec:	b103      	cbz	r3, 800d0f0 <_kill_r+0x1c>
 800d0ee:	6023      	str	r3, [r4, #0]
 800d0f0:	bd38      	pop	{r3, r4, r5, pc}
 800d0f2:	bf00      	nop
 800d0f4:	20000c6c 	.word	0x20000c6c

0800d0f8 <_getpid_r>:
 800d0f8:	f7f4 bf6e 	b.w	8001fd8 <_getpid>

0800d0fc <__swhatbuf_r>:
 800d0fc:	b570      	push	{r4, r5, r6, lr}
 800d0fe:	460c      	mov	r4, r1
 800d100:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d104:	2900      	cmp	r1, #0
 800d106:	b096      	sub	sp, #88	@ 0x58
 800d108:	4615      	mov	r5, r2
 800d10a:	461e      	mov	r6, r3
 800d10c:	da0d      	bge.n	800d12a <__swhatbuf_r+0x2e>
 800d10e:	89a3      	ldrh	r3, [r4, #12]
 800d110:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d114:	f04f 0100 	mov.w	r1, #0
 800d118:	bf14      	ite	ne
 800d11a:	2340      	movne	r3, #64	@ 0x40
 800d11c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d120:	2000      	movs	r0, #0
 800d122:	6031      	str	r1, [r6, #0]
 800d124:	602b      	str	r3, [r5, #0]
 800d126:	b016      	add	sp, #88	@ 0x58
 800d128:	bd70      	pop	{r4, r5, r6, pc}
 800d12a:	466a      	mov	r2, sp
 800d12c:	f000 f848 	bl	800d1c0 <_fstat_r>
 800d130:	2800      	cmp	r0, #0
 800d132:	dbec      	blt.n	800d10e <__swhatbuf_r+0x12>
 800d134:	9901      	ldr	r1, [sp, #4]
 800d136:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d13a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d13e:	4259      	negs	r1, r3
 800d140:	4159      	adcs	r1, r3
 800d142:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d146:	e7eb      	b.n	800d120 <__swhatbuf_r+0x24>

0800d148 <__smakebuf_r>:
 800d148:	898b      	ldrh	r3, [r1, #12]
 800d14a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d14c:	079d      	lsls	r5, r3, #30
 800d14e:	4606      	mov	r6, r0
 800d150:	460c      	mov	r4, r1
 800d152:	d507      	bpl.n	800d164 <__smakebuf_r+0x1c>
 800d154:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d158:	6023      	str	r3, [r4, #0]
 800d15a:	6123      	str	r3, [r4, #16]
 800d15c:	2301      	movs	r3, #1
 800d15e:	6163      	str	r3, [r4, #20]
 800d160:	b003      	add	sp, #12
 800d162:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d164:	ab01      	add	r3, sp, #4
 800d166:	466a      	mov	r2, sp
 800d168:	f7ff ffc8 	bl	800d0fc <__swhatbuf_r>
 800d16c:	9f00      	ldr	r7, [sp, #0]
 800d16e:	4605      	mov	r5, r0
 800d170:	4639      	mov	r1, r7
 800d172:	4630      	mov	r0, r6
 800d174:	f7fd fa10 	bl	800a598 <_malloc_r>
 800d178:	b948      	cbnz	r0, 800d18e <__smakebuf_r+0x46>
 800d17a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d17e:	059a      	lsls	r2, r3, #22
 800d180:	d4ee      	bmi.n	800d160 <__smakebuf_r+0x18>
 800d182:	f023 0303 	bic.w	r3, r3, #3
 800d186:	f043 0302 	orr.w	r3, r3, #2
 800d18a:	81a3      	strh	r3, [r4, #12]
 800d18c:	e7e2      	b.n	800d154 <__smakebuf_r+0xc>
 800d18e:	89a3      	ldrh	r3, [r4, #12]
 800d190:	6020      	str	r0, [r4, #0]
 800d192:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d196:	81a3      	strh	r3, [r4, #12]
 800d198:	9b01      	ldr	r3, [sp, #4]
 800d19a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d19e:	b15b      	cbz	r3, 800d1b8 <__smakebuf_r+0x70>
 800d1a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d1a4:	4630      	mov	r0, r6
 800d1a6:	f000 f81d 	bl	800d1e4 <_isatty_r>
 800d1aa:	b128      	cbz	r0, 800d1b8 <__smakebuf_r+0x70>
 800d1ac:	89a3      	ldrh	r3, [r4, #12]
 800d1ae:	f023 0303 	bic.w	r3, r3, #3
 800d1b2:	f043 0301 	orr.w	r3, r3, #1
 800d1b6:	81a3      	strh	r3, [r4, #12]
 800d1b8:	89a3      	ldrh	r3, [r4, #12]
 800d1ba:	431d      	orrs	r5, r3
 800d1bc:	81a5      	strh	r5, [r4, #12]
 800d1be:	e7cf      	b.n	800d160 <__smakebuf_r+0x18>

0800d1c0 <_fstat_r>:
 800d1c0:	b538      	push	{r3, r4, r5, lr}
 800d1c2:	4d07      	ldr	r5, [pc, #28]	@ (800d1e0 <_fstat_r+0x20>)
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	4604      	mov	r4, r0
 800d1c8:	4608      	mov	r0, r1
 800d1ca:	4611      	mov	r1, r2
 800d1cc:	602b      	str	r3, [r5, #0]
 800d1ce:	f7f4 ff6b 	bl	80020a8 <_fstat>
 800d1d2:	1c43      	adds	r3, r0, #1
 800d1d4:	d102      	bne.n	800d1dc <_fstat_r+0x1c>
 800d1d6:	682b      	ldr	r3, [r5, #0]
 800d1d8:	b103      	cbz	r3, 800d1dc <_fstat_r+0x1c>
 800d1da:	6023      	str	r3, [r4, #0]
 800d1dc:	bd38      	pop	{r3, r4, r5, pc}
 800d1de:	bf00      	nop
 800d1e0:	20000c6c 	.word	0x20000c6c

0800d1e4 <_isatty_r>:
 800d1e4:	b538      	push	{r3, r4, r5, lr}
 800d1e6:	4d06      	ldr	r5, [pc, #24]	@ (800d200 <_isatty_r+0x1c>)
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	4604      	mov	r4, r0
 800d1ec:	4608      	mov	r0, r1
 800d1ee:	602b      	str	r3, [r5, #0]
 800d1f0:	f7f4 ff6a 	bl	80020c8 <_isatty>
 800d1f4:	1c43      	adds	r3, r0, #1
 800d1f6:	d102      	bne.n	800d1fe <_isatty_r+0x1a>
 800d1f8:	682b      	ldr	r3, [r5, #0]
 800d1fa:	b103      	cbz	r3, 800d1fe <_isatty_r+0x1a>
 800d1fc:	6023      	str	r3, [r4, #0]
 800d1fe:	bd38      	pop	{r3, r4, r5, pc}
 800d200:	20000c6c 	.word	0x20000c6c
 800d204:	00000000 	.word	0x00000000

0800d208 <log10>:
 800d208:	b538      	push	{r3, r4, r5, lr}
 800d20a:	ed2d 8b02 	vpush	{d8}
 800d20e:	ec55 4b10 	vmov	r4, r5, d0
 800d212:	f000 f8bd 	bl	800d390 <__ieee754_log10>
 800d216:	4622      	mov	r2, r4
 800d218:	462b      	mov	r3, r5
 800d21a:	4620      	mov	r0, r4
 800d21c:	4629      	mov	r1, r5
 800d21e:	eeb0 8a40 	vmov.f32	s16, s0
 800d222:	eef0 8a60 	vmov.f32	s17, s1
 800d226:	f7f3 fc81 	bl	8000b2c <__aeabi_dcmpun>
 800d22a:	b998      	cbnz	r0, 800d254 <log10+0x4c>
 800d22c:	2200      	movs	r2, #0
 800d22e:	2300      	movs	r3, #0
 800d230:	4620      	mov	r0, r4
 800d232:	4629      	mov	r1, r5
 800d234:	f7f3 fc5c 	bl	8000af0 <__aeabi_dcmple>
 800d238:	b160      	cbz	r0, 800d254 <log10+0x4c>
 800d23a:	2200      	movs	r2, #0
 800d23c:	2300      	movs	r3, #0
 800d23e:	4620      	mov	r0, r4
 800d240:	4629      	mov	r1, r5
 800d242:	f7f3 fc41 	bl	8000ac8 <__aeabi_dcmpeq>
 800d246:	b160      	cbz	r0, 800d262 <log10+0x5a>
 800d248:	f7fe f826 	bl	800b298 <__errno>
 800d24c:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 800d278 <log10+0x70>
 800d250:	2322      	movs	r3, #34	@ 0x22
 800d252:	6003      	str	r3, [r0, #0]
 800d254:	eeb0 0a48 	vmov.f32	s0, s16
 800d258:	eef0 0a68 	vmov.f32	s1, s17
 800d25c:	ecbd 8b02 	vpop	{d8}
 800d260:	bd38      	pop	{r3, r4, r5, pc}
 800d262:	f7fe f819 	bl	800b298 <__errno>
 800d266:	ecbd 8b02 	vpop	{d8}
 800d26a:	2321      	movs	r3, #33	@ 0x21
 800d26c:	6003      	str	r3, [r0, #0]
 800d26e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d272:	4803      	ldr	r0, [pc, #12]	@ (800d280 <log10+0x78>)
 800d274:	f000 b884 	b.w	800d380 <nan>
 800d278:	00000000 	.word	0x00000000
 800d27c:	fff00000 	.word	0xfff00000
 800d280:	0800e840 	.word	0x0800e840

0800d284 <pow>:
 800d284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d286:	ed2d 8b02 	vpush	{d8}
 800d28a:	eeb0 8a40 	vmov.f32	s16, s0
 800d28e:	eef0 8a60 	vmov.f32	s17, s1
 800d292:	ec55 4b11 	vmov	r4, r5, d1
 800d296:	f000 f907 	bl	800d4a8 <__ieee754_pow>
 800d29a:	4622      	mov	r2, r4
 800d29c:	462b      	mov	r3, r5
 800d29e:	4620      	mov	r0, r4
 800d2a0:	4629      	mov	r1, r5
 800d2a2:	ec57 6b10 	vmov	r6, r7, d0
 800d2a6:	f7f3 fc41 	bl	8000b2c <__aeabi_dcmpun>
 800d2aa:	2800      	cmp	r0, #0
 800d2ac:	d13b      	bne.n	800d326 <pow+0xa2>
 800d2ae:	ec51 0b18 	vmov	r0, r1, d8
 800d2b2:	2200      	movs	r2, #0
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	f7f3 fc07 	bl	8000ac8 <__aeabi_dcmpeq>
 800d2ba:	b1b8      	cbz	r0, 800d2ec <pow+0x68>
 800d2bc:	2200      	movs	r2, #0
 800d2be:	2300      	movs	r3, #0
 800d2c0:	4620      	mov	r0, r4
 800d2c2:	4629      	mov	r1, r5
 800d2c4:	f7f3 fc00 	bl	8000ac8 <__aeabi_dcmpeq>
 800d2c8:	2800      	cmp	r0, #0
 800d2ca:	d146      	bne.n	800d35a <pow+0xd6>
 800d2cc:	ec45 4b10 	vmov	d0, r4, r5
 800d2d0:	f000 f848 	bl	800d364 <finite>
 800d2d4:	b338      	cbz	r0, 800d326 <pow+0xa2>
 800d2d6:	2200      	movs	r2, #0
 800d2d8:	2300      	movs	r3, #0
 800d2da:	4620      	mov	r0, r4
 800d2dc:	4629      	mov	r1, r5
 800d2de:	f7f3 fbfd 	bl	8000adc <__aeabi_dcmplt>
 800d2e2:	b300      	cbz	r0, 800d326 <pow+0xa2>
 800d2e4:	f7fd ffd8 	bl	800b298 <__errno>
 800d2e8:	2322      	movs	r3, #34	@ 0x22
 800d2ea:	e01b      	b.n	800d324 <pow+0xa0>
 800d2ec:	ec47 6b10 	vmov	d0, r6, r7
 800d2f0:	f000 f838 	bl	800d364 <finite>
 800d2f4:	b9e0      	cbnz	r0, 800d330 <pow+0xac>
 800d2f6:	eeb0 0a48 	vmov.f32	s0, s16
 800d2fa:	eef0 0a68 	vmov.f32	s1, s17
 800d2fe:	f000 f831 	bl	800d364 <finite>
 800d302:	b1a8      	cbz	r0, 800d330 <pow+0xac>
 800d304:	ec45 4b10 	vmov	d0, r4, r5
 800d308:	f000 f82c 	bl	800d364 <finite>
 800d30c:	b180      	cbz	r0, 800d330 <pow+0xac>
 800d30e:	4632      	mov	r2, r6
 800d310:	463b      	mov	r3, r7
 800d312:	4630      	mov	r0, r6
 800d314:	4639      	mov	r1, r7
 800d316:	f7f3 fc09 	bl	8000b2c <__aeabi_dcmpun>
 800d31a:	2800      	cmp	r0, #0
 800d31c:	d0e2      	beq.n	800d2e4 <pow+0x60>
 800d31e:	f7fd ffbb 	bl	800b298 <__errno>
 800d322:	2321      	movs	r3, #33	@ 0x21
 800d324:	6003      	str	r3, [r0, #0]
 800d326:	ecbd 8b02 	vpop	{d8}
 800d32a:	ec47 6b10 	vmov	d0, r6, r7
 800d32e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d330:	2200      	movs	r2, #0
 800d332:	2300      	movs	r3, #0
 800d334:	4630      	mov	r0, r6
 800d336:	4639      	mov	r1, r7
 800d338:	f7f3 fbc6 	bl	8000ac8 <__aeabi_dcmpeq>
 800d33c:	2800      	cmp	r0, #0
 800d33e:	d0f2      	beq.n	800d326 <pow+0xa2>
 800d340:	eeb0 0a48 	vmov.f32	s0, s16
 800d344:	eef0 0a68 	vmov.f32	s1, s17
 800d348:	f000 f80c 	bl	800d364 <finite>
 800d34c:	2800      	cmp	r0, #0
 800d34e:	d0ea      	beq.n	800d326 <pow+0xa2>
 800d350:	ec45 4b10 	vmov	d0, r4, r5
 800d354:	f000 f806 	bl	800d364 <finite>
 800d358:	e7c3      	b.n	800d2e2 <pow+0x5e>
 800d35a:	4f01      	ldr	r7, [pc, #4]	@ (800d360 <pow+0xdc>)
 800d35c:	2600      	movs	r6, #0
 800d35e:	e7e2      	b.n	800d326 <pow+0xa2>
 800d360:	3ff00000 	.word	0x3ff00000

0800d364 <finite>:
 800d364:	b082      	sub	sp, #8
 800d366:	ed8d 0b00 	vstr	d0, [sp]
 800d36a:	9801      	ldr	r0, [sp, #4]
 800d36c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800d370:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800d374:	0fc0      	lsrs	r0, r0, #31
 800d376:	b002      	add	sp, #8
 800d378:	4770      	bx	lr
 800d37a:	0000      	movs	r0, r0
 800d37c:	0000      	movs	r0, r0
	...

0800d380 <nan>:
 800d380:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800d388 <nan+0x8>
 800d384:	4770      	bx	lr
 800d386:	bf00      	nop
 800d388:	00000000 	.word	0x00000000
 800d38c:	7ff80000 	.word	0x7ff80000

0800d390 <__ieee754_log10>:
 800d390:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d394:	ec55 4b10 	vmov	r4, r5, d0
 800d398:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 800d39c:	ed2d 8b02 	vpush	{d8}
 800d3a0:	462b      	mov	r3, r5
 800d3a2:	da2e      	bge.n	800d402 <__ieee754_log10+0x72>
 800d3a4:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800d3a8:	4322      	orrs	r2, r4
 800d3aa:	d10b      	bne.n	800d3c4 <__ieee754_log10+0x34>
 800d3ac:	493a      	ldr	r1, [pc, #232]	@ (800d498 <__ieee754_log10+0x108>)
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	2300      	movs	r3, #0
 800d3b2:	2000      	movs	r0, #0
 800d3b4:	f7f3 fa4a 	bl	800084c <__aeabi_ddiv>
 800d3b8:	ecbd 8b02 	vpop	{d8}
 800d3bc:	ec41 0b10 	vmov	d0, r0, r1
 800d3c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d3c4:	2d00      	cmp	r5, #0
 800d3c6:	da07      	bge.n	800d3d8 <__ieee754_log10+0x48>
 800d3c8:	4622      	mov	r2, r4
 800d3ca:	4620      	mov	r0, r4
 800d3cc:	4629      	mov	r1, r5
 800d3ce:	f7f2 ff5b 	bl	8000288 <__aeabi_dsub>
 800d3d2:	2200      	movs	r2, #0
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	e7ed      	b.n	800d3b4 <__ieee754_log10+0x24>
 800d3d8:	4b30      	ldr	r3, [pc, #192]	@ (800d49c <__ieee754_log10+0x10c>)
 800d3da:	2200      	movs	r2, #0
 800d3dc:	4620      	mov	r0, r4
 800d3de:	4629      	mov	r1, r5
 800d3e0:	f7f3 f90a 	bl	80005f8 <__aeabi_dmul>
 800d3e4:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 800d3e8:	4604      	mov	r4, r0
 800d3ea:	460d      	mov	r5, r1
 800d3ec:	460b      	mov	r3, r1
 800d3ee:	492c      	ldr	r1, [pc, #176]	@ (800d4a0 <__ieee754_log10+0x110>)
 800d3f0:	428b      	cmp	r3, r1
 800d3f2:	dd08      	ble.n	800d406 <__ieee754_log10+0x76>
 800d3f4:	4622      	mov	r2, r4
 800d3f6:	462b      	mov	r3, r5
 800d3f8:	4620      	mov	r0, r4
 800d3fa:	4629      	mov	r1, r5
 800d3fc:	f7f2 ff46 	bl	800028c <__adddf3>
 800d400:	e7da      	b.n	800d3b8 <__ieee754_log10+0x28>
 800d402:	2200      	movs	r2, #0
 800d404:	e7f3      	b.n	800d3ee <__ieee754_log10+0x5e>
 800d406:	1518      	asrs	r0, r3, #20
 800d408:	f2a0 30ff 	subw	r0, r0, #1023	@ 0x3ff
 800d40c:	4410      	add	r0, r2
 800d40e:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 800d412:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 800d416:	f3c3 0813 	ubfx	r8, r3, #0, #20
 800d41a:	f7f3 f883 	bl	8000524 <__aeabi_i2d>
 800d41e:	f5c9 737f 	rsb	r3, r9, #1020	@ 0x3fc
 800d422:	3303      	adds	r3, #3
 800d424:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 800d428:	a315      	add	r3, pc, #84	@ (adr r3, 800d480 <__ieee754_log10+0xf0>)
 800d42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d42e:	ec45 4b18 	vmov	d8, r4, r5
 800d432:	4606      	mov	r6, r0
 800d434:	460f      	mov	r7, r1
 800d436:	f7f3 f8df 	bl	80005f8 <__aeabi_dmul>
 800d43a:	eeb0 0a48 	vmov.f32	s0, s16
 800d43e:	eef0 0a68 	vmov.f32	s1, s17
 800d442:	4604      	mov	r4, r0
 800d444:	460d      	mov	r5, r1
 800d446:	f000 ff13 	bl	800e270 <__ieee754_log>
 800d44a:	a30f      	add	r3, pc, #60	@ (adr r3, 800d488 <__ieee754_log10+0xf8>)
 800d44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d450:	ec51 0b10 	vmov	r0, r1, d0
 800d454:	f7f3 f8d0 	bl	80005f8 <__aeabi_dmul>
 800d458:	4622      	mov	r2, r4
 800d45a:	462b      	mov	r3, r5
 800d45c:	f7f2 ff16 	bl	800028c <__adddf3>
 800d460:	a30b      	add	r3, pc, #44	@ (adr r3, 800d490 <__ieee754_log10+0x100>)
 800d462:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d466:	4604      	mov	r4, r0
 800d468:	460d      	mov	r5, r1
 800d46a:	4630      	mov	r0, r6
 800d46c:	4639      	mov	r1, r7
 800d46e:	f7f3 f8c3 	bl	80005f8 <__aeabi_dmul>
 800d472:	4602      	mov	r2, r0
 800d474:	460b      	mov	r3, r1
 800d476:	4620      	mov	r0, r4
 800d478:	4629      	mov	r1, r5
 800d47a:	e7bf      	b.n	800d3fc <__ieee754_log10+0x6c>
 800d47c:	f3af 8000 	nop.w
 800d480:	11f12b36 	.word	0x11f12b36
 800d484:	3d59fef3 	.word	0x3d59fef3
 800d488:	1526e50e 	.word	0x1526e50e
 800d48c:	3fdbcb7b 	.word	0x3fdbcb7b
 800d490:	509f6000 	.word	0x509f6000
 800d494:	3fd34413 	.word	0x3fd34413
 800d498:	c3500000 	.word	0xc3500000
 800d49c:	43500000 	.word	0x43500000
 800d4a0:	7fefffff 	.word	0x7fefffff
 800d4a4:	00000000 	.word	0x00000000

0800d4a8 <__ieee754_pow>:
 800d4a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4ac:	b091      	sub	sp, #68	@ 0x44
 800d4ae:	ed8d 1b00 	vstr	d1, [sp]
 800d4b2:	e9dd 1900 	ldrd	r1, r9, [sp]
 800d4b6:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800d4ba:	ea5a 0001 	orrs.w	r0, sl, r1
 800d4be:	ec57 6b10 	vmov	r6, r7, d0
 800d4c2:	d113      	bne.n	800d4ec <__ieee754_pow+0x44>
 800d4c4:	19b3      	adds	r3, r6, r6
 800d4c6:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800d4ca:	4152      	adcs	r2, r2
 800d4cc:	4298      	cmp	r0, r3
 800d4ce:	4b9a      	ldr	r3, [pc, #616]	@ (800d738 <__ieee754_pow+0x290>)
 800d4d0:	4193      	sbcs	r3, r2
 800d4d2:	f080 84ee 	bcs.w	800deb2 <__ieee754_pow+0xa0a>
 800d4d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d4da:	4630      	mov	r0, r6
 800d4dc:	4639      	mov	r1, r7
 800d4de:	f7f2 fed5 	bl	800028c <__adddf3>
 800d4e2:	ec41 0b10 	vmov	d0, r0, r1
 800d4e6:	b011      	add	sp, #68	@ 0x44
 800d4e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4ec:	4a93      	ldr	r2, [pc, #588]	@ (800d73c <__ieee754_pow+0x294>)
 800d4ee:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800d4f2:	4295      	cmp	r5, r2
 800d4f4:	46b8      	mov	r8, r7
 800d4f6:	4633      	mov	r3, r6
 800d4f8:	d80a      	bhi.n	800d510 <__ieee754_pow+0x68>
 800d4fa:	d104      	bne.n	800d506 <__ieee754_pow+0x5e>
 800d4fc:	2e00      	cmp	r6, #0
 800d4fe:	d1ea      	bne.n	800d4d6 <__ieee754_pow+0x2e>
 800d500:	45aa      	cmp	sl, r5
 800d502:	d8e8      	bhi.n	800d4d6 <__ieee754_pow+0x2e>
 800d504:	e001      	b.n	800d50a <__ieee754_pow+0x62>
 800d506:	4592      	cmp	sl, r2
 800d508:	d802      	bhi.n	800d510 <__ieee754_pow+0x68>
 800d50a:	4592      	cmp	sl, r2
 800d50c:	d10f      	bne.n	800d52e <__ieee754_pow+0x86>
 800d50e:	b171      	cbz	r1, 800d52e <__ieee754_pow+0x86>
 800d510:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800d514:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800d518:	ea58 0803 	orrs.w	r8, r8, r3
 800d51c:	d1db      	bne.n	800d4d6 <__ieee754_pow+0x2e>
 800d51e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d522:	18db      	adds	r3, r3, r3
 800d524:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800d528:	4152      	adcs	r2, r2
 800d52a:	4598      	cmp	r8, r3
 800d52c:	e7cf      	b.n	800d4ce <__ieee754_pow+0x26>
 800d52e:	f1b8 0f00 	cmp.w	r8, #0
 800d532:	46ab      	mov	fp, r5
 800d534:	da43      	bge.n	800d5be <__ieee754_pow+0x116>
 800d536:	4a82      	ldr	r2, [pc, #520]	@ (800d740 <__ieee754_pow+0x298>)
 800d538:	4592      	cmp	sl, r2
 800d53a:	d856      	bhi.n	800d5ea <__ieee754_pow+0x142>
 800d53c:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800d540:	4592      	cmp	sl, r2
 800d542:	f240 84c5 	bls.w	800ded0 <__ieee754_pow+0xa28>
 800d546:	ea4f 522a 	mov.w	r2, sl, asr #20
 800d54a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800d54e:	2a14      	cmp	r2, #20
 800d550:	dd18      	ble.n	800d584 <__ieee754_pow+0xdc>
 800d552:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800d556:	fa21 f402 	lsr.w	r4, r1, r2
 800d55a:	fa04 f202 	lsl.w	r2, r4, r2
 800d55e:	428a      	cmp	r2, r1
 800d560:	f040 84b6 	bne.w	800ded0 <__ieee754_pow+0xa28>
 800d564:	f004 0401 	and.w	r4, r4, #1
 800d568:	f1c4 0402 	rsb	r4, r4, #2
 800d56c:	2900      	cmp	r1, #0
 800d56e:	d159      	bne.n	800d624 <__ieee754_pow+0x17c>
 800d570:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800d574:	d148      	bne.n	800d608 <__ieee754_pow+0x160>
 800d576:	4632      	mov	r2, r6
 800d578:	463b      	mov	r3, r7
 800d57a:	4630      	mov	r0, r6
 800d57c:	4639      	mov	r1, r7
 800d57e:	f7f3 f83b 	bl	80005f8 <__aeabi_dmul>
 800d582:	e7ae      	b.n	800d4e2 <__ieee754_pow+0x3a>
 800d584:	2900      	cmp	r1, #0
 800d586:	d14c      	bne.n	800d622 <__ieee754_pow+0x17a>
 800d588:	f1c2 0214 	rsb	r2, r2, #20
 800d58c:	fa4a f402 	asr.w	r4, sl, r2
 800d590:	fa04 f202 	lsl.w	r2, r4, r2
 800d594:	4552      	cmp	r2, sl
 800d596:	f040 8498 	bne.w	800deca <__ieee754_pow+0xa22>
 800d59a:	f004 0401 	and.w	r4, r4, #1
 800d59e:	f1c4 0402 	rsb	r4, r4, #2
 800d5a2:	4a68      	ldr	r2, [pc, #416]	@ (800d744 <__ieee754_pow+0x29c>)
 800d5a4:	4592      	cmp	sl, r2
 800d5a6:	d1e3      	bne.n	800d570 <__ieee754_pow+0xc8>
 800d5a8:	f1b9 0f00 	cmp.w	r9, #0
 800d5ac:	f280 8489 	bge.w	800dec2 <__ieee754_pow+0xa1a>
 800d5b0:	4964      	ldr	r1, [pc, #400]	@ (800d744 <__ieee754_pow+0x29c>)
 800d5b2:	4632      	mov	r2, r6
 800d5b4:	463b      	mov	r3, r7
 800d5b6:	2000      	movs	r0, #0
 800d5b8:	f7f3 f948 	bl	800084c <__aeabi_ddiv>
 800d5bc:	e791      	b.n	800d4e2 <__ieee754_pow+0x3a>
 800d5be:	2400      	movs	r4, #0
 800d5c0:	bb81      	cbnz	r1, 800d624 <__ieee754_pow+0x17c>
 800d5c2:	4a5e      	ldr	r2, [pc, #376]	@ (800d73c <__ieee754_pow+0x294>)
 800d5c4:	4592      	cmp	sl, r2
 800d5c6:	d1ec      	bne.n	800d5a2 <__ieee754_pow+0xfa>
 800d5c8:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800d5cc:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800d5d0:	431a      	orrs	r2, r3
 800d5d2:	f000 846e 	beq.w	800deb2 <__ieee754_pow+0xa0a>
 800d5d6:	4b5c      	ldr	r3, [pc, #368]	@ (800d748 <__ieee754_pow+0x2a0>)
 800d5d8:	429d      	cmp	r5, r3
 800d5da:	d908      	bls.n	800d5ee <__ieee754_pow+0x146>
 800d5dc:	f1b9 0f00 	cmp.w	r9, #0
 800d5e0:	f280 846b 	bge.w	800deba <__ieee754_pow+0xa12>
 800d5e4:	2000      	movs	r0, #0
 800d5e6:	2100      	movs	r1, #0
 800d5e8:	e77b      	b.n	800d4e2 <__ieee754_pow+0x3a>
 800d5ea:	2402      	movs	r4, #2
 800d5ec:	e7e8      	b.n	800d5c0 <__ieee754_pow+0x118>
 800d5ee:	f1b9 0f00 	cmp.w	r9, #0
 800d5f2:	f04f 0000 	mov.w	r0, #0
 800d5f6:	f04f 0100 	mov.w	r1, #0
 800d5fa:	f6bf af72 	bge.w	800d4e2 <__ieee754_pow+0x3a>
 800d5fe:	e9dd 0300 	ldrd	r0, r3, [sp]
 800d602:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800d606:	e76c      	b.n	800d4e2 <__ieee754_pow+0x3a>
 800d608:	4a50      	ldr	r2, [pc, #320]	@ (800d74c <__ieee754_pow+0x2a4>)
 800d60a:	4591      	cmp	r9, r2
 800d60c:	d10a      	bne.n	800d624 <__ieee754_pow+0x17c>
 800d60e:	f1b8 0f00 	cmp.w	r8, #0
 800d612:	db07      	blt.n	800d624 <__ieee754_pow+0x17c>
 800d614:	ec47 6b10 	vmov	d0, r6, r7
 800d618:	b011      	add	sp, #68	@ 0x44
 800d61a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d61e:	f000 bd4f 	b.w	800e0c0 <__ieee754_sqrt>
 800d622:	2400      	movs	r4, #0
 800d624:	ec47 6b10 	vmov	d0, r6, r7
 800d628:	9302      	str	r3, [sp, #8]
 800d62a:	f000 fc87 	bl	800df3c <fabs>
 800d62e:	9b02      	ldr	r3, [sp, #8]
 800d630:	ec51 0b10 	vmov	r0, r1, d0
 800d634:	bb43      	cbnz	r3, 800d688 <__ieee754_pow+0x1e0>
 800d636:	4b43      	ldr	r3, [pc, #268]	@ (800d744 <__ieee754_pow+0x29c>)
 800d638:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800d63c:	429a      	cmp	r2, r3
 800d63e:	d000      	beq.n	800d642 <__ieee754_pow+0x19a>
 800d640:	bb15      	cbnz	r5, 800d688 <__ieee754_pow+0x1e0>
 800d642:	f1b9 0f00 	cmp.w	r9, #0
 800d646:	da05      	bge.n	800d654 <__ieee754_pow+0x1ac>
 800d648:	4602      	mov	r2, r0
 800d64a:	460b      	mov	r3, r1
 800d64c:	2000      	movs	r0, #0
 800d64e:	493d      	ldr	r1, [pc, #244]	@ (800d744 <__ieee754_pow+0x29c>)
 800d650:	f7f3 f8fc 	bl	800084c <__aeabi_ddiv>
 800d654:	f1b8 0f00 	cmp.w	r8, #0
 800d658:	f6bf af43 	bge.w	800d4e2 <__ieee754_pow+0x3a>
 800d65c:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800d660:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800d664:	4325      	orrs	r5, r4
 800d666:	d108      	bne.n	800d67a <__ieee754_pow+0x1d2>
 800d668:	4602      	mov	r2, r0
 800d66a:	460b      	mov	r3, r1
 800d66c:	4610      	mov	r0, r2
 800d66e:	4619      	mov	r1, r3
 800d670:	f7f2 fe0a 	bl	8000288 <__aeabi_dsub>
 800d674:	4602      	mov	r2, r0
 800d676:	460b      	mov	r3, r1
 800d678:	e79e      	b.n	800d5b8 <__ieee754_pow+0x110>
 800d67a:	2c01      	cmp	r4, #1
 800d67c:	f47f af31 	bne.w	800d4e2 <__ieee754_pow+0x3a>
 800d680:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d684:	4619      	mov	r1, r3
 800d686:	e72c      	b.n	800d4e2 <__ieee754_pow+0x3a>
 800d688:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800d68c:	3b01      	subs	r3, #1
 800d68e:	ea53 0204 	orrs.w	r2, r3, r4
 800d692:	d102      	bne.n	800d69a <__ieee754_pow+0x1f2>
 800d694:	4632      	mov	r2, r6
 800d696:	463b      	mov	r3, r7
 800d698:	e7e8      	b.n	800d66c <__ieee754_pow+0x1c4>
 800d69a:	3c01      	subs	r4, #1
 800d69c:	431c      	orrs	r4, r3
 800d69e:	d016      	beq.n	800d6ce <__ieee754_pow+0x226>
 800d6a0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d728 <__ieee754_pow+0x280>
 800d6a4:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800d6a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d6ac:	f240 8110 	bls.w	800d8d0 <__ieee754_pow+0x428>
 800d6b0:	4b27      	ldr	r3, [pc, #156]	@ (800d750 <__ieee754_pow+0x2a8>)
 800d6b2:	459a      	cmp	sl, r3
 800d6b4:	4b24      	ldr	r3, [pc, #144]	@ (800d748 <__ieee754_pow+0x2a0>)
 800d6b6:	d916      	bls.n	800d6e6 <__ieee754_pow+0x23e>
 800d6b8:	429d      	cmp	r5, r3
 800d6ba:	d80b      	bhi.n	800d6d4 <__ieee754_pow+0x22c>
 800d6bc:	f1b9 0f00 	cmp.w	r9, #0
 800d6c0:	da0b      	bge.n	800d6da <__ieee754_pow+0x232>
 800d6c2:	2000      	movs	r0, #0
 800d6c4:	b011      	add	sp, #68	@ 0x44
 800d6c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6ca:	f000 bcf1 	b.w	800e0b0 <__math_oflow>
 800d6ce:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800d730 <__ieee754_pow+0x288>
 800d6d2:	e7e7      	b.n	800d6a4 <__ieee754_pow+0x1fc>
 800d6d4:	f1b9 0f00 	cmp.w	r9, #0
 800d6d8:	dcf3      	bgt.n	800d6c2 <__ieee754_pow+0x21a>
 800d6da:	2000      	movs	r0, #0
 800d6dc:	b011      	add	sp, #68	@ 0x44
 800d6de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6e2:	f000 bcdd 	b.w	800e0a0 <__math_uflow>
 800d6e6:	429d      	cmp	r5, r3
 800d6e8:	d20c      	bcs.n	800d704 <__ieee754_pow+0x25c>
 800d6ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d6ee:	2200      	movs	r2, #0
 800d6f0:	2300      	movs	r3, #0
 800d6f2:	f7f3 f9f3 	bl	8000adc <__aeabi_dcmplt>
 800d6f6:	3800      	subs	r0, #0
 800d6f8:	bf18      	it	ne
 800d6fa:	2001      	movne	r0, #1
 800d6fc:	f1b9 0f00 	cmp.w	r9, #0
 800d700:	daec      	bge.n	800d6dc <__ieee754_pow+0x234>
 800d702:	e7df      	b.n	800d6c4 <__ieee754_pow+0x21c>
 800d704:	4b0f      	ldr	r3, [pc, #60]	@ (800d744 <__ieee754_pow+0x29c>)
 800d706:	429d      	cmp	r5, r3
 800d708:	f04f 0200 	mov.w	r2, #0
 800d70c:	d922      	bls.n	800d754 <__ieee754_pow+0x2ac>
 800d70e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d712:	2300      	movs	r3, #0
 800d714:	f7f3 f9e2 	bl	8000adc <__aeabi_dcmplt>
 800d718:	3800      	subs	r0, #0
 800d71a:	bf18      	it	ne
 800d71c:	2001      	movne	r0, #1
 800d71e:	f1b9 0f00 	cmp.w	r9, #0
 800d722:	dccf      	bgt.n	800d6c4 <__ieee754_pow+0x21c>
 800d724:	e7da      	b.n	800d6dc <__ieee754_pow+0x234>
 800d726:	bf00      	nop
 800d728:	00000000 	.word	0x00000000
 800d72c:	3ff00000 	.word	0x3ff00000
 800d730:	00000000 	.word	0x00000000
 800d734:	bff00000 	.word	0xbff00000
 800d738:	fff00000 	.word	0xfff00000
 800d73c:	7ff00000 	.word	0x7ff00000
 800d740:	433fffff 	.word	0x433fffff
 800d744:	3ff00000 	.word	0x3ff00000
 800d748:	3fefffff 	.word	0x3fefffff
 800d74c:	3fe00000 	.word	0x3fe00000
 800d750:	43f00000 	.word	0x43f00000
 800d754:	4b5a      	ldr	r3, [pc, #360]	@ (800d8c0 <__ieee754_pow+0x418>)
 800d756:	f7f2 fd97 	bl	8000288 <__aeabi_dsub>
 800d75a:	a351      	add	r3, pc, #324	@ (adr r3, 800d8a0 <__ieee754_pow+0x3f8>)
 800d75c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d760:	4604      	mov	r4, r0
 800d762:	460d      	mov	r5, r1
 800d764:	f7f2 ff48 	bl	80005f8 <__aeabi_dmul>
 800d768:	a34f      	add	r3, pc, #316	@ (adr r3, 800d8a8 <__ieee754_pow+0x400>)
 800d76a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d76e:	4606      	mov	r6, r0
 800d770:	460f      	mov	r7, r1
 800d772:	4620      	mov	r0, r4
 800d774:	4629      	mov	r1, r5
 800d776:	f7f2 ff3f 	bl	80005f8 <__aeabi_dmul>
 800d77a:	4b52      	ldr	r3, [pc, #328]	@ (800d8c4 <__ieee754_pow+0x41c>)
 800d77c:	4682      	mov	sl, r0
 800d77e:	468b      	mov	fp, r1
 800d780:	2200      	movs	r2, #0
 800d782:	4620      	mov	r0, r4
 800d784:	4629      	mov	r1, r5
 800d786:	f7f2 ff37 	bl	80005f8 <__aeabi_dmul>
 800d78a:	4602      	mov	r2, r0
 800d78c:	460b      	mov	r3, r1
 800d78e:	a148      	add	r1, pc, #288	@ (adr r1, 800d8b0 <__ieee754_pow+0x408>)
 800d790:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d794:	f7f2 fd78 	bl	8000288 <__aeabi_dsub>
 800d798:	4622      	mov	r2, r4
 800d79a:	462b      	mov	r3, r5
 800d79c:	f7f2 ff2c 	bl	80005f8 <__aeabi_dmul>
 800d7a0:	4602      	mov	r2, r0
 800d7a2:	460b      	mov	r3, r1
 800d7a4:	2000      	movs	r0, #0
 800d7a6:	4948      	ldr	r1, [pc, #288]	@ (800d8c8 <__ieee754_pow+0x420>)
 800d7a8:	f7f2 fd6e 	bl	8000288 <__aeabi_dsub>
 800d7ac:	4622      	mov	r2, r4
 800d7ae:	4680      	mov	r8, r0
 800d7b0:	4689      	mov	r9, r1
 800d7b2:	462b      	mov	r3, r5
 800d7b4:	4620      	mov	r0, r4
 800d7b6:	4629      	mov	r1, r5
 800d7b8:	f7f2 ff1e 	bl	80005f8 <__aeabi_dmul>
 800d7bc:	4602      	mov	r2, r0
 800d7be:	460b      	mov	r3, r1
 800d7c0:	4640      	mov	r0, r8
 800d7c2:	4649      	mov	r1, r9
 800d7c4:	f7f2 ff18 	bl	80005f8 <__aeabi_dmul>
 800d7c8:	a33b      	add	r3, pc, #236	@ (adr r3, 800d8b8 <__ieee754_pow+0x410>)
 800d7ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7ce:	f7f2 ff13 	bl	80005f8 <__aeabi_dmul>
 800d7d2:	4602      	mov	r2, r0
 800d7d4:	460b      	mov	r3, r1
 800d7d6:	4650      	mov	r0, sl
 800d7d8:	4659      	mov	r1, fp
 800d7da:	f7f2 fd55 	bl	8000288 <__aeabi_dsub>
 800d7de:	4602      	mov	r2, r0
 800d7e0:	460b      	mov	r3, r1
 800d7e2:	4680      	mov	r8, r0
 800d7e4:	4689      	mov	r9, r1
 800d7e6:	4630      	mov	r0, r6
 800d7e8:	4639      	mov	r1, r7
 800d7ea:	f7f2 fd4f 	bl	800028c <__adddf3>
 800d7ee:	2400      	movs	r4, #0
 800d7f0:	4632      	mov	r2, r6
 800d7f2:	463b      	mov	r3, r7
 800d7f4:	4620      	mov	r0, r4
 800d7f6:	460d      	mov	r5, r1
 800d7f8:	f7f2 fd46 	bl	8000288 <__aeabi_dsub>
 800d7fc:	4602      	mov	r2, r0
 800d7fe:	460b      	mov	r3, r1
 800d800:	4640      	mov	r0, r8
 800d802:	4649      	mov	r1, r9
 800d804:	f7f2 fd40 	bl	8000288 <__aeabi_dsub>
 800d808:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d80c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d810:	2300      	movs	r3, #0
 800d812:	9304      	str	r3, [sp, #16]
 800d814:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800d818:	4606      	mov	r6, r0
 800d81a:	460f      	mov	r7, r1
 800d81c:	465b      	mov	r3, fp
 800d81e:	4652      	mov	r2, sl
 800d820:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d824:	f7f2 fd30 	bl	8000288 <__aeabi_dsub>
 800d828:	4622      	mov	r2, r4
 800d82a:	462b      	mov	r3, r5
 800d82c:	f7f2 fee4 	bl	80005f8 <__aeabi_dmul>
 800d830:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d834:	4680      	mov	r8, r0
 800d836:	4689      	mov	r9, r1
 800d838:	4630      	mov	r0, r6
 800d83a:	4639      	mov	r1, r7
 800d83c:	f7f2 fedc 	bl	80005f8 <__aeabi_dmul>
 800d840:	4602      	mov	r2, r0
 800d842:	460b      	mov	r3, r1
 800d844:	4640      	mov	r0, r8
 800d846:	4649      	mov	r1, r9
 800d848:	f7f2 fd20 	bl	800028c <__adddf3>
 800d84c:	465b      	mov	r3, fp
 800d84e:	4606      	mov	r6, r0
 800d850:	460f      	mov	r7, r1
 800d852:	4652      	mov	r2, sl
 800d854:	4620      	mov	r0, r4
 800d856:	4629      	mov	r1, r5
 800d858:	f7f2 fece 	bl	80005f8 <__aeabi_dmul>
 800d85c:	460b      	mov	r3, r1
 800d85e:	4602      	mov	r2, r0
 800d860:	4680      	mov	r8, r0
 800d862:	4689      	mov	r9, r1
 800d864:	4630      	mov	r0, r6
 800d866:	4639      	mov	r1, r7
 800d868:	f7f2 fd10 	bl	800028c <__adddf3>
 800d86c:	4b17      	ldr	r3, [pc, #92]	@ (800d8cc <__ieee754_pow+0x424>)
 800d86e:	4299      	cmp	r1, r3
 800d870:	4604      	mov	r4, r0
 800d872:	460d      	mov	r5, r1
 800d874:	468b      	mov	fp, r1
 800d876:	f340 820b 	ble.w	800dc90 <__ieee754_pow+0x7e8>
 800d87a:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800d87e:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800d882:	4303      	orrs	r3, r0
 800d884:	f000 81ea 	beq.w	800dc5c <__ieee754_pow+0x7b4>
 800d888:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d88c:	2200      	movs	r2, #0
 800d88e:	2300      	movs	r3, #0
 800d890:	f7f3 f924 	bl	8000adc <__aeabi_dcmplt>
 800d894:	3800      	subs	r0, #0
 800d896:	bf18      	it	ne
 800d898:	2001      	movne	r0, #1
 800d89a:	e713      	b.n	800d6c4 <__ieee754_pow+0x21c>
 800d89c:	f3af 8000 	nop.w
 800d8a0:	60000000 	.word	0x60000000
 800d8a4:	3ff71547 	.word	0x3ff71547
 800d8a8:	f85ddf44 	.word	0xf85ddf44
 800d8ac:	3e54ae0b 	.word	0x3e54ae0b
 800d8b0:	55555555 	.word	0x55555555
 800d8b4:	3fd55555 	.word	0x3fd55555
 800d8b8:	652b82fe 	.word	0x652b82fe
 800d8bc:	3ff71547 	.word	0x3ff71547
 800d8c0:	3ff00000 	.word	0x3ff00000
 800d8c4:	3fd00000 	.word	0x3fd00000
 800d8c8:	3fe00000 	.word	0x3fe00000
 800d8cc:	408fffff 	.word	0x408fffff
 800d8d0:	4bd5      	ldr	r3, [pc, #852]	@ (800dc28 <__ieee754_pow+0x780>)
 800d8d2:	ea08 0303 	and.w	r3, r8, r3
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	b92b      	cbnz	r3, 800d8e6 <__ieee754_pow+0x43e>
 800d8da:	4bd4      	ldr	r3, [pc, #848]	@ (800dc2c <__ieee754_pow+0x784>)
 800d8dc:	f7f2 fe8c 	bl	80005f8 <__aeabi_dmul>
 800d8e0:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800d8e4:	468b      	mov	fp, r1
 800d8e6:	ea4f 532b 	mov.w	r3, fp, asr #20
 800d8ea:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800d8ee:	4413      	add	r3, r2
 800d8f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800d8f2:	4bcf      	ldr	r3, [pc, #828]	@ (800dc30 <__ieee754_pow+0x788>)
 800d8f4:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800d8f8:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800d8fc:	459b      	cmp	fp, r3
 800d8fe:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d902:	dd08      	ble.n	800d916 <__ieee754_pow+0x46e>
 800d904:	4bcb      	ldr	r3, [pc, #812]	@ (800dc34 <__ieee754_pow+0x78c>)
 800d906:	459b      	cmp	fp, r3
 800d908:	f340 81a5 	ble.w	800dc56 <__ieee754_pow+0x7ae>
 800d90c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d90e:	3301      	adds	r3, #1
 800d910:	930a      	str	r3, [sp, #40]	@ 0x28
 800d912:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800d916:	f04f 0a00 	mov.w	sl, #0
 800d91a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800d91e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d920:	4bc5      	ldr	r3, [pc, #788]	@ (800dc38 <__ieee754_pow+0x790>)
 800d922:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d926:	ed93 7b00 	vldr	d7, [r3]
 800d92a:	4629      	mov	r1, r5
 800d92c:	ec53 2b17 	vmov	r2, r3, d7
 800d930:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d934:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d938:	f7f2 fca6 	bl	8000288 <__aeabi_dsub>
 800d93c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d940:	4606      	mov	r6, r0
 800d942:	460f      	mov	r7, r1
 800d944:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d948:	f7f2 fca0 	bl	800028c <__adddf3>
 800d94c:	4602      	mov	r2, r0
 800d94e:	460b      	mov	r3, r1
 800d950:	2000      	movs	r0, #0
 800d952:	49ba      	ldr	r1, [pc, #744]	@ (800dc3c <__ieee754_pow+0x794>)
 800d954:	f7f2 ff7a 	bl	800084c <__aeabi_ddiv>
 800d958:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800d95c:	4602      	mov	r2, r0
 800d95e:	460b      	mov	r3, r1
 800d960:	4630      	mov	r0, r6
 800d962:	4639      	mov	r1, r7
 800d964:	f7f2 fe48 	bl	80005f8 <__aeabi_dmul>
 800d968:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d96c:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800d970:	106d      	asrs	r5, r5, #1
 800d972:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800d976:	f04f 0b00 	mov.w	fp, #0
 800d97a:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800d97e:	4661      	mov	r1, ip
 800d980:	2200      	movs	r2, #0
 800d982:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800d986:	4658      	mov	r0, fp
 800d988:	46e1      	mov	r9, ip
 800d98a:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800d98e:	4614      	mov	r4, r2
 800d990:	461d      	mov	r5, r3
 800d992:	f7f2 fe31 	bl	80005f8 <__aeabi_dmul>
 800d996:	4602      	mov	r2, r0
 800d998:	460b      	mov	r3, r1
 800d99a:	4630      	mov	r0, r6
 800d99c:	4639      	mov	r1, r7
 800d99e:	f7f2 fc73 	bl	8000288 <__aeabi_dsub>
 800d9a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d9a6:	4606      	mov	r6, r0
 800d9a8:	460f      	mov	r7, r1
 800d9aa:	4620      	mov	r0, r4
 800d9ac:	4629      	mov	r1, r5
 800d9ae:	f7f2 fc6b 	bl	8000288 <__aeabi_dsub>
 800d9b2:	4602      	mov	r2, r0
 800d9b4:	460b      	mov	r3, r1
 800d9b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d9ba:	f7f2 fc65 	bl	8000288 <__aeabi_dsub>
 800d9be:	465a      	mov	r2, fp
 800d9c0:	464b      	mov	r3, r9
 800d9c2:	f7f2 fe19 	bl	80005f8 <__aeabi_dmul>
 800d9c6:	4602      	mov	r2, r0
 800d9c8:	460b      	mov	r3, r1
 800d9ca:	4630      	mov	r0, r6
 800d9cc:	4639      	mov	r1, r7
 800d9ce:	f7f2 fc5b 	bl	8000288 <__aeabi_dsub>
 800d9d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d9d6:	f7f2 fe0f 	bl	80005f8 <__aeabi_dmul>
 800d9da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d9de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d9e2:	4610      	mov	r0, r2
 800d9e4:	4619      	mov	r1, r3
 800d9e6:	f7f2 fe07 	bl	80005f8 <__aeabi_dmul>
 800d9ea:	a37d      	add	r3, pc, #500	@ (adr r3, 800dbe0 <__ieee754_pow+0x738>)
 800d9ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9f0:	4604      	mov	r4, r0
 800d9f2:	460d      	mov	r5, r1
 800d9f4:	f7f2 fe00 	bl	80005f8 <__aeabi_dmul>
 800d9f8:	a37b      	add	r3, pc, #492	@ (adr r3, 800dbe8 <__ieee754_pow+0x740>)
 800d9fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9fe:	f7f2 fc45 	bl	800028c <__adddf3>
 800da02:	4622      	mov	r2, r4
 800da04:	462b      	mov	r3, r5
 800da06:	f7f2 fdf7 	bl	80005f8 <__aeabi_dmul>
 800da0a:	a379      	add	r3, pc, #484	@ (adr r3, 800dbf0 <__ieee754_pow+0x748>)
 800da0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da10:	f7f2 fc3c 	bl	800028c <__adddf3>
 800da14:	4622      	mov	r2, r4
 800da16:	462b      	mov	r3, r5
 800da18:	f7f2 fdee 	bl	80005f8 <__aeabi_dmul>
 800da1c:	a376      	add	r3, pc, #472	@ (adr r3, 800dbf8 <__ieee754_pow+0x750>)
 800da1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da22:	f7f2 fc33 	bl	800028c <__adddf3>
 800da26:	4622      	mov	r2, r4
 800da28:	462b      	mov	r3, r5
 800da2a:	f7f2 fde5 	bl	80005f8 <__aeabi_dmul>
 800da2e:	a374      	add	r3, pc, #464	@ (adr r3, 800dc00 <__ieee754_pow+0x758>)
 800da30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da34:	f7f2 fc2a 	bl	800028c <__adddf3>
 800da38:	4622      	mov	r2, r4
 800da3a:	462b      	mov	r3, r5
 800da3c:	f7f2 fddc 	bl	80005f8 <__aeabi_dmul>
 800da40:	a371      	add	r3, pc, #452	@ (adr r3, 800dc08 <__ieee754_pow+0x760>)
 800da42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da46:	f7f2 fc21 	bl	800028c <__adddf3>
 800da4a:	4622      	mov	r2, r4
 800da4c:	4606      	mov	r6, r0
 800da4e:	460f      	mov	r7, r1
 800da50:	462b      	mov	r3, r5
 800da52:	4620      	mov	r0, r4
 800da54:	4629      	mov	r1, r5
 800da56:	f7f2 fdcf 	bl	80005f8 <__aeabi_dmul>
 800da5a:	4602      	mov	r2, r0
 800da5c:	460b      	mov	r3, r1
 800da5e:	4630      	mov	r0, r6
 800da60:	4639      	mov	r1, r7
 800da62:	f7f2 fdc9 	bl	80005f8 <__aeabi_dmul>
 800da66:	465a      	mov	r2, fp
 800da68:	4604      	mov	r4, r0
 800da6a:	460d      	mov	r5, r1
 800da6c:	464b      	mov	r3, r9
 800da6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da72:	f7f2 fc0b 	bl	800028c <__adddf3>
 800da76:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800da7a:	f7f2 fdbd 	bl	80005f8 <__aeabi_dmul>
 800da7e:	4622      	mov	r2, r4
 800da80:	462b      	mov	r3, r5
 800da82:	f7f2 fc03 	bl	800028c <__adddf3>
 800da86:	465a      	mov	r2, fp
 800da88:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800da8c:	464b      	mov	r3, r9
 800da8e:	4658      	mov	r0, fp
 800da90:	4649      	mov	r1, r9
 800da92:	f7f2 fdb1 	bl	80005f8 <__aeabi_dmul>
 800da96:	4b6a      	ldr	r3, [pc, #424]	@ (800dc40 <__ieee754_pow+0x798>)
 800da98:	2200      	movs	r2, #0
 800da9a:	4606      	mov	r6, r0
 800da9c:	460f      	mov	r7, r1
 800da9e:	f7f2 fbf5 	bl	800028c <__adddf3>
 800daa2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800daa6:	f7f2 fbf1 	bl	800028c <__adddf3>
 800daaa:	46d8      	mov	r8, fp
 800daac:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800dab0:	460d      	mov	r5, r1
 800dab2:	465a      	mov	r2, fp
 800dab4:	460b      	mov	r3, r1
 800dab6:	4640      	mov	r0, r8
 800dab8:	4649      	mov	r1, r9
 800daba:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800dabe:	f7f2 fd9b 	bl	80005f8 <__aeabi_dmul>
 800dac2:	465c      	mov	r4, fp
 800dac4:	4680      	mov	r8, r0
 800dac6:	4689      	mov	r9, r1
 800dac8:	4b5d      	ldr	r3, [pc, #372]	@ (800dc40 <__ieee754_pow+0x798>)
 800daca:	2200      	movs	r2, #0
 800dacc:	4620      	mov	r0, r4
 800dace:	4629      	mov	r1, r5
 800dad0:	f7f2 fbda 	bl	8000288 <__aeabi_dsub>
 800dad4:	4632      	mov	r2, r6
 800dad6:	463b      	mov	r3, r7
 800dad8:	f7f2 fbd6 	bl	8000288 <__aeabi_dsub>
 800dadc:	4602      	mov	r2, r0
 800dade:	460b      	mov	r3, r1
 800dae0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800dae4:	f7f2 fbd0 	bl	8000288 <__aeabi_dsub>
 800dae8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800daec:	f7f2 fd84 	bl	80005f8 <__aeabi_dmul>
 800daf0:	4622      	mov	r2, r4
 800daf2:	4606      	mov	r6, r0
 800daf4:	460f      	mov	r7, r1
 800daf6:	462b      	mov	r3, r5
 800daf8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dafc:	f7f2 fd7c 	bl	80005f8 <__aeabi_dmul>
 800db00:	4602      	mov	r2, r0
 800db02:	460b      	mov	r3, r1
 800db04:	4630      	mov	r0, r6
 800db06:	4639      	mov	r1, r7
 800db08:	f7f2 fbc0 	bl	800028c <__adddf3>
 800db0c:	4606      	mov	r6, r0
 800db0e:	460f      	mov	r7, r1
 800db10:	4602      	mov	r2, r0
 800db12:	460b      	mov	r3, r1
 800db14:	4640      	mov	r0, r8
 800db16:	4649      	mov	r1, r9
 800db18:	f7f2 fbb8 	bl	800028c <__adddf3>
 800db1c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800db20:	a33b      	add	r3, pc, #236	@ (adr r3, 800dc10 <__ieee754_pow+0x768>)
 800db22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db26:	4658      	mov	r0, fp
 800db28:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800db2c:	460d      	mov	r5, r1
 800db2e:	f7f2 fd63 	bl	80005f8 <__aeabi_dmul>
 800db32:	465c      	mov	r4, fp
 800db34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800db38:	4642      	mov	r2, r8
 800db3a:	464b      	mov	r3, r9
 800db3c:	4620      	mov	r0, r4
 800db3e:	4629      	mov	r1, r5
 800db40:	f7f2 fba2 	bl	8000288 <__aeabi_dsub>
 800db44:	4602      	mov	r2, r0
 800db46:	460b      	mov	r3, r1
 800db48:	4630      	mov	r0, r6
 800db4a:	4639      	mov	r1, r7
 800db4c:	f7f2 fb9c 	bl	8000288 <__aeabi_dsub>
 800db50:	a331      	add	r3, pc, #196	@ (adr r3, 800dc18 <__ieee754_pow+0x770>)
 800db52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db56:	f7f2 fd4f 	bl	80005f8 <__aeabi_dmul>
 800db5a:	a331      	add	r3, pc, #196	@ (adr r3, 800dc20 <__ieee754_pow+0x778>)
 800db5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db60:	4606      	mov	r6, r0
 800db62:	460f      	mov	r7, r1
 800db64:	4620      	mov	r0, r4
 800db66:	4629      	mov	r1, r5
 800db68:	f7f2 fd46 	bl	80005f8 <__aeabi_dmul>
 800db6c:	4602      	mov	r2, r0
 800db6e:	460b      	mov	r3, r1
 800db70:	4630      	mov	r0, r6
 800db72:	4639      	mov	r1, r7
 800db74:	f7f2 fb8a 	bl	800028c <__adddf3>
 800db78:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800db7a:	4b32      	ldr	r3, [pc, #200]	@ (800dc44 <__ieee754_pow+0x79c>)
 800db7c:	4413      	add	r3, r2
 800db7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db82:	f7f2 fb83 	bl	800028c <__adddf3>
 800db86:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800db8a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800db8c:	f7f2 fcca 	bl	8000524 <__aeabi_i2d>
 800db90:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800db92:	4b2d      	ldr	r3, [pc, #180]	@ (800dc48 <__ieee754_pow+0x7a0>)
 800db94:	4413      	add	r3, r2
 800db96:	e9d3 8900 	ldrd	r8, r9, [r3]
 800db9a:	4606      	mov	r6, r0
 800db9c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800dba0:	460f      	mov	r7, r1
 800dba2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dba6:	f7f2 fb71 	bl	800028c <__adddf3>
 800dbaa:	4642      	mov	r2, r8
 800dbac:	464b      	mov	r3, r9
 800dbae:	f7f2 fb6d 	bl	800028c <__adddf3>
 800dbb2:	4632      	mov	r2, r6
 800dbb4:	463b      	mov	r3, r7
 800dbb6:	f7f2 fb69 	bl	800028c <__adddf3>
 800dbba:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800dbbe:	4632      	mov	r2, r6
 800dbc0:	463b      	mov	r3, r7
 800dbc2:	4658      	mov	r0, fp
 800dbc4:	460d      	mov	r5, r1
 800dbc6:	f7f2 fb5f 	bl	8000288 <__aeabi_dsub>
 800dbca:	4642      	mov	r2, r8
 800dbcc:	464b      	mov	r3, r9
 800dbce:	f7f2 fb5b 	bl	8000288 <__aeabi_dsub>
 800dbd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dbd6:	f7f2 fb57 	bl	8000288 <__aeabi_dsub>
 800dbda:	465c      	mov	r4, fp
 800dbdc:	e036      	b.n	800dc4c <__ieee754_pow+0x7a4>
 800dbde:	bf00      	nop
 800dbe0:	4a454eef 	.word	0x4a454eef
 800dbe4:	3fca7e28 	.word	0x3fca7e28
 800dbe8:	93c9db65 	.word	0x93c9db65
 800dbec:	3fcd864a 	.word	0x3fcd864a
 800dbf0:	a91d4101 	.word	0xa91d4101
 800dbf4:	3fd17460 	.word	0x3fd17460
 800dbf8:	518f264d 	.word	0x518f264d
 800dbfc:	3fd55555 	.word	0x3fd55555
 800dc00:	db6fabff 	.word	0xdb6fabff
 800dc04:	3fdb6db6 	.word	0x3fdb6db6
 800dc08:	33333303 	.word	0x33333303
 800dc0c:	3fe33333 	.word	0x3fe33333
 800dc10:	e0000000 	.word	0xe0000000
 800dc14:	3feec709 	.word	0x3feec709
 800dc18:	dc3a03fd 	.word	0xdc3a03fd
 800dc1c:	3feec709 	.word	0x3feec709
 800dc20:	145b01f5 	.word	0x145b01f5
 800dc24:	be3e2fe0 	.word	0xbe3e2fe0
 800dc28:	7ff00000 	.word	0x7ff00000
 800dc2c:	43400000 	.word	0x43400000
 800dc30:	0003988e 	.word	0x0003988e
 800dc34:	000bb679 	.word	0x000bb679
 800dc38:	0800ea68 	.word	0x0800ea68
 800dc3c:	3ff00000 	.word	0x3ff00000
 800dc40:	40080000 	.word	0x40080000
 800dc44:	0800ea48 	.word	0x0800ea48
 800dc48:	0800ea58 	.word	0x0800ea58
 800dc4c:	4602      	mov	r2, r0
 800dc4e:	460b      	mov	r3, r1
 800dc50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dc54:	e5d6      	b.n	800d804 <__ieee754_pow+0x35c>
 800dc56:	f04f 0a01 	mov.w	sl, #1
 800dc5a:	e65e      	b.n	800d91a <__ieee754_pow+0x472>
 800dc5c:	a3b5      	add	r3, pc, #724	@ (adr r3, 800df34 <__ieee754_pow+0xa8c>)
 800dc5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc62:	4630      	mov	r0, r6
 800dc64:	4639      	mov	r1, r7
 800dc66:	f7f2 fb11 	bl	800028c <__adddf3>
 800dc6a:	4642      	mov	r2, r8
 800dc6c:	e9cd 0100 	strd	r0, r1, [sp]
 800dc70:	464b      	mov	r3, r9
 800dc72:	4620      	mov	r0, r4
 800dc74:	4629      	mov	r1, r5
 800dc76:	f7f2 fb07 	bl	8000288 <__aeabi_dsub>
 800dc7a:	4602      	mov	r2, r0
 800dc7c:	460b      	mov	r3, r1
 800dc7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dc82:	f7f2 ff49 	bl	8000b18 <__aeabi_dcmpgt>
 800dc86:	2800      	cmp	r0, #0
 800dc88:	f47f adfe 	bne.w	800d888 <__ieee754_pow+0x3e0>
 800dc8c:	4ba2      	ldr	r3, [pc, #648]	@ (800df18 <__ieee754_pow+0xa70>)
 800dc8e:	e022      	b.n	800dcd6 <__ieee754_pow+0x82e>
 800dc90:	4ca2      	ldr	r4, [pc, #648]	@ (800df1c <__ieee754_pow+0xa74>)
 800dc92:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800dc96:	42a3      	cmp	r3, r4
 800dc98:	d919      	bls.n	800dcce <__ieee754_pow+0x826>
 800dc9a:	4ba1      	ldr	r3, [pc, #644]	@ (800df20 <__ieee754_pow+0xa78>)
 800dc9c:	440b      	add	r3, r1
 800dc9e:	4303      	orrs	r3, r0
 800dca0:	d009      	beq.n	800dcb6 <__ieee754_pow+0x80e>
 800dca2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dca6:	2200      	movs	r2, #0
 800dca8:	2300      	movs	r3, #0
 800dcaa:	f7f2 ff17 	bl	8000adc <__aeabi_dcmplt>
 800dcae:	3800      	subs	r0, #0
 800dcb0:	bf18      	it	ne
 800dcb2:	2001      	movne	r0, #1
 800dcb4:	e512      	b.n	800d6dc <__ieee754_pow+0x234>
 800dcb6:	4642      	mov	r2, r8
 800dcb8:	464b      	mov	r3, r9
 800dcba:	f7f2 fae5 	bl	8000288 <__aeabi_dsub>
 800dcbe:	4632      	mov	r2, r6
 800dcc0:	463b      	mov	r3, r7
 800dcc2:	f7f2 ff1f 	bl	8000b04 <__aeabi_dcmpge>
 800dcc6:	2800      	cmp	r0, #0
 800dcc8:	d1eb      	bne.n	800dca2 <__ieee754_pow+0x7fa>
 800dcca:	4b96      	ldr	r3, [pc, #600]	@ (800df24 <__ieee754_pow+0xa7c>)
 800dccc:	e003      	b.n	800dcd6 <__ieee754_pow+0x82e>
 800dcce:	4a96      	ldr	r2, [pc, #600]	@ (800df28 <__ieee754_pow+0xa80>)
 800dcd0:	4293      	cmp	r3, r2
 800dcd2:	f240 80e7 	bls.w	800dea4 <__ieee754_pow+0x9fc>
 800dcd6:	151b      	asrs	r3, r3, #20
 800dcd8:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800dcdc:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800dce0:	fa4a fa03 	asr.w	sl, sl, r3
 800dce4:	44da      	add	sl, fp
 800dce6:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800dcea:	4890      	ldr	r0, [pc, #576]	@ (800df2c <__ieee754_pow+0xa84>)
 800dcec:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800dcf0:	4108      	asrs	r0, r1
 800dcf2:	ea00 030a 	and.w	r3, r0, sl
 800dcf6:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800dcfa:	f1c1 0114 	rsb	r1, r1, #20
 800dcfe:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800dd02:	fa4a fa01 	asr.w	sl, sl, r1
 800dd06:	f1bb 0f00 	cmp.w	fp, #0
 800dd0a:	4640      	mov	r0, r8
 800dd0c:	4649      	mov	r1, r9
 800dd0e:	f04f 0200 	mov.w	r2, #0
 800dd12:	bfb8      	it	lt
 800dd14:	f1ca 0a00 	rsblt	sl, sl, #0
 800dd18:	f7f2 fab6 	bl	8000288 <__aeabi_dsub>
 800dd1c:	4680      	mov	r8, r0
 800dd1e:	4689      	mov	r9, r1
 800dd20:	4632      	mov	r2, r6
 800dd22:	463b      	mov	r3, r7
 800dd24:	4640      	mov	r0, r8
 800dd26:	4649      	mov	r1, r9
 800dd28:	f7f2 fab0 	bl	800028c <__adddf3>
 800dd2c:	2400      	movs	r4, #0
 800dd2e:	a36a      	add	r3, pc, #424	@ (adr r3, 800ded8 <__ieee754_pow+0xa30>)
 800dd30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd34:	4620      	mov	r0, r4
 800dd36:	460d      	mov	r5, r1
 800dd38:	f7f2 fc5e 	bl	80005f8 <__aeabi_dmul>
 800dd3c:	4642      	mov	r2, r8
 800dd3e:	e9cd 0100 	strd	r0, r1, [sp]
 800dd42:	464b      	mov	r3, r9
 800dd44:	4620      	mov	r0, r4
 800dd46:	4629      	mov	r1, r5
 800dd48:	f7f2 fa9e 	bl	8000288 <__aeabi_dsub>
 800dd4c:	4602      	mov	r2, r0
 800dd4e:	460b      	mov	r3, r1
 800dd50:	4630      	mov	r0, r6
 800dd52:	4639      	mov	r1, r7
 800dd54:	f7f2 fa98 	bl	8000288 <__aeabi_dsub>
 800dd58:	a361      	add	r3, pc, #388	@ (adr r3, 800dee0 <__ieee754_pow+0xa38>)
 800dd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd5e:	f7f2 fc4b 	bl	80005f8 <__aeabi_dmul>
 800dd62:	a361      	add	r3, pc, #388	@ (adr r3, 800dee8 <__ieee754_pow+0xa40>)
 800dd64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd68:	4680      	mov	r8, r0
 800dd6a:	4689      	mov	r9, r1
 800dd6c:	4620      	mov	r0, r4
 800dd6e:	4629      	mov	r1, r5
 800dd70:	f7f2 fc42 	bl	80005f8 <__aeabi_dmul>
 800dd74:	4602      	mov	r2, r0
 800dd76:	460b      	mov	r3, r1
 800dd78:	4640      	mov	r0, r8
 800dd7a:	4649      	mov	r1, r9
 800dd7c:	f7f2 fa86 	bl	800028c <__adddf3>
 800dd80:	4604      	mov	r4, r0
 800dd82:	460d      	mov	r5, r1
 800dd84:	4602      	mov	r2, r0
 800dd86:	460b      	mov	r3, r1
 800dd88:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd8c:	f7f2 fa7e 	bl	800028c <__adddf3>
 800dd90:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dd94:	4680      	mov	r8, r0
 800dd96:	4689      	mov	r9, r1
 800dd98:	f7f2 fa76 	bl	8000288 <__aeabi_dsub>
 800dd9c:	4602      	mov	r2, r0
 800dd9e:	460b      	mov	r3, r1
 800dda0:	4620      	mov	r0, r4
 800dda2:	4629      	mov	r1, r5
 800dda4:	f7f2 fa70 	bl	8000288 <__aeabi_dsub>
 800dda8:	4642      	mov	r2, r8
 800ddaa:	4606      	mov	r6, r0
 800ddac:	460f      	mov	r7, r1
 800ddae:	464b      	mov	r3, r9
 800ddb0:	4640      	mov	r0, r8
 800ddb2:	4649      	mov	r1, r9
 800ddb4:	f7f2 fc20 	bl	80005f8 <__aeabi_dmul>
 800ddb8:	a34d      	add	r3, pc, #308	@ (adr r3, 800def0 <__ieee754_pow+0xa48>)
 800ddba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddbe:	4604      	mov	r4, r0
 800ddc0:	460d      	mov	r5, r1
 800ddc2:	f7f2 fc19 	bl	80005f8 <__aeabi_dmul>
 800ddc6:	a34c      	add	r3, pc, #304	@ (adr r3, 800def8 <__ieee754_pow+0xa50>)
 800ddc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddcc:	f7f2 fa5c 	bl	8000288 <__aeabi_dsub>
 800ddd0:	4622      	mov	r2, r4
 800ddd2:	462b      	mov	r3, r5
 800ddd4:	f7f2 fc10 	bl	80005f8 <__aeabi_dmul>
 800ddd8:	a349      	add	r3, pc, #292	@ (adr r3, 800df00 <__ieee754_pow+0xa58>)
 800ddda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddde:	f7f2 fa55 	bl	800028c <__adddf3>
 800dde2:	4622      	mov	r2, r4
 800dde4:	462b      	mov	r3, r5
 800dde6:	f7f2 fc07 	bl	80005f8 <__aeabi_dmul>
 800ddea:	a347      	add	r3, pc, #284	@ (adr r3, 800df08 <__ieee754_pow+0xa60>)
 800ddec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddf0:	f7f2 fa4a 	bl	8000288 <__aeabi_dsub>
 800ddf4:	4622      	mov	r2, r4
 800ddf6:	462b      	mov	r3, r5
 800ddf8:	f7f2 fbfe 	bl	80005f8 <__aeabi_dmul>
 800ddfc:	a344      	add	r3, pc, #272	@ (adr r3, 800df10 <__ieee754_pow+0xa68>)
 800ddfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de02:	f7f2 fa43 	bl	800028c <__adddf3>
 800de06:	4622      	mov	r2, r4
 800de08:	462b      	mov	r3, r5
 800de0a:	f7f2 fbf5 	bl	80005f8 <__aeabi_dmul>
 800de0e:	4602      	mov	r2, r0
 800de10:	460b      	mov	r3, r1
 800de12:	4640      	mov	r0, r8
 800de14:	4649      	mov	r1, r9
 800de16:	f7f2 fa37 	bl	8000288 <__aeabi_dsub>
 800de1a:	4604      	mov	r4, r0
 800de1c:	460d      	mov	r5, r1
 800de1e:	4602      	mov	r2, r0
 800de20:	460b      	mov	r3, r1
 800de22:	4640      	mov	r0, r8
 800de24:	4649      	mov	r1, r9
 800de26:	f7f2 fbe7 	bl	80005f8 <__aeabi_dmul>
 800de2a:	2200      	movs	r2, #0
 800de2c:	e9cd 0100 	strd	r0, r1, [sp]
 800de30:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800de34:	4620      	mov	r0, r4
 800de36:	4629      	mov	r1, r5
 800de38:	f7f2 fa26 	bl	8000288 <__aeabi_dsub>
 800de3c:	4602      	mov	r2, r0
 800de3e:	460b      	mov	r3, r1
 800de40:	e9dd 0100 	ldrd	r0, r1, [sp]
 800de44:	f7f2 fd02 	bl	800084c <__aeabi_ddiv>
 800de48:	4632      	mov	r2, r6
 800de4a:	4604      	mov	r4, r0
 800de4c:	460d      	mov	r5, r1
 800de4e:	463b      	mov	r3, r7
 800de50:	4640      	mov	r0, r8
 800de52:	4649      	mov	r1, r9
 800de54:	f7f2 fbd0 	bl	80005f8 <__aeabi_dmul>
 800de58:	4632      	mov	r2, r6
 800de5a:	463b      	mov	r3, r7
 800de5c:	f7f2 fa16 	bl	800028c <__adddf3>
 800de60:	4602      	mov	r2, r0
 800de62:	460b      	mov	r3, r1
 800de64:	4620      	mov	r0, r4
 800de66:	4629      	mov	r1, r5
 800de68:	f7f2 fa0e 	bl	8000288 <__aeabi_dsub>
 800de6c:	4642      	mov	r2, r8
 800de6e:	464b      	mov	r3, r9
 800de70:	f7f2 fa0a 	bl	8000288 <__aeabi_dsub>
 800de74:	460b      	mov	r3, r1
 800de76:	4602      	mov	r2, r0
 800de78:	492d      	ldr	r1, [pc, #180]	@ (800df30 <__ieee754_pow+0xa88>)
 800de7a:	2000      	movs	r0, #0
 800de7c:	f7f2 fa04 	bl	8000288 <__aeabi_dsub>
 800de80:	ec41 0b10 	vmov	d0, r0, r1
 800de84:	ee10 3a90 	vmov	r3, s1
 800de88:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800de8c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800de90:	da0b      	bge.n	800deaa <__ieee754_pow+0xa02>
 800de92:	4650      	mov	r0, sl
 800de94:	f000 f85c 	bl	800df50 <scalbn>
 800de98:	ec51 0b10 	vmov	r0, r1, d0
 800de9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dea0:	f7ff bb6d 	b.w	800d57e <__ieee754_pow+0xd6>
 800dea4:	f8dd a010 	ldr.w	sl, [sp, #16]
 800dea8:	e73a      	b.n	800dd20 <__ieee754_pow+0x878>
 800deaa:	ec51 0b10 	vmov	r0, r1, d0
 800deae:	4619      	mov	r1, r3
 800deb0:	e7f4      	b.n	800de9c <__ieee754_pow+0x9f4>
 800deb2:	491f      	ldr	r1, [pc, #124]	@ (800df30 <__ieee754_pow+0xa88>)
 800deb4:	2000      	movs	r0, #0
 800deb6:	f7ff bb14 	b.w	800d4e2 <__ieee754_pow+0x3a>
 800deba:	e9dd 0100 	ldrd	r0, r1, [sp]
 800debe:	f7ff bb10 	b.w	800d4e2 <__ieee754_pow+0x3a>
 800dec2:	4630      	mov	r0, r6
 800dec4:	4639      	mov	r1, r7
 800dec6:	f7ff bb0c 	b.w	800d4e2 <__ieee754_pow+0x3a>
 800deca:	460c      	mov	r4, r1
 800decc:	f7ff bb69 	b.w	800d5a2 <__ieee754_pow+0xfa>
 800ded0:	2400      	movs	r4, #0
 800ded2:	f7ff bb4b 	b.w	800d56c <__ieee754_pow+0xc4>
 800ded6:	bf00      	nop
 800ded8:	00000000 	.word	0x00000000
 800dedc:	3fe62e43 	.word	0x3fe62e43
 800dee0:	fefa39ef 	.word	0xfefa39ef
 800dee4:	3fe62e42 	.word	0x3fe62e42
 800dee8:	0ca86c39 	.word	0x0ca86c39
 800deec:	be205c61 	.word	0xbe205c61
 800def0:	72bea4d0 	.word	0x72bea4d0
 800def4:	3e663769 	.word	0x3e663769
 800def8:	c5d26bf1 	.word	0xc5d26bf1
 800defc:	3ebbbd41 	.word	0x3ebbbd41
 800df00:	af25de2c 	.word	0xaf25de2c
 800df04:	3f11566a 	.word	0x3f11566a
 800df08:	16bebd93 	.word	0x16bebd93
 800df0c:	3f66c16c 	.word	0x3f66c16c
 800df10:	5555553e 	.word	0x5555553e
 800df14:	3fc55555 	.word	0x3fc55555
 800df18:	40900000 	.word	0x40900000
 800df1c:	4090cbff 	.word	0x4090cbff
 800df20:	3f6f3400 	.word	0x3f6f3400
 800df24:	4090cc00 	.word	0x4090cc00
 800df28:	3fe00000 	.word	0x3fe00000
 800df2c:	fff00000 	.word	0xfff00000
 800df30:	3ff00000 	.word	0x3ff00000
 800df34:	652b82fe 	.word	0x652b82fe
 800df38:	3c971547 	.word	0x3c971547

0800df3c <fabs>:
 800df3c:	ec51 0b10 	vmov	r0, r1, d0
 800df40:	4602      	mov	r2, r0
 800df42:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800df46:	ec43 2b10 	vmov	d0, r2, r3
 800df4a:	4770      	bx	lr
 800df4c:	0000      	movs	r0, r0
	...

0800df50 <scalbn>:
 800df50:	b570      	push	{r4, r5, r6, lr}
 800df52:	ec55 4b10 	vmov	r4, r5, d0
 800df56:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800df5a:	4606      	mov	r6, r0
 800df5c:	462b      	mov	r3, r5
 800df5e:	b991      	cbnz	r1, 800df86 <scalbn+0x36>
 800df60:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800df64:	4323      	orrs	r3, r4
 800df66:	d03b      	beq.n	800dfe0 <scalbn+0x90>
 800df68:	4b33      	ldr	r3, [pc, #204]	@ (800e038 <scalbn+0xe8>)
 800df6a:	4620      	mov	r0, r4
 800df6c:	4629      	mov	r1, r5
 800df6e:	2200      	movs	r2, #0
 800df70:	f7f2 fb42 	bl	80005f8 <__aeabi_dmul>
 800df74:	4b31      	ldr	r3, [pc, #196]	@ (800e03c <scalbn+0xec>)
 800df76:	429e      	cmp	r6, r3
 800df78:	4604      	mov	r4, r0
 800df7a:	460d      	mov	r5, r1
 800df7c:	da0f      	bge.n	800df9e <scalbn+0x4e>
 800df7e:	a326      	add	r3, pc, #152	@ (adr r3, 800e018 <scalbn+0xc8>)
 800df80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df84:	e01e      	b.n	800dfc4 <scalbn+0x74>
 800df86:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800df8a:	4291      	cmp	r1, r2
 800df8c:	d10b      	bne.n	800dfa6 <scalbn+0x56>
 800df8e:	4622      	mov	r2, r4
 800df90:	4620      	mov	r0, r4
 800df92:	4629      	mov	r1, r5
 800df94:	f7f2 f97a 	bl	800028c <__adddf3>
 800df98:	4604      	mov	r4, r0
 800df9a:	460d      	mov	r5, r1
 800df9c:	e020      	b.n	800dfe0 <scalbn+0x90>
 800df9e:	460b      	mov	r3, r1
 800dfa0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800dfa4:	3936      	subs	r1, #54	@ 0x36
 800dfa6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800dfaa:	4296      	cmp	r6, r2
 800dfac:	dd0d      	ble.n	800dfca <scalbn+0x7a>
 800dfae:	2d00      	cmp	r5, #0
 800dfb0:	a11b      	add	r1, pc, #108	@ (adr r1, 800e020 <scalbn+0xd0>)
 800dfb2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dfb6:	da02      	bge.n	800dfbe <scalbn+0x6e>
 800dfb8:	a11b      	add	r1, pc, #108	@ (adr r1, 800e028 <scalbn+0xd8>)
 800dfba:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dfbe:	a318      	add	r3, pc, #96	@ (adr r3, 800e020 <scalbn+0xd0>)
 800dfc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfc4:	f7f2 fb18 	bl	80005f8 <__aeabi_dmul>
 800dfc8:	e7e6      	b.n	800df98 <scalbn+0x48>
 800dfca:	1872      	adds	r2, r6, r1
 800dfcc:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800dfd0:	428a      	cmp	r2, r1
 800dfd2:	dcec      	bgt.n	800dfae <scalbn+0x5e>
 800dfd4:	2a00      	cmp	r2, #0
 800dfd6:	dd06      	ble.n	800dfe6 <scalbn+0x96>
 800dfd8:	f36f 531e 	bfc	r3, #20, #11
 800dfdc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800dfe0:	ec45 4b10 	vmov	d0, r4, r5
 800dfe4:	bd70      	pop	{r4, r5, r6, pc}
 800dfe6:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800dfea:	da08      	bge.n	800dffe <scalbn+0xae>
 800dfec:	2d00      	cmp	r5, #0
 800dfee:	a10a      	add	r1, pc, #40	@ (adr r1, 800e018 <scalbn+0xc8>)
 800dff0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dff4:	dac3      	bge.n	800df7e <scalbn+0x2e>
 800dff6:	a10e      	add	r1, pc, #56	@ (adr r1, 800e030 <scalbn+0xe0>)
 800dff8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dffc:	e7bf      	b.n	800df7e <scalbn+0x2e>
 800dffe:	3236      	adds	r2, #54	@ 0x36
 800e000:	f36f 531e 	bfc	r3, #20, #11
 800e004:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e008:	4620      	mov	r0, r4
 800e00a:	4b0d      	ldr	r3, [pc, #52]	@ (800e040 <scalbn+0xf0>)
 800e00c:	4629      	mov	r1, r5
 800e00e:	2200      	movs	r2, #0
 800e010:	e7d8      	b.n	800dfc4 <scalbn+0x74>
 800e012:	bf00      	nop
 800e014:	f3af 8000 	nop.w
 800e018:	c2f8f359 	.word	0xc2f8f359
 800e01c:	01a56e1f 	.word	0x01a56e1f
 800e020:	8800759c 	.word	0x8800759c
 800e024:	7e37e43c 	.word	0x7e37e43c
 800e028:	8800759c 	.word	0x8800759c
 800e02c:	fe37e43c 	.word	0xfe37e43c
 800e030:	c2f8f359 	.word	0xc2f8f359
 800e034:	81a56e1f 	.word	0x81a56e1f
 800e038:	43500000 	.word	0x43500000
 800e03c:	ffff3cb0 	.word	0xffff3cb0
 800e040:	3c900000 	.word	0x3c900000

0800e044 <with_errno>:
 800e044:	b510      	push	{r4, lr}
 800e046:	ed2d 8b02 	vpush	{d8}
 800e04a:	eeb0 8a40 	vmov.f32	s16, s0
 800e04e:	eef0 8a60 	vmov.f32	s17, s1
 800e052:	4604      	mov	r4, r0
 800e054:	f7fd f920 	bl	800b298 <__errno>
 800e058:	eeb0 0a48 	vmov.f32	s0, s16
 800e05c:	eef0 0a68 	vmov.f32	s1, s17
 800e060:	ecbd 8b02 	vpop	{d8}
 800e064:	6004      	str	r4, [r0, #0]
 800e066:	bd10      	pop	{r4, pc}

0800e068 <xflow>:
 800e068:	4603      	mov	r3, r0
 800e06a:	b507      	push	{r0, r1, r2, lr}
 800e06c:	ec51 0b10 	vmov	r0, r1, d0
 800e070:	b183      	cbz	r3, 800e094 <xflow+0x2c>
 800e072:	4602      	mov	r2, r0
 800e074:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e078:	e9cd 2300 	strd	r2, r3, [sp]
 800e07c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e080:	f7f2 faba 	bl	80005f8 <__aeabi_dmul>
 800e084:	ec41 0b10 	vmov	d0, r0, r1
 800e088:	2022      	movs	r0, #34	@ 0x22
 800e08a:	b003      	add	sp, #12
 800e08c:	f85d eb04 	ldr.w	lr, [sp], #4
 800e090:	f7ff bfd8 	b.w	800e044 <with_errno>
 800e094:	4602      	mov	r2, r0
 800e096:	460b      	mov	r3, r1
 800e098:	e7ee      	b.n	800e078 <xflow+0x10>
 800e09a:	0000      	movs	r0, r0
 800e09c:	0000      	movs	r0, r0
	...

0800e0a0 <__math_uflow>:
 800e0a0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e0a8 <__math_uflow+0x8>
 800e0a4:	f7ff bfe0 	b.w	800e068 <xflow>
 800e0a8:	00000000 	.word	0x00000000
 800e0ac:	10000000 	.word	0x10000000

0800e0b0 <__math_oflow>:
 800e0b0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800e0b8 <__math_oflow+0x8>
 800e0b4:	f7ff bfd8 	b.w	800e068 <xflow>
 800e0b8:	00000000 	.word	0x00000000
 800e0bc:	70000000 	.word	0x70000000

0800e0c0 <__ieee754_sqrt>:
 800e0c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0c4:	4a66      	ldr	r2, [pc, #408]	@ (800e260 <__ieee754_sqrt+0x1a0>)
 800e0c6:	ec55 4b10 	vmov	r4, r5, d0
 800e0ca:	43aa      	bics	r2, r5
 800e0cc:	462b      	mov	r3, r5
 800e0ce:	4621      	mov	r1, r4
 800e0d0:	d110      	bne.n	800e0f4 <__ieee754_sqrt+0x34>
 800e0d2:	4622      	mov	r2, r4
 800e0d4:	4620      	mov	r0, r4
 800e0d6:	4629      	mov	r1, r5
 800e0d8:	f7f2 fa8e 	bl	80005f8 <__aeabi_dmul>
 800e0dc:	4602      	mov	r2, r0
 800e0de:	460b      	mov	r3, r1
 800e0e0:	4620      	mov	r0, r4
 800e0e2:	4629      	mov	r1, r5
 800e0e4:	f7f2 f8d2 	bl	800028c <__adddf3>
 800e0e8:	4604      	mov	r4, r0
 800e0ea:	460d      	mov	r5, r1
 800e0ec:	ec45 4b10 	vmov	d0, r4, r5
 800e0f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0f4:	2d00      	cmp	r5, #0
 800e0f6:	dc0e      	bgt.n	800e116 <__ieee754_sqrt+0x56>
 800e0f8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800e0fc:	4322      	orrs	r2, r4
 800e0fe:	d0f5      	beq.n	800e0ec <__ieee754_sqrt+0x2c>
 800e100:	b19d      	cbz	r5, 800e12a <__ieee754_sqrt+0x6a>
 800e102:	4622      	mov	r2, r4
 800e104:	4620      	mov	r0, r4
 800e106:	4629      	mov	r1, r5
 800e108:	f7f2 f8be 	bl	8000288 <__aeabi_dsub>
 800e10c:	4602      	mov	r2, r0
 800e10e:	460b      	mov	r3, r1
 800e110:	f7f2 fb9c 	bl	800084c <__aeabi_ddiv>
 800e114:	e7e8      	b.n	800e0e8 <__ieee754_sqrt+0x28>
 800e116:	152a      	asrs	r2, r5, #20
 800e118:	d115      	bne.n	800e146 <__ieee754_sqrt+0x86>
 800e11a:	2000      	movs	r0, #0
 800e11c:	e009      	b.n	800e132 <__ieee754_sqrt+0x72>
 800e11e:	0acb      	lsrs	r3, r1, #11
 800e120:	3a15      	subs	r2, #21
 800e122:	0549      	lsls	r1, r1, #21
 800e124:	2b00      	cmp	r3, #0
 800e126:	d0fa      	beq.n	800e11e <__ieee754_sqrt+0x5e>
 800e128:	e7f7      	b.n	800e11a <__ieee754_sqrt+0x5a>
 800e12a:	462a      	mov	r2, r5
 800e12c:	e7fa      	b.n	800e124 <__ieee754_sqrt+0x64>
 800e12e:	005b      	lsls	r3, r3, #1
 800e130:	3001      	adds	r0, #1
 800e132:	02dc      	lsls	r4, r3, #11
 800e134:	d5fb      	bpl.n	800e12e <__ieee754_sqrt+0x6e>
 800e136:	1e44      	subs	r4, r0, #1
 800e138:	1b12      	subs	r2, r2, r4
 800e13a:	f1c0 0420 	rsb	r4, r0, #32
 800e13e:	fa21 f404 	lsr.w	r4, r1, r4
 800e142:	4323      	orrs	r3, r4
 800e144:	4081      	lsls	r1, r0
 800e146:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e14a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800e14e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e152:	07d2      	lsls	r2, r2, #31
 800e154:	bf5c      	itt	pl
 800e156:	005b      	lslpl	r3, r3, #1
 800e158:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800e15c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e160:	bf58      	it	pl
 800e162:	0049      	lslpl	r1, r1, #1
 800e164:	2600      	movs	r6, #0
 800e166:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800e16a:	107f      	asrs	r7, r7, #1
 800e16c:	0049      	lsls	r1, r1, #1
 800e16e:	2016      	movs	r0, #22
 800e170:	4632      	mov	r2, r6
 800e172:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800e176:	1915      	adds	r5, r2, r4
 800e178:	429d      	cmp	r5, r3
 800e17a:	bfde      	ittt	le
 800e17c:	192a      	addle	r2, r5, r4
 800e17e:	1b5b      	suble	r3, r3, r5
 800e180:	1936      	addle	r6, r6, r4
 800e182:	0fcd      	lsrs	r5, r1, #31
 800e184:	3801      	subs	r0, #1
 800e186:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800e18a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e18e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800e192:	d1f0      	bne.n	800e176 <__ieee754_sqrt+0xb6>
 800e194:	4605      	mov	r5, r0
 800e196:	2420      	movs	r4, #32
 800e198:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800e19c:	4293      	cmp	r3, r2
 800e19e:	eb0c 0e00 	add.w	lr, ip, r0
 800e1a2:	dc02      	bgt.n	800e1aa <__ieee754_sqrt+0xea>
 800e1a4:	d113      	bne.n	800e1ce <__ieee754_sqrt+0x10e>
 800e1a6:	458e      	cmp	lr, r1
 800e1a8:	d811      	bhi.n	800e1ce <__ieee754_sqrt+0x10e>
 800e1aa:	f1be 0f00 	cmp.w	lr, #0
 800e1ae:	eb0e 000c 	add.w	r0, lr, ip
 800e1b2:	da3f      	bge.n	800e234 <__ieee754_sqrt+0x174>
 800e1b4:	2800      	cmp	r0, #0
 800e1b6:	db3d      	blt.n	800e234 <__ieee754_sqrt+0x174>
 800e1b8:	f102 0801 	add.w	r8, r2, #1
 800e1bc:	1a9b      	subs	r3, r3, r2
 800e1be:	458e      	cmp	lr, r1
 800e1c0:	bf88      	it	hi
 800e1c2:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800e1c6:	eba1 010e 	sub.w	r1, r1, lr
 800e1ca:	4465      	add	r5, ip
 800e1cc:	4642      	mov	r2, r8
 800e1ce:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800e1d2:	3c01      	subs	r4, #1
 800e1d4:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800e1d8:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e1dc:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800e1e0:	d1dc      	bne.n	800e19c <__ieee754_sqrt+0xdc>
 800e1e2:	4319      	orrs	r1, r3
 800e1e4:	d01b      	beq.n	800e21e <__ieee754_sqrt+0x15e>
 800e1e6:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800e264 <__ieee754_sqrt+0x1a4>
 800e1ea:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800e268 <__ieee754_sqrt+0x1a8>
 800e1ee:	e9da 0100 	ldrd	r0, r1, [sl]
 800e1f2:	e9db 2300 	ldrd	r2, r3, [fp]
 800e1f6:	f7f2 f847 	bl	8000288 <__aeabi_dsub>
 800e1fa:	e9da 8900 	ldrd	r8, r9, [sl]
 800e1fe:	4602      	mov	r2, r0
 800e200:	460b      	mov	r3, r1
 800e202:	4640      	mov	r0, r8
 800e204:	4649      	mov	r1, r9
 800e206:	f7f2 fc73 	bl	8000af0 <__aeabi_dcmple>
 800e20a:	b140      	cbz	r0, 800e21e <__ieee754_sqrt+0x15e>
 800e20c:	f1b5 3fff 	cmp.w	r5, #4294967295
 800e210:	e9da 0100 	ldrd	r0, r1, [sl]
 800e214:	e9db 2300 	ldrd	r2, r3, [fp]
 800e218:	d10e      	bne.n	800e238 <__ieee754_sqrt+0x178>
 800e21a:	3601      	adds	r6, #1
 800e21c:	4625      	mov	r5, r4
 800e21e:	1073      	asrs	r3, r6, #1
 800e220:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800e224:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800e228:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800e22c:	086b      	lsrs	r3, r5, #1
 800e22e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800e232:	e759      	b.n	800e0e8 <__ieee754_sqrt+0x28>
 800e234:	4690      	mov	r8, r2
 800e236:	e7c1      	b.n	800e1bc <__ieee754_sqrt+0xfc>
 800e238:	f7f2 f828 	bl	800028c <__adddf3>
 800e23c:	e9da 8900 	ldrd	r8, r9, [sl]
 800e240:	4602      	mov	r2, r0
 800e242:	460b      	mov	r3, r1
 800e244:	4640      	mov	r0, r8
 800e246:	4649      	mov	r1, r9
 800e248:	f7f2 fc48 	bl	8000adc <__aeabi_dcmplt>
 800e24c:	b120      	cbz	r0, 800e258 <__ieee754_sqrt+0x198>
 800e24e:	1cab      	adds	r3, r5, #2
 800e250:	bf08      	it	eq
 800e252:	3601      	addeq	r6, #1
 800e254:	3502      	adds	r5, #2
 800e256:	e7e2      	b.n	800e21e <__ieee754_sqrt+0x15e>
 800e258:	1c6b      	adds	r3, r5, #1
 800e25a:	f023 0501 	bic.w	r5, r3, #1
 800e25e:	e7de      	b.n	800e21e <__ieee754_sqrt+0x15e>
 800e260:	7ff00000 	.word	0x7ff00000
 800e264:	0800ea80 	.word	0x0800ea80
 800e268:	0800ea78 	.word	0x0800ea78
 800e26c:	00000000 	.word	0x00000000

0800e270 <__ieee754_log>:
 800e270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e274:	ec51 0b10 	vmov	r0, r1, d0
 800e278:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800e27c:	b087      	sub	sp, #28
 800e27e:	460d      	mov	r5, r1
 800e280:	da26      	bge.n	800e2d0 <__ieee754_log+0x60>
 800e282:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e286:	4303      	orrs	r3, r0
 800e288:	4602      	mov	r2, r0
 800e28a:	d10a      	bne.n	800e2a2 <__ieee754_log+0x32>
 800e28c:	49ce      	ldr	r1, [pc, #824]	@ (800e5c8 <__ieee754_log+0x358>)
 800e28e:	2200      	movs	r2, #0
 800e290:	2300      	movs	r3, #0
 800e292:	2000      	movs	r0, #0
 800e294:	f7f2 fada 	bl	800084c <__aeabi_ddiv>
 800e298:	ec41 0b10 	vmov	d0, r0, r1
 800e29c:	b007      	add	sp, #28
 800e29e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2a2:	2900      	cmp	r1, #0
 800e2a4:	da05      	bge.n	800e2b2 <__ieee754_log+0x42>
 800e2a6:	460b      	mov	r3, r1
 800e2a8:	f7f1 ffee 	bl	8000288 <__aeabi_dsub>
 800e2ac:	2200      	movs	r2, #0
 800e2ae:	2300      	movs	r3, #0
 800e2b0:	e7f0      	b.n	800e294 <__ieee754_log+0x24>
 800e2b2:	4bc6      	ldr	r3, [pc, #792]	@ (800e5cc <__ieee754_log+0x35c>)
 800e2b4:	2200      	movs	r2, #0
 800e2b6:	f7f2 f99f 	bl	80005f8 <__aeabi_dmul>
 800e2ba:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 800e2be:	460d      	mov	r5, r1
 800e2c0:	4ac3      	ldr	r2, [pc, #780]	@ (800e5d0 <__ieee754_log+0x360>)
 800e2c2:	4295      	cmp	r5, r2
 800e2c4:	dd06      	ble.n	800e2d4 <__ieee754_log+0x64>
 800e2c6:	4602      	mov	r2, r0
 800e2c8:	460b      	mov	r3, r1
 800e2ca:	f7f1 ffdf 	bl	800028c <__adddf3>
 800e2ce:	e7e3      	b.n	800e298 <__ieee754_log+0x28>
 800e2d0:	2300      	movs	r3, #0
 800e2d2:	e7f5      	b.n	800e2c0 <__ieee754_log+0x50>
 800e2d4:	152c      	asrs	r4, r5, #20
 800e2d6:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800e2da:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800e2de:	441c      	add	r4, r3
 800e2e0:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 800e2e4:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 800e2e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e2ec:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 800e2f0:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 800e2f4:	ea42 0105 	orr.w	r1, r2, r5
 800e2f8:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800e2fc:	2200      	movs	r2, #0
 800e2fe:	4bb5      	ldr	r3, [pc, #724]	@ (800e5d4 <__ieee754_log+0x364>)
 800e300:	f7f1 ffc2 	bl	8000288 <__aeabi_dsub>
 800e304:	1cab      	adds	r3, r5, #2
 800e306:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e30a:	2b02      	cmp	r3, #2
 800e30c:	4682      	mov	sl, r0
 800e30e:	468b      	mov	fp, r1
 800e310:	f04f 0200 	mov.w	r2, #0
 800e314:	dc53      	bgt.n	800e3be <__ieee754_log+0x14e>
 800e316:	2300      	movs	r3, #0
 800e318:	f7f2 fbd6 	bl	8000ac8 <__aeabi_dcmpeq>
 800e31c:	b1d0      	cbz	r0, 800e354 <__ieee754_log+0xe4>
 800e31e:	2c00      	cmp	r4, #0
 800e320:	f000 8120 	beq.w	800e564 <__ieee754_log+0x2f4>
 800e324:	4620      	mov	r0, r4
 800e326:	f7f2 f8fd 	bl	8000524 <__aeabi_i2d>
 800e32a:	a391      	add	r3, pc, #580	@ (adr r3, 800e570 <__ieee754_log+0x300>)
 800e32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e330:	4606      	mov	r6, r0
 800e332:	460f      	mov	r7, r1
 800e334:	f7f2 f960 	bl	80005f8 <__aeabi_dmul>
 800e338:	a38f      	add	r3, pc, #572	@ (adr r3, 800e578 <__ieee754_log+0x308>)
 800e33a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e33e:	4604      	mov	r4, r0
 800e340:	460d      	mov	r5, r1
 800e342:	4630      	mov	r0, r6
 800e344:	4639      	mov	r1, r7
 800e346:	f7f2 f957 	bl	80005f8 <__aeabi_dmul>
 800e34a:	4602      	mov	r2, r0
 800e34c:	460b      	mov	r3, r1
 800e34e:	4620      	mov	r0, r4
 800e350:	4629      	mov	r1, r5
 800e352:	e7ba      	b.n	800e2ca <__ieee754_log+0x5a>
 800e354:	a38a      	add	r3, pc, #552	@ (adr r3, 800e580 <__ieee754_log+0x310>)
 800e356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e35a:	4650      	mov	r0, sl
 800e35c:	4659      	mov	r1, fp
 800e35e:	f7f2 f94b 	bl	80005f8 <__aeabi_dmul>
 800e362:	4602      	mov	r2, r0
 800e364:	460b      	mov	r3, r1
 800e366:	2000      	movs	r0, #0
 800e368:	499b      	ldr	r1, [pc, #620]	@ (800e5d8 <__ieee754_log+0x368>)
 800e36a:	f7f1 ff8d 	bl	8000288 <__aeabi_dsub>
 800e36e:	4652      	mov	r2, sl
 800e370:	4606      	mov	r6, r0
 800e372:	460f      	mov	r7, r1
 800e374:	465b      	mov	r3, fp
 800e376:	4650      	mov	r0, sl
 800e378:	4659      	mov	r1, fp
 800e37a:	f7f2 f93d 	bl	80005f8 <__aeabi_dmul>
 800e37e:	4602      	mov	r2, r0
 800e380:	460b      	mov	r3, r1
 800e382:	4630      	mov	r0, r6
 800e384:	4639      	mov	r1, r7
 800e386:	f7f2 f937 	bl	80005f8 <__aeabi_dmul>
 800e38a:	4606      	mov	r6, r0
 800e38c:	460f      	mov	r7, r1
 800e38e:	b914      	cbnz	r4, 800e396 <__ieee754_log+0x126>
 800e390:	4632      	mov	r2, r6
 800e392:	463b      	mov	r3, r7
 800e394:	e0a0      	b.n	800e4d8 <__ieee754_log+0x268>
 800e396:	4620      	mov	r0, r4
 800e398:	f7f2 f8c4 	bl	8000524 <__aeabi_i2d>
 800e39c:	a374      	add	r3, pc, #464	@ (adr r3, 800e570 <__ieee754_log+0x300>)
 800e39e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3a2:	4680      	mov	r8, r0
 800e3a4:	4689      	mov	r9, r1
 800e3a6:	f7f2 f927 	bl	80005f8 <__aeabi_dmul>
 800e3aa:	a373      	add	r3, pc, #460	@ (adr r3, 800e578 <__ieee754_log+0x308>)
 800e3ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3b0:	4604      	mov	r4, r0
 800e3b2:	460d      	mov	r5, r1
 800e3b4:	4640      	mov	r0, r8
 800e3b6:	4649      	mov	r1, r9
 800e3b8:	f7f2 f91e 	bl	80005f8 <__aeabi_dmul>
 800e3bc:	e0a5      	b.n	800e50a <__ieee754_log+0x29a>
 800e3be:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e3c2:	f7f1 ff63 	bl	800028c <__adddf3>
 800e3c6:	4602      	mov	r2, r0
 800e3c8:	460b      	mov	r3, r1
 800e3ca:	4650      	mov	r0, sl
 800e3cc:	4659      	mov	r1, fp
 800e3ce:	f7f2 fa3d 	bl	800084c <__aeabi_ddiv>
 800e3d2:	e9cd 0100 	strd	r0, r1, [sp]
 800e3d6:	4620      	mov	r0, r4
 800e3d8:	f7f2 f8a4 	bl	8000524 <__aeabi_i2d>
 800e3dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e3e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e3e4:	4610      	mov	r0, r2
 800e3e6:	4619      	mov	r1, r3
 800e3e8:	f7f2 f906 	bl	80005f8 <__aeabi_dmul>
 800e3ec:	4602      	mov	r2, r0
 800e3ee:	460b      	mov	r3, r1
 800e3f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e3f4:	f7f2 f900 	bl	80005f8 <__aeabi_dmul>
 800e3f8:	a363      	add	r3, pc, #396	@ (adr r3, 800e588 <__ieee754_log+0x318>)
 800e3fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3fe:	4680      	mov	r8, r0
 800e400:	4689      	mov	r9, r1
 800e402:	f7f2 f8f9 	bl	80005f8 <__aeabi_dmul>
 800e406:	a362      	add	r3, pc, #392	@ (adr r3, 800e590 <__ieee754_log+0x320>)
 800e408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e40c:	f7f1 ff3e 	bl	800028c <__adddf3>
 800e410:	4642      	mov	r2, r8
 800e412:	464b      	mov	r3, r9
 800e414:	f7f2 f8f0 	bl	80005f8 <__aeabi_dmul>
 800e418:	a35f      	add	r3, pc, #380	@ (adr r3, 800e598 <__ieee754_log+0x328>)
 800e41a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e41e:	f7f1 ff35 	bl	800028c <__adddf3>
 800e422:	4642      	mov	r2, r8
 800e424:	464b      	mov	r3, r9
 800e426:	f7f2 f8e7 	bl	80005f8 <__aeabi_dmul>
 800e42a:	a35d      	add	r3, pc, #372	@ (adr r3, 800e5a0 <__ieee754_log+0x330>)
 800e42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e430:	f7f1 ff2c 	bl	800028c <__adddf3>
 800e434:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e438:	f7f2 f8de 	bl	80005f8 <__aeabi_dmul>
 800e43c:	a35a      	add	r3, pc, #360	@ (adr r3, 800e5a8 <__ieee754_log+0x338>)
 800e43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e442:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e446:	4640      	mov	r0, r8
 800e448:	4649      	mov	r1, r9
 800e44a:	f7f2 f8d5 	bl	80005f8 <__aeabi_dmul>
 800e44e:	a358      	add	r3, pc, #352	@ (adr r3, 800e5b0 <__ieee754_log+0x340>)
 800e450:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e454:	f7f1 ff1a 	bl	800028c <__adddf3>
 800e458:	4642      	mov	r2, r8
 800e45a:	464b      	mov	r3, r9
 800e45c:	f7f2 f8cc 	bl	80005f8 <__aeabi_dmul>
 800e460:	a355      	add	r3, pc, #340	@ (adr r3, 800e5b8 <__ieee754_log+0x348>)
 800e462:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e466:	f7f1 ff11 	bl	800028c <__adddf3>
 800e46a:	4642      	mov	r2, r8
 800e46c:	464b      	mov	r3, r9
 800e46e:	f7f2 f8c3 	bl	80005f8 <__aeabi_dmul>
 800e472:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800e476:	4602      	mov	r2, r0
 800e478:	460b      	mov	r3, r1
 800e47a:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800e47e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e482:	f7f1 ff03 	bl	800028c <__adddf3>
 800e486:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800e48a:	3551      	adds	r5, #81	@ 0x51
 800e48c:	4335      	orrs	r5, r6
 800e48e:	2d00      	cmp	r5, #0
 800e490:	4680      	mov	r8, r0
 800e492:	4689      	mov	r9, r1
 800e494:	dd48      	ble.n	800e528 <__ieee754_log+0x2b8>
 800e496:	4b50      	ldr	r3, [pc, #320]	@ (800e5d8 <__ieee754_log+0x368>)
 800e498:	2200      	movs	r2, #0
 800e49a:	4650      	mov	r0, sl
 800e49c:	4659      	mov	r1, fp
 800e49e:	f7f2 f8ab 	bl	80005f8 <__aeabi_dmul>
 800e4a2:	4652      	mov	r2, sl
 800e4a4:	465b      	mov	r3, fp
 800e4a6:	f7f2 f8a7 	bl	80005f8 <__aeabi_dmul>
 800e4aa:	4602      	mov	r2, r0
 800e4ac:	460b      	mov	r3, r1
 800e4ae:	4606      	mov	r6, r0
 800e4b0:	460f      	mov	r7, r1
 800e4b2:	4640      	mov	r0, r8
 800e4b4:	4649      	mov	r1, r9
 800e4b6:	f7f1 fee9 	bl	800028c <__adddf3>
 800e4ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e4be:	f7f2 f89b 	bl	80005f8 <__aeabi_dmul>
 800e4c2:	4680      	mov	r8, r0
 800e4c4:	4689      	mov	r9, r1
 800e4c6:	b964      	cbnz	r4, 800e4e2 <__ieee754_log+0x272>
 800e4c8:	4602      	mov	r2, r0
 800e4ca:	460b      	mov	r3, r1
 800e4cc:	4630      	mov	r0, r6
 800e4ce:	4639      	mov	r1, r7
 800e4d0:	f7f1 feda 	bl	8000288 <__aeabi_dsub>
 800e4d4:	4602      	mov	r2, r0
 800e4d6:	460b      	mov	r3, r1
 800e4d8:	4650      	mov	r0, sl
 800e4da:	4659      	mov	r1, fp
 800e4dc:	f7f1 fed4 	bl	8000288 <__aeabi_dsub>
 800e4e0:	e6da      	b.n	800e298 <__ieee754_log+0x28>
 800e4e2:	a323      	add	r3, pc, #140	@ (adr r3, 800e570 <__ieee754_log+0x300>)
 800e4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e4ec:	f7f2 f884 	bl	80005f8 <__aeabi_dmul>
 800e4f0:	a321      	add	r3, pc, #132	@ (adr r3, 800e578 <__ieee754_log+0x308>)
 800e4f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4f6:	4604      	mov	r4, r0
 800e4f8:	460d      	mov	r5, r1
 800e4fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e4fe:	f7f2 f87b 	bl	80005f8 <__aeabi_dmul>
 800e502:	4642      	mov	r2, r8
 800e504:	464b      	mov	r3, r9
 800e506:	f7f1 fec1 	bl	800028c <__adddf3>
 800e50a:	4602      	mov	r2, r0
 800e50c:	460b      	mov	r3, r1
 800e50e:	4630      	mov	r0, r6
 800e510:	4639      	mov	r1, r7
 800e512:	f7f1 feb9 	bl	8000288 <__aeabi_dsub>
 800e516:	4652      	mov	r2, sl
 800e518:	465b      	mov	r3, fp
 800e51a:	f7f1 feb5 	bl	8000288 <__aeabi_dsub>
 800e51e:	4602      	mov	r2, r0
 800e520:	460b      	mov	r3, r1
 800e522:	4620      	mov	r0, r4
 800e524:	4629      	mov	r1, r5
 800e526:	e7d9      	b.n	800e4dc <__ieee754_log+0x26c>
 800e528:	4602      	mov	r2, r0
 800e52a:	460b      	mov	r3, r1
 800e52c:	4650      	mov	r0, sl
 800e52e:	4659      	mov	r1, fp
 800e530:	f7f1 feaa 	bl	8000288 <__aeabi_dsub>
 800e534:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e538:	f7f2 f85e 	bl	80005f8 <__aeabi_dmul>
 800e53c:	4606      	mov	r6, r0
 800e53e:	460f      	mov	r7, r1
 800e540:	2c00      	cmp	r4, #0
 800e542:	f43f af25 	beq.w	800e390 <__ieee754_log+0x120>
 800e546:	a30a      	add	r3, pc, #40	@ (adr r3, 800e570 <__ieee754_log+0x300>)
 800e548:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e54c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e550:	f7f2 f852 	bl	80005f8 <__aeabi_dmul>
 800e554:	a308      	add	r3, pc, #32	@ (adr r3, 800e578 <__ieee754_log+0x308>)
 800e556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e55a:	4604      	mov	r4, r0
 800e55c:	460d      	mov	r5, r1
 800e55e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e562:	e729      	b.n	800e3b8 <__ieee754_log+0x148>
 800e564:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800e5c0 <__ieee754_log+0x350>
 800e568:	e698      	b.n	800e29c <__ieee754_log+0x2c>
 800e56a:	bf00      	nop
 800e56c:	f3af 8000 	nop.w
 800e570:	fee00000 	.word	0xfee00000
 800e574:	3fe62e42 	.word	0x3fe62e42
 800e578:	35793c76 	.word	0x35793c76
 800e57c:	3dea39ef 	.word	0x3dea39ef
 800e580:	55555555 	.word	0x55555555
 800e584:	3fd55555 	.word	0x3fd55555
 800e588:	df3e5244 	.word	0xdf3e5244
 800e58c:	3fc2f112 	.word	0x3fc2f112
 800e590:	96cb03de 	.word	0x96cb03de
 800e594:	3fc74664 	.word	0x3fc74664
 800e598:	94229359 	.word	0x94229359
 800e59c:	3fd24924 	.word	0x3fd24924
 800e5a0:	55555593 	.word	0x55555593
 800e5a4:	3fe55555 	.word	0x3fe55555
 800e5a8:	d078c69f 	.word	0xd078c69f
 800e5ac:	3fc39a09 	.word	0x3fc39a09
 800e5b0:	1d8e78af 	.word	0x1d8e78af
 800e5b4:	3fcc71c5 	.word	0x3fcc71c5
 800e5b8:	9997fa04 	.word	0x9997fa04
 800e5bc:	3fd99999 	.word	0x3fd99999
	...
 800e5c8:	c3500000 	.word	0xc3500000
 800e5cc:	43500000 	.word	0x43500000
 800e5d0:	7fefffff 	.word	0x7fefffff
 800e5d4:	3ff00000 	.word	0x3ff00000
 800e5d8:	3fe00000 	.word	0x3fe00000

0800e5dc <_init>:
 800e5dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5de:	bf00      	nop
 800e5e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5e2:	bc08      	pop	{r3}
 800e5e4:	469e      	mov	lr, r3
 800e5e6:	4770      	bx	lr

0800e5e8 <_fini>:
 800e5e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5ea:	bf00      	nop
 800e5ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5ee:	bc08      	pop	{r3}
 800e5f0:	469e      	mov	lr, r3
 800e5f2:	4770      	bx	lr
