

================================================================
== Vitis HLS Report for 'conv3_Pipeline_COL'
================================================================
* Date:           Sat Nov  4 22:06:52 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2460|     2460|  24.600 us|  24.600 us|  2460|  2460|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- COL     |     2458|     2458|        46|         19|         19|   127|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 19, depth = 46


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 46
* Pipeline : 1
  Pipeline-0 : II = 19, D = 46, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.09>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 49 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load"   --->   Operation 50 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load"   --->   Operation 51 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load"   --->   Operation 52 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load"   --->   Operation 53 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load"   --->   Operation 54 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load"   --->   Operation 55 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load"   --->   Operation 56 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load"   --->   Operation 57 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load"   --->   Operation 58 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load"   --->   Operation 59 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load"   --->   Operation 60 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load"   --->   Operation 61 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load"   --->   Operation 62 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load"   --->   Operation 63 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load"   --->   Operation 64 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load"   --->   Operation 65 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load"   --->   Operation 66 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load"   --->   Operation 67 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load"   --->   Operation 68 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load"   --->   Operation 69 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load"   --->   Operation 70 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load"   --->   Operation 71 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load"   --->   Operation 72 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load"   --->   Operation 73 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load"   --->   Operation 74 'read' 'p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_24 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %empty"   --->   Operation 75 'read' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mul_ln54_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln54_4"   --->   Operation 76 'read' 'mul_ln54_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mul_ln54_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln54_3"   --->   Operation 77 'read' 'mul_ln54_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mul_ln54_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln54_2"   --->   Operation 78 'read' 'mul_ln54_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mul_ln54_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln54_1"   --->   Operation 79 'read' 'mul_ln54_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mul_ln54_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mul_ln54"   --->   Operation 80 'read' 'mul_ln54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %col"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0.4.split"   --->   Operation 82 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%c = load i8 %col" [src/conv3.cpp:54]   --->   Operation 83 'load' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i8 %c" [src/conv3.cpp:54]   --->   Operation 84 'zext' 'zext_ln54_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.85ns)   --->   "%add_ln54_1 = add i16 %mul_ln54_read, i16 %zext_ln54_1" [src/conv3.cpp:54]   --->   Operation 85 'add' 'add_ln54_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i16 %add_ln54_1" [src/conv3.cpp:54]   --->   Operation 86 'zext' 'zext_ln54_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_2" [src/conv3.cpp:54]   --->   Operation 87 'getelementptr' 'input_fm_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (1.23ns)   --->   "%input_fm_buffer_load = load i16 %input_fm_buffer_addr" [src/conv3.cpp:54]   --->   Operation 88 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln52 = or i8 %c, i8 1" [src/conv3.cpp:52]   --->   Operation 89 'or' 'or_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln54_8 = zext i8 %or_ln52" [src/conv3.cpp:54]   --->   Operation 90 'zext' 'zext_ln54_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.85ns)   --->   "%add_ln54_6 = add i16 %mul_ln54_read, i16 %zext_ln54_8" [src/conv3.cpp:54]   --->   Operation 91 'add' 'add_ln54_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln54_9 = zext i16 %add_ln54_6" [src/conv3.cpp:54]   --->   Operation 92 'zext' 'zext_ln54_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_259 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_9" [src/conv3.cpp:54]   --->   Operation 93 'getelementptr' 'input_fm_buffer_addr_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_1 = load i16 %input_fm_buffer_addr_259" [src/conv3.cpp:54]   --->   Operation 94 'load' 'input_fm_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_1 : Operation 95 [1/1] (0.76ns)   --->   "%icmp_ln41 = icmp_eq  i8 %or_ln52, i8 255" [src/conv3.cpp:41]   --->   Operation 95 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc.1.4, void %for.inc60.exitStub" [src/conv3.cpp:41]   --->   Operation 96 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 97 [1/1] (0.85ns)   --->   "%add_ln54_2 = add i16 %mul_ln54_1_read, i16 %zext_ln54_1" [src/conv3.cpp:54]   --->   Operation 97 'add' 'add_ln54_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i16 %add_ln54_2" [src/conv3.cpp:54]   --->   Operation 98 'zext' 'zext_ln54_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_263 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_3" [src/conv3.cpp:54]   --->   Operation 99 'getelementptr' 'input_fm_buffer_addr_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i8 %c" [src/conv3.cpp:43]   --->   Operation 100 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/2] (1.23ns)   --->   "%input_fm_buffer_load = load i16 %input_fm_buffer_addr" [src/conv3.cpp:54]   --->   Operation 101 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_2 : Operation 102 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_1 = load i16 %input_fm_buffer_addr_259" [src/conv3.cpp:54]   --->   Operation 102 'load' 'input_fm_buffer_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_2 : Operation 103 [1/1] (0.76ns)   --->   "%add_ln52 = add i9 %zext_ln43, i9 2" [src/conv3.cpp:52]   --->   Operation 103 'add' 'add_ln52' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln54_14 = zext i9 %add_ln52" [src/conv3.cpp:54]   --->   Operation 104 'zext' 'zext_ln54_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.85ns)   --->   "%add_ln54_11 = add i16 %mul_ln54_read, i16 %zext_ln54_14" [src/conv3.cpp:54]   --->   Operation 105 'add' 'add_ln54_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln54_15 = zext i16 %add_ln54_11" [src/conv3.cpp:54]   --->   Operation 106 'zext' 'zext_ln54_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_260 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_15" [src/conv3.cpp:54]   --->   Operation 107 'getelementptr' 'input_fm_buffer_addr_260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_2 = load i16 %input_fm_buffer_addr_260" [src/conv3.cpp:54]   --->   Operation 108 'load' 'input_fm_buffer_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_2 : Operation 109 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_5 = load i16 %input_fm_buffer_addr_263" [src/conv3.cpp:54]   --->   Operation 109 'load' 'input_fm_buffer_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : [1/1] (1.76ns)   --->   Input mux for Operation 110 '%mul = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_read, i32 %input_fm_buffer_load'
ST_3 : Operation 110 [3/3] (5.25ns)   --->   "%mul = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_read, i32 %input_fm_buffer_load" [src/conv3.cpp:54]   --->   Operation 110 'fmul' 'mul' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.85ns)   --->   "%add_ln54_7 = add i16 %mul_ln54_1_read, i16 %zext_ln54_8" [src/conv3.cpp:54]   --->   Operation 111 'add' 'add_ln54_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln54_10 = zext i16 %add_ln54_7" [src/conv3.cpp:54]   --->   Operation 112 'zext' 'zext_ln54_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_264 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_10" [src/conv3.cpp:54]   --->   Operation 113 'getelementptr' 'input_fm_buffer_addr_264' <Predicate = true> <Delay = 0.00>
ST_3 : [1/1] (1.76ns)   --->   Input mux for Operation 114 '%mul_0_s = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_read, i32 %input_fm_buffer_load_1'
ST_3 : Operation 114 [3/3] (5.25ns)   --->   "%mul_0_s = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_read, i32 %input_fm_buffer_load_1" [src/conv3.cpp:54]   --->   Operation 114 'fmul' 'mul_0_s' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_2 = load i16 %input_fm_buffer_addr_260" [src/conv3.cpp:54]   --->   Operation 115 'load' 'input_fm_buffer_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_3 : Operation 116 [1/1] (0.76ns)   --->   "%add_ln52_1 = add i9 %zext_ln43, i9 3" [src/conv3.cpp:52]   --->   Operation 116 'add' 'add_ln52_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln54_20 = zext i9 %add_ln52_1" [src/conv3.cpp:54]   --->   Operation 117 'zext' 'zext_ln54_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.85ns)   --->   "%add_ln54_16 = add i16 %mul_ln54_read, i16 %zext_ln54_20" [src/conv3.cpp:54]   --->   Operation 118 'add' 'add_ln54_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln54_21 = zext i16 %add_ln54_16" [src/conv3.cpp:54]   --->   Operation 119 'zext' 'zext_ln54_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_261 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_21" [src/conv3.cpp:54]   --->   Operation 120 'getelementptr' 'input_fm_buffer_addr_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_3 = load i16 %input_fm_buffer_addr_261" [src/conv3.cpp:54]   --->   Operation 121 'load' 'input_fm_buffer_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_3 : Operation 122 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_5 = load i16 %input_fm_buffer_addr_263" [src/conv3.cpp:54]   --->   Operation 122 'load' 'input_fm_buffer_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_3 : Operation 123 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_6 = load i16 %input_fm_buffer_addr_264" [src/conv3.cpp:54]   --->   Operation 123 'load' 'input_fm_buffer_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_3 : Operation 124 [1/1] (0.76ns)   --->   "%add_ln54 = add i8 %c, i8 2" [src/conv3.cpp:54]   --->   Operation 124 'add' 'add_ln54' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (1.76ns)   --->   Input mux for Operation 125 '%mul_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_read, i32 %input_fm_buffer_load_1'
ST_3 : Operation 125 [3/3] (5.25ns)   --->   "%mul_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_read, i32 %input_fm_buffer_load_1" [src/conv3.cpp:54]   --->   Operation 125 'fmul' 'mul_1' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln41 = store i8 %add_ln54, i8 %col" [src/conv3.cpp:41]   --->   Operation 126 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 127 [1/1] (0.85ns)   --->   "%add_ln54_3 = add i16 %mul_ln54_2_read, i16 %zext_ln54_1" [src/conv3.cpp:54]   --->   Operation 127 'add' 'add_ln54_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i16 %add_ln54_3" [src/conv3.cpp:54]   --->   Operation 128 'zext' 'zext_ln54_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_268 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_4" [src/conv3.cpp:54]   --->   Operation 129 'getelementptr' 'input_fm_buffer_addr_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [2/3] (7.01ns)   --->   "%mul = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_read, i32 %input_fm_buffer_load" [src/conv3.cpp:54]   --->   Operation 130 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [2/3] (7.01ns)   --->   "%mul_0_s = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_read, i32 %input_fm_buffer_load_1" [src/conv3.cpp:54]   --->   Operation 131 'fmul' 'mul_0_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.85ns)   --->   "%add_ln54_12 = add i16 %mul_ln54_1_read, i16 %zext_ln54_14" [src/conv3.cpp:54]   --->   Operation 132 'add' 'add_ln54_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln54_16 = zext i16 %add_ln54_12" [src/conv3.cpp:54]   --->   Operation 133 'zext' 'zext_ln54_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_265 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_16" [src/conv3.cpp:54]   --->   Operation 134 'getelementptr' 'input_fm_buffer_addr_265' <Predicate = true> <Delay = 0.00>
ST_4 : [1/1] (1.76ns)   --->   Input mux for Operation 135 '%mul_0_5 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load_read, i32 %input_fm_buffer_load_2'
ST_4 : Operation 135 [3/3] (5.25ns)   --->   "%mul_0_5 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load_read, i32 %input_fm_buffer_load_2" [src/conv3.cpp:54]   --->   Operation 135 'fmul' 'mul_0_5' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_3 = load i16 %input_fm_buffer_addr_261" [src/conv3.cpp:54]   --->   Operation 136 'load' 'input_fm_buffer_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_4 : [1/1] (1.76ns)   --->   Input mux for Operation 137 '%mul_0_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_read, i32 %input_fm_buffer_load_5'
ST_4 : Operation 137 [3/3] (5.25ns)   --->   "%mul_0_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_read, i32 %input_fm_buffer_load_5" [src/conv3.cpp:54]   --->   Operation 137 'fmul' 'mul_0_1' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_6 = load i16 %input_fm_buffer_addr_264" [src/conv3.cpp:54]   --->   Operation 138 'load' 'input_fm_buffer_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_4 : Operation 139 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_7 = load i16 %input_fm_buffer_addr_265" [src/conv3.cpp:54]   --->   Operation 139 'load' 'input_fm_buffer_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_4 : Operation 140 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_10 = load i16 %input_fm_buffer_addr_268" [src/conv3.cpp:54]   --->   Operation 140 'load' 'input_fm_buffer_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_4 : Operation 141 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_read, i32 %input_fm_buffer_load_1" [src/conv3.cpp:54]   --->   Operation 141 'fmul' 'mul_1' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.76ns)   --->   Input mux for Operation 142 '%mul_1_s = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_read, i32 %input_fm_buffer_load_2'
ST_4 : Operation 142 [3/3] (5.25ns)   --->   "%mul_1_s = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_read, i32 %input_fm_buffer_load_2" [src/conv3.cpp:54]   --->   Operation 142 'fmul' 'mul_1_s' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 143 [1/3] (7.01ns)   --->   "%mul = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_read, i32 %input_fm_buffer_load" [src/conv3.cpp:54]   --->   Operation 143 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.85ns)   --->   "%add_ln54_8 = add i16 %mul_ln54_2_read, i16 %zext_ln54_8" [src/conv3.cpp:54]   --->   Operation 144 'add' 'add_ln54_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln54_11 = zext i16 %add_ln54_8" [src/conv3.cpp:54]   --->   Operation 145 'zext' 'zext_ln54_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_269 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_11" [src/conv3.cpp:54]   --->   Operation 146 'getelementptr' 'input_fm_buffer_addr_269' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/3] (7.01ns)   --->   "%mul_0_s = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_read, i32 %input_fm_buffer_load_1" [src/conv3.cpp:54]   --->   Operation 147 'fmul' 'mul_0_s' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [2/3] (7.01ns)   --->   "%mul_0_5 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load_read, i32 %input_fm_buffer_load_2" [src/conv3.cpp:54]   --->   Operation 148 'fmul' 'mul_0_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.76ns)   --->   "%add_ln52_2 = add i9 %zext_ln43, i9 4" [src/conv3.cpp:52]   --->   Operation 149 'add' 'add_ln52_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln54_26 = zext i9 %add_ln52_2" [src/conv3.cpp:54]   --->   Operation 150 'zext' 'zext_ln54_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.85ns)   --->   "%add_ln54_21 = add i16 %mul_ln54_read, i16 %zext_ln54_26" [src/conv3.cpp:54]   --->   Operation 151 'add' 'add_ln54_21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln54_27 = zext i16 %add_ln54_21" [src/conv3.cpp:54]   --->   Operation 152 'zext' 'zext_ln54_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_262 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_27" [src/conv3.cpp:54]   --->   Operation 153 'getelementptr' 'input_fm_buffer_addr_262' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_4 = load i16 %input_fm_buffer_addr_262" [src/conv3.cpp:54]   --->   Operation 154 'load' 'input_fm_buffer_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_5 : Operation 155 [2/3] (7.01ns)   --->   "%mul_0_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_read, i32 %input_fm_buffer_load_5" [src/conv3.cpp:54]   --->   Operation 155 'fmul' 'mul_0_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.76ns)   --->   Input mux for Operation 156 '%mul_0_1_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_read, i32 %input_fm_buffer_load_6'
ST_5 : Operation 156 [3/3] (5.25ns)   --->   "%mul_0_1_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_read, i32 %input_fm_buffer_load_6" [src/conv3.cpp:54]   --->   Operation 156 'fmul' 'mul_0_1_1' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_7 = load i16 %input_fm_buffer_addr_265" [src/conv3.cpp:54]   --->   Operation 157 'load' 'input_fm_buffer_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_5 : Operation 158 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_10 = load i16 %input_fm_buffer_addr_268" [src/conv3.cpp:54]   --->   Operation 158 'load' 'input_fm_buffer_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_5 : Operation 159 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_11 = load i16 %input_fm_buffer_addr_269" [src/conv3.cpp:54]   --->   Operation 159 'load' 'input_fm_buffer_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_5 : Operation 160 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_0_0_load_read, i32 %input_fm_buffer_load_1" [src/conv3.cpp:54]   --->   Operation 160 'fmul' 'mul_1' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [2/3] (7.01ns)   --->   "%mul_1_s = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_read, i32 %input_fm_buffer_load_2" [src/conv3.cpp:54]   --->   Operation 161 'fmul' 'mul_1_s' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.76ns)   --->   Input mux for Operation 162 '%mul_1_5 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load_read, i32 %input_fm_buffer_load_3'
ST_5 : Operation 162 [3/3] (5.25ns)   --->   "%mul_1_5 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load_read, i32 %input_fm_buffer_load_3" [src/conv3.cpp:54]   --->   Operation 162 'fmul' 'mul_1_5' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (1.76ns)   --->   Input mux for Operation 163 '%mul_1_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_read, i32 %input_fm_buffer_load_6'
ST_5 : Operation 163 [3/3] (5.25ns)   --->   "%mul_1_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_read, i32 %input_fm_buffer_load_6" [src/conv3.cpp:54]   --->   Operation 163 'fmul' 'mul_1_1' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : [1/1] (1.76ns)   --->   Input mux for Operation 164 '%tmp = fadd i32 %mul, i32 0'
ST_6 : Operation 164 [4/4] (4.67ns)   --->   "%tmp = fadd i32 %mul, i32 0" [src/conv3.cpp:54]   --->   Operation 164 'fadd' 'tmp' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.85ns)   --->   "%add_ln54_13 = add i16 %mul_ln54_2_read, i16 %zext_ln54_14" [src/conv3.cpp:54]   --->   Operation 165 'add' 'add_ln54_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln54_17 = zext i16 %add_ln54_13" [src/conv3.cpp:54]   --->   Operation 166 'zext' 'zext_ln54_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_270 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_17" [src/conv3.cpp:54]   --->   Operation 167 'getelementptr' 'input_fm_buffer_addr_270' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/3] (7.01ns)   --->   "%mul_0_5 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load_read, i32 %input_fm_buffer_load_2" [src/conv3.cpp:54]   --->   Operation 168 'fmul' 'mul_0_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 169 [1/1] (0.85ns)   --->   "%add_ln54_17 = add i16 %mul_ln54_1_read, i16 %zext_ln54_20" [src/conv3.cpp:54]   --->   Operation 169 'add' 'add_ln54_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln54_22 = zext i16 %add_ln54_17" [src/conv3.cpp:54]   --->   Operation 170 'zext' 'zext_ln54_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_266 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_22" [src/conv3.cpp:54]   --->   Operation 171 'getelementptr' 'input_fm_buffer_addr_266' <Predicate = true> <Delay = 0.00>
ST_6 : [1/1] (1.76ns)   --->   Input mux for Operation 172 '%mul_0_6 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load_read, i32 %input_fm_buffer_load_3'
ST_6 : Operation 172 [3/3] (5.25ns)   --->   "%mul_0_6 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load_read, i32 %input_fm_buffer_load_3" [src/conv3.cpp:54]   --->   Operation 172 'fmul' 'mul_0_6' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_4 = load i16 %input_fm_buffer_addr_262" [src/conv3.cpp:54]   --->   Operation 173 'load' 'input_fm_buffer_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_6 : Operation 174 [1/3] (7.01ns)   --->   "%mul_0_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_read, i32 %input_fm_buffer_load_5" [src/conv3.cpp:54]   --->   Operation 174 'fmul' 'mul_0_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [2/3] (7.01ns)   --->   "%mul_0_1_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_read, i32 %input_fm_buffer_load_6" [src/conv3.cpp:54]   --->   Operation 175 'fmul' 'mul_0_1_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_8 = load i16 %input_fm_buffer_addr_266" [src/conv3.cpp:54]   --->   Operation 176 'load' 'input_fm_buffer_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_6 : [1/1] (1.76ns)   --->   Input mux for Operation 177 '%mul_0_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_read, i32 %input_fm_buffer_load_10'
ST_6 : Operation 177 [3/3] (5.25ns)   --->   "%mul_0_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_read, i32 %input_fm_buffer_load_10" [src/conv3.cpp:54]   --->   Operation 177 'fmul' 'mul_0_2' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_11 = load i16 %input_fm_buffer_addr_269" [src/conv3.cpp:54]   --->   Operation 178 'load' 'input_fm_buffer_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_6 : Operation 179 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_12 = load i16 %input_fm_buffer_addr_270" [src/conv3.cpp:54]   --->   Operation 179 'load' 'input_fm_buffer_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_6 : [1/1] (1.76ns)   --->   Input mux for Operation 180 '%tmp_26 = fadd i32 %mul_1, i32 0'
ST_6 : Operation 180 [4/4] (4.67ns)   --->   "%tmp_26 = fadd i32 %mul_1, i32 0" [src/conv3.cpp:54]   --->   Operation 180 'fadd' 'tmp_26' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 181 [1/3] (7.01ns)   --->   "%mul_1_s = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_1_0_load_read, i32 %input_fm_buffer_load_2" [src/conv3.cpp:54]   --->   Operation 181 'fmul' 'mul_1_s' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [2/3] (7.01ns)   --->   "%mul_1_5 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load_read, i32 %input_fm_buffer_load_3" [src/conv3.cpp:54]   --->   Operation 182 'fmul' 'mul_1_5' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 183 [2/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_read, i32 %input_fm_buffer_load_6" [src/conv3.cpp:54]   --->   Operation 183 'fmul' 'mul_1_1' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.76ns)   --->   Input mux for Operation 184 '%mul_1_1_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_read, i32 %input_fm_buffer_load_7'
ST_6 : Operation 184 [3/3] (5.25ns)   --->   "%mul_1_1_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_read, i32 %input_fm_buffer_load_7" [src/conv3.cpp:54]   --->   Operation 184 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 185 [1/1] (0.85ns)   --->   "%add_ln54_4 = add i16 %mul_ln54_3_read, i16 %zext_ln54_1" [src/conv3.cpp:54]   --->   Operation 185 'add' 'add_ln54_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i16 %add_ln54_4" [src/conv3.cpp:54]   --->   Operation 186 'zext' 'zext_ln54_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_273 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_5" [src/conv3.cpp:54]   --->   Operation 187 'getelementptr' 'input_fm_buffer_addr_273' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [3/4] (6.43ns)   --->   "%tmp = fadd i32 %mul, i32 0" [src/conv3.cpp:54]   --->   Operation 188 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (0.85ns)   --->   "%add_ln54_9 = add i16 %mul_ln54_3_read, i16 %zext_ln54_8" [src/conv3.cpp:54]   --->   Operation 189 'add' 'add_ln54_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i16 %add_ln54_9" [src/conv3.cpp:54]   --->   Operation 190 'zext' 'zext_ln54_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_274 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_12" [src/conv3.cpp:54]   --->   Operation 191 'getelementptr' 'input_fm_buffer_addr_274' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [2/3] (7.01ns)   --->   "%mul_0_6 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load_read, i32 %input_fm_buffer_load_3" [src/conv3.cpp:54]   --->   Operation 192 'fmul' 'mul_0_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.76ns)   --->   Input mux for Operation 193 '%tmp_5 = fadd i32 %mul_0_1, i32 0'
ST_7 : Operation 193 [4/4] (4.67ns)   --->   "%tmp_5 = fadd i32 %mul_0_1, i32 0" [src/conv3.cpp:54]   --->   Operation 193 'fadd' 'tmp_5' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/3] (7.01ns)   --->   "%mul_0_1_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_read, i32 %input_fm_buffer_load_6" [src/conv3.cpp:54]   --->   Operation 194 'fmul' 'mul_0_1_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.76ns)   --->   Input mux for Operation 195 '%mul_0_1_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load_read, i32 %input_fm_buffer_load_7'
ST_7 : Operation 195 [3/3] (5.25ns)   --->   "%mul_0_1_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load_read, i32 %input_fm_buffer_load_7" [src/conv3.cpp:54]   --->   Operation 195 'fmul' 'mul_0_1_2' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_8 = load i16 %input_fm_buffer_addr_266" [src/conv3.cpp:54]   --->   Operation 196 'load' 'input_fm_buffer_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_7 : Operation 197 [2/3] (7.01ns)   --->   "%mul_0_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_read, i32 %input_fm_buffer_load_10" [src/conv3.cpp:54]   --->   Operation 197 'fmul' 'mul_0_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.76ns)   --->   Input mux for Operation 198 '%mul_0_2_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_read, i32 %input_fm_buffer_load_11'
ST_7 : Operation 198 [3/3] (5.25ns)   --->   "%mul_0_2_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_read, i32 %input_fm_buffer_load_11" [src/conv3.cpp:54]   --->   Operation 198 'fmul' 'mul_0_2_1' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_12 = load i16 %input_fm_buffer_addr_270" [src/conv3.cpp:54]   --->   Operation 199 'load' 'input_fm_buffer_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_7 : Operation 200 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_15 = load i16 %input_fm_buffer_addr_273" [src/conv3.cpp:54]   --->   Operation 200 'load' 'input_fm_buffer_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_7 : Operation 201 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_16 = load i16 %input_fm_buffer_addr_274" [src/conv3.cpp:54]   --->   Operation 201 'load' 'input_fm_buffer_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_7 : Operation 202 [3/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %mul_1, i32 0" [src/conv3.cpp:54]   --->   Operation 202 'fadd' 'tmp_26' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 203 [1/3] (7.01ns)   --->   "%mul_1_5 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_2_0_load_read, i32 %input_fm_buffer_load_3" [src/conv3.cpp:54]   --->   Operation 203 'fmul' 'mul_1_5' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_0_0_load_read, i32 %input_fm_buffer_load_6" [src/conv3.cpp:54]   --->   Operation 204 'fmul' 'mul_1_1' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [2/3] (7.01ns)   --->   "%mul_1_1_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_read, i32 %input_fm_buffer_load_7" [src/conv3.cpp:54]   --->   Operation 205 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.76ns)   --->   Input mux for Operation 206 '%mul_1_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_read, i32 %input_fm_buffer_load_11'
ST_7 : Operation 206 [3/3] (5.25ns)   --->   "%mul_1_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_read, i32 %input_fm_buffer_load_11" [src/conv3.cpp:54]   --->   Operation 206 'fmul' 'mul_1_2' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 207 [2/4] (6.43ns)   --->   "%tmp = fadd i32 %mul, i32 0" [src/conv3.cpp:54]   --->   Operation 207 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [1/1] (0.85ns)   --->   "%add_ln54_18 = add i16 %mul_ln54_2_read, i16 %zext_ln54_20" [src/conv3.cpp:54]   --->   Operation 208 'add' 'add_ln54_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln54_23 = zext i16 %add_ln54_18" [src/conv3.cpp:54]   --->   Operation 209 'zext' 'zext_ln54_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_271 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_23" [src/conv3.cpp:54]   --->   Operation 210 'getelementptr' 'input_fm_buffer_addr_271' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 211 [1/3] (7.01ns)   --->   "%mul_0_6 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load_read, i32 %input_fm_buffer_load_3" [src/conv3.cpp:54]   --->   Operation 211 'fmul' 'mul_0_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (0.85ns)   --->   "%add_ln54_22 = add i16 %mul_ln54_1_read, i16 %zext_ln54_26" [src/conv3.cpp:54]   --->   Operation 212 'add' 'add_ln54_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln54_28 = zext i16 %add_ln54_22" [src/conv3.cpp:54]   --->   Operation 213 'zext' 'zext_ln54_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_267 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_28" [src/conv3.cpp:54]   --->   Operation 214 'getelementptr' 'input_fm_buffer_addr_267' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [3/4] (6.43ns)   --->   "%tmp_5 = fadd i32 %mul_0_1, i32 0" [src/conv3.cpp:54]   --->   Operation 215 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [2/3] (7.01ns)   --->   "%mul_0_1_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load_read, i32 %input_fm_buffer_load_7" [src/conv3.cpp:54]   --->   Operation 216 'fmul' 'mul_0_1_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 217 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_9 = load i16 %input_fm_buffer_addr_267" [src/conv3.cpp:54]   --->   Operation 217 'load' 'input_fm_buffer_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_8 : Operation 218 [1/3] (7.01ns)   --->   "%mul_0_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_read, i32 %input_fm_buffer_load_10" [src/conv3.cpp:54]   --->   Operation 218 'fmul' 'mul_0_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 219 [2/3] (7.01ns)   --->   "%mul_0_2_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_read, i32 %input_fm_buffer_load_11" [src/conv3.cpp:54]   --->   Operation 219 'fmul' 'mul_0_2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 220 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_13 = load i16 %input_fm_buffer_addr_271" [src/conv3.cpp:54]   --->   Operation 220 'load' 'input_fm_buffer_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_8 : Operation 221 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_15 = load i16 %input_fm_buffer_addr_273" [src/conv3.cpp:54]   --->   Operation 221 'load' 'input_fm_buffer_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_8 : Operation 222 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_16 = load i16 %input_fm_buffer_addr_274" [src/conv3.cpp:54]   --->   Operation 222 'load' 'input_fm_buffer_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_8 : Operation 223 [2/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %mul_1, i32 0" [src/conv3.cpp:54]   --->   Operation 223 'fadd' 'tmp_26' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.76ns)   --->   Input mux for Operation 224 '%mul_1_6 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load_read, i32 %input_fm_buffer_load_4'
ST_8 : Operation 224 [3/3] (5.25ns)   --->   "%mul_1_6 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load_read, i32 %input_fm_buffer_load_4" [src/conv3.cpp:54]   --->   Operation 224 'fmul' 'mul_1_6' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.76ns)   --->   Input mux for Operation 225 '%tmp_31 = fadd i32 %mul_1_1, i32 0'
ST_8 : Operation 225 [4/4] (4.67ns)   --->   "%tmp_31 = fadd i32 %mul_1_1, i32 0" [src/conv3.cpp:54]   --->   Operation 225 'fadd' 'tmp_31' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [1/3] (7.01ns)   --->   "%mul_1_1_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_1_0_load_read, i32 %input_fm_buffer_load_7" [src/conv3.cpp:54]   --->   Operation 226 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.76ns)   --->   Input mux for Operation 227 '%mul_1_1_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load_read, i32 %input_fm_buffer_load_8'
ST_8 : Operation 227 [3/3] (5.25ns)   --->   "%mul_1_1_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load_read, i32 %input_fm_buffer_load_8" [src/conv3.cpp:54]   --->   Operation 227 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [2/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_read, i32 %input_fm_buffer_load_11" [src/conv3.cpp:54]   --->   Operation 228 'fmul' 'mul_1_2' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.76ns)   --->   Input mux for Operation 229 '%mul_1_2_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_read, i32 %input_fm_buffer_load_12'
ST_8 : Operation 229 [3/3] (5.25ns)   --->   "%mul_1_2_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_read, i32 %input_fm_buffer_load_12" [src/conv3.cpp:54]   --->   Operation 229 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 230 [1/1] (0.85ns)   --->   "%add_ln54_5 = add i16 %mul_ln54_4_read, i16 %zext_ln54_1" [src/conv3.cpp:54]   --->   Operation 230 'add' 'add_ln54_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i16 %add_ln54_5" [src/conv3.cpp:54]   --->   Operation 231 'zext' 'zext_ln54_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_278 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_6" [src/conv3.cpp:54]   --->   Operation 232 'getelementptr' 'input_fm_buffer_addr_278' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [1/4] (6.43ns)   --->   "%tmp = fadd i32 %mul, i32 0" [src/conv3.cpp:54]   --->   Operation 233 'fadd' 'tmp' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (0.85ns)   --->   "%add_ln54_14 = add i16 %mul_ln54_3_read, i16 %zext_ln54_14" [src/conv3.cpp:54]   --->   Operation 234 'add' 'add_ln54_14' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln54_18 = zext i16 %add_ln54_14" [src/conv3.cpp:54]   --->   Operation 235 'zext' 'zext_ln54_18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_275 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_18" [src/conv3.cpp:54]   --->   Operation 236 'getelementptr' 'input_fm_buffer_addr_275' <Predicate = true> <Delay = 0.00>
ST_9 : [1/1] (1.76ns)   --->   Input mux for Operation 237 '%mul_0_7 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load_read, i32 %input_fm_buffer_load_4'
ST_9 : Operation 237 [3/3] (5.25ns)   --->   "%mul_0_7 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load_read, i32 %input_fm_buffer_load_4" [src/conv3.cpp:54]   --->   Operation 237 'fmul' 'mul_0_7' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 238 [2/4] (6.43ns)   --->   "%tmp_5 = fadd i32 %mul_0_1, i32 0" [src/conv3.cpp:54]   --->   Operation 238 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 239 [1/3] (7.01ns)   --->   "%mul_0_1_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load_read, i32 %input_fm_buffer_load_7" [src/conv3.cpp:54]   --->   Operation 239 'fmul' 'mul_0_1_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 240 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_9 = load i16 %input_fm_buffer_addr_267" [src/conv3.cpp:54]   --->   Operation 240 'load' 'input_fm_buffer_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_9 : [1/1] (1.76ns)   --->   Input mux for Operation 241 '%tmp_25 = fadd i32 %mul_0_2, i32 0'
ST_9 : Operation 241 [4/4] (4.67ns)   --->   "%tmp_25 = fadd i32 %mul_0_2, i32 0" [src/conv3.cpp:54]   --->   Operation 241 'fadd' 'tmp_25' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 242 [1/3] (7.01ns)   --->   "%mul_0_2_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_read, i32 %input_fm_buffer_load_11" [src/conv3.cpp:54]   --->   Operation 242 'fmul' 'mul_0_2_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_13 = load i16 %input_fm_buffer_addr_271" [src/conv3.cpp:54]   --->   Operation 243 'load' 'input_fm_buffer_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_9 : [1/1] (1.76ns)   --->   Input mux for Operation 244 '%mul_0_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load_read, i32 %input_fm_buffer_load_15'
ST_9 : Operation 244 [3/3] (5.25ns)   --->   "%mul_0_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load_read, i32 %input_fm_buffer_load_15" [src/conv3.cpp:54]   --->   Operation 244 'fmul' 'mul_0_3' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 245 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_17 = load i16 %input_fm_buffer_addr_275" [src/conv3.cpp:54]   --->   Operation 245 'load' 'input_fm_buffer_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_9 : Operation 246 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_20 = load i16 %input_fm_buffer_addr_278" [src/conv3.cpp:54]   --->   Operation 246 'load' 'input_fm_buffer_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_9 : Operation 247 [1/4] (6.43ns)   --->   "%tmp_26 = fadd i32 %mul_1, i32 0" [src/conv3.cpp:54]   --->   Operation 247 'fadd' 'tmp_26' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [2/3] (7.01ns)   --->   "%mul_1_6 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load_read, i32 %input_fm_buffer_load_4" [src/conv3.cpp:54]   --->   Operation 248 'fmul' 'mul_1_6' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [3/4] (6.43ns)   --->   "%tmp_31 = fadd i32 %mul_1_1, i32 0" [src/conv3.cpp:54]   --->   Operation 249 'fadd' 'tmp_31' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [2/3] (7.01ns)   --->   "%mul_1_1_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load_read, i32 %input_fm_buffer_load_8" [src/conv3.cpp:54]   --->   Operation 250 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [1/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_0_0_load_read, i32 %input_fm_buffer_load_11" [src/conv3.cpp:54]   --->   Operation 251 'fmul' 'mul_1_2' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [2/3] (7.01ns)   --->   "%mul_1_2_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_read, i32 %input_fm_buffer_load_12" [src/conv3.cpp:54]   --->   Operation 252 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (1.76ns)   --->   Input mux for Operation 253 '%mul_1_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load_read, i32 %input_fm_buffer_load_16'
ST_9 : Operation 253 [3/3] (5.25ns)   --->   "%mul_1_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load_read, i32 %input_fm_buffer_load_16" [src/conv3.cpp:54]   --->   Operation 253 'fmul' 'mul_1_3' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 254 [1/1] (0.85ns)   --->   "%add_ln54_10 = add i16 %mul_ln54_4_read, i16 %zext_ln54_8" [src/conv3.cpp:54]   --->   Operation 254 'add' 'add_ln54_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln54_13 = zext i16 %add_ln54_10" [src/conv3.cpp:54]   --->   Operation 255 'zext' 'zext_ln54_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_279 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_13" [src/conv3.cpp:54]   --->   Operation 256 'getelementptr' 'input_fm_buffer_addr_279' <Predicate = true> <Delay = 0.00>
ST_10 : [1/1] (1.76ns)   --->   Input mux for Operation 257 '%tmp_1 = fadd i32 %tmp, i32 %mul_0_s'
ST_10 : Operation 257 [4/4] (4.67ns)   --->   "%tmp_1 = fadd i32 %tmp, i32 %mul_0_s" [src/conv3.cpp:54]   --->   Operation 257 'fadd' 'tmp_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [2/3] (7.01ns)   --->   "%mul_0_7 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load_read, i32 %input_fm_buffer_load_4" [src/conv3.cpp:54]   --->   Operation 258 'fmul' 'mul_0_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [1/4] (6.43ns)   --->   "%tmp_5 = fadd i32 %mul_0_1, i32 0" [src/conv3.cpp:54]   --->   Operation 259 'fadd' 'tmp_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (1.76ns)   --->   Input mux for Operation 260 '%mul_0_1_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load_read, i32 %input_fm_buffer_load_8'
ST_10 : Operation 260 [3/3] (5.25ns)   --->   "%mul_0_1_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load_read, i32 %input_fm_buffer_load_8" [src/conv3.cpp:54]   --->   Operation 260 'fmul' 'mul_0_1_3' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [3/4] (6.43ns)   --->   "%tmp_25 = fadd i32 %mul_0_2, i32 0" [src/conv3.cpp:54]   --->   Operation 261 'fadd' 'tmp_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (1.76ns)   --->   Input mux for Operation 262 '%mul_0_2_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load_read, i32 %input_fm_buffer_load_12'
ST_10 : Operation 262 [3/3] (5.25ns)   --->   "%mul_0_2_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load_read, i32 %input_fm_buffer_load_12" [src/conv3.cpp:54]   --->   Operation 262 'fmul' 'mul_0_2_2' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [2/3] (7.01ns)   --->   "%mul_0_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load_read, i32 %input_fm_buffer_load_15" [src/conv3.cpp:54]   --->   Operation 263 'fmul' 'mul_0_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (1.76ns)   --->   Input mux for Operation 264 '%mul_0_3_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load_read, i32 %input_fm_buffer_load_16'
ST_10 : Operation 264 [3/3] (5.25ns)   --->   "%mul_0_3_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load_read, i32 %input_fm_buffer_load_16" [src/conv3.cpp:54]   --->   Operation 264 'fmul' 'mul_0_3_1' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_17 = load i16 %input_fm_buffer_addr_275" [src/conv3.cpp:54]   --->   Operation 265 'load' 'input_fm_buffer_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_10 : Operation 266 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_20 = load i16 %input_fm_buffer_addr_278" [src/conv3.cpp:54]   --->   Operation 266 'load' 'input_fm_buffer_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_10 : Operation 267 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_21 = load i16 %input_fm_buffer_addr_279" [src/conv3.cpp:54]   --->   Operation 267 'load' 'input_fm_buffer_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_10 : [1/1] (1.76ns)   --->   Input mux for Operation 268 '%tmp_27 = fadd i32 %tmp_26, i32 %mul_1_s'
ST_10 : Operation 268 [4/4] (4.67ns)   --->   "%tmp_27 = fadd i32 %tmp_26, i32 %mul_1_s" [src/conv3.cpp:54]   --->   Operation 268 'fadd' 'tmp_27' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [1/3] (7.01ns)   --->   "%mul_1_6 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_3_0_load_read, i32 %input_fm_buffer_load_4" [src/conv3.cpp:54]   --->   Operation 269 'fmul' 'mul_1_6' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [1/1] (0.76ns)   --->   "%add_ln52_3 = add i9 %zext_ln43, i9 5" [src/conv3.cpp:52]   --->   Operation 270 'add' 'add_ln52_3' <Predicate = (!icmp_ln41)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln54_32 = zext i9 %add_ln52_3" [src/conv3.cpp:54]   --->   Operation 271 'zext' 'zext_ln54_32' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.85ns)   --->   "%add_ln54_26 = add i16 %mul_ln54_read, i16 %zext_ln54_32" [src/conv3.cpp:54]   --->   Operation 272 'add' 'add_ln54_26' <Predicate = (!icmp_ln41)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln54_33 = zext i16 %add_ln54_26" [src/conv3.cpp:54]   --->   Operation 273 'zext' 'zext_ln54_33' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_283 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_33" [src/conv3.cpp:54]   --->   Operation 274 'getelementptr' 'input_fm_buffer_addr_283' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_10 : Operation 275 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_25 = load i16 %input_fm_buffer_addr_283" [src/conv3.cpp:54]   --->   Operation 275 'load' 'input_fm_buffer_load_25' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_10 : Operation 276 [2/4] (6.43ns)   --->   "%tmp_31 = fadd i32 %mul_1_1, i32 0" [src/conv3.cpp:54]   --->   Operation 276 'fadd' 'tmp_31' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 277 [1/3] (7.01ns)   --->   "%mul_1_1_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_2_0_load_read, i32 %input_fm_buffer_load_8" [src/conv3.cpp:54]   --->   Operation 277 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (1.76ns)   --->   Input mux for Operation 278 '%tmp_36 = fadd i32 %mul_1_2, i32 0'
ST_10 : Operation 278 [4/4] (4.67ns)   --->   "%tmp_36 = fadd i32 %mul_1_2, i32 0" [src/conv3.cpp:54]   --->   Operation 278 'fadd' 'tmp_36' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 279 [1/3] (7.01ns)   --->   "%mul_1_2_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_1_0_load_read, i32 %input_fm_buffer_load_12" [src/conv3.cpp:54]   --->   Operation 279 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 280 [2/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load_read, i32 %input_fm_buffer_load_16" [src/conv3.cpp:54]   --->   Operation 280 'fmul' 'mul_1_3' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 281 [3/4] (6.43ns)   --->   "%tmp_1 = fadd i32 %tmp, i32 %mul_0_s" [src/conv3.cpp:54]   --->   Operation 281 'fadd' 'tmp_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (0.85ns)   --->   "%add_ln54_19 = add i16 %mul_ln54_3_read, i16 %zext_ln54_20" [src/conv3.cpp:54]   --->   Operation 282 'add' 'add_ln54_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln54_24 = zext i16 %add_ln54_19" [src/conv3.cpp:54]   --->   Operation 283 'zext' 'zext_ln54_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_276 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_24" [src/conv3.cpp:54]   --->   Operation 284 'getelementptr' 'input_fm_buffer_addr_276' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.85ns)   --->   "%add_ln54_23 = add i16 %mul_ln54_2_read, i16 %zext_ln54_26" [src/conv3.cpp:54]   --->   Operation 285 'add' 'add_ln54_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln54_29 = zext i16 %add_ln54_23" [src/conv3.cpp:54]   --->   Operation 286 'zext' 'zext_ln54_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_272 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_29" [src/conv3.cpp:54]   --->   Operation 287 'getelementptr' 'input_fm_buffer_addr_272' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 288 [1/3] (7.01ns)   --->   "%mul_0_7 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load_read, i32 %input_fm_buffer_load_4" [src/conv3.cpp:54]   --->   Operation 288 'fmul' 'mul_0_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.76ns)   --->   Input mux for Operation 289 '%tmp_6 = fadd i32 %tmp_5, i32 %mul_0_1_1'
ST_11 : Operation 289 [4/4] (4.67ns)   --->   "%tmp_6 = fadd i32 %tmp_5, i32 %mul_0_1_1" [src/conv3.cpp:54]   --->   Operation 289 'fadd' 'tmp_6' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 290 [2/3] (7.01ns)   --->   "%mul_0_1_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load_read, i32 %input_fm_buffer_load_8" [src/conv3.cpp:54]   --->   Operation 290 'fmul' 'mul_0_1_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [2/4] (6.43ns)   --->   "%tmp_25 = fadd i32 %mul_0_2, i32 0" [src/conv3.cpp:54]   --->   Operation 291 'fadd' 'tmp_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [2/3] (7.01ns)   --->   "%mul_0_2_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load_read, i32 %input_fm_buffer_load_12" [src/conv3.cpp:54]   --->   Operation 292 'fmul' 'mul_0_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_14 = load i16 %input_fm_buffer_addr_272" [src/conv3.cpp:54]   --->   Operation 293 'load' 'input_fm_buffer_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_11 : Operation 294 [1/3] (7.01ns)   --->   "%mul_0_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load_read, i32 %input_fm_buffer_load_15" [src/conv3.cpp:54]   --->   Operation 294 'fmul' 'mul_0_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [2/3] (7.01ns)   --->   "%mul_0_3_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load_read, i32 %input_fm_buffer_load_16" [src/conv3.cpp:54]   --->   Operation 295 'fmul' 'mul_0_3_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_18 = load i16 %input_fm_buffer_addr_276" [src/conv3.cpp:54]   --->   Operation 296 'load' 'input_fm_buffer_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_11 : [1/1] (1.76ns)   --->   Input mux for Operation 297 '%mul_0_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load_read, i32 %input_fm_buffer_load_20'
ST_11 : Operation 297 [3/3] (5.25ns)   --->   "%mul_0_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load_read, i32 %input_fm_buffer_load_20" [src/conv3.cpp:54]   --->   Operation 297 'fmul' 'mul_0_4' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_21 = load i16 %input_fm_buffer_addr_279" [src/conv3.cpp:54]   --->   Operation 298 'load' 'input_fm_buffer_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_11 : Operation 299 [3/4] (6.43ns)   --->   "%tmp_27 = fadd i32 %tmp_26, i32 %mul_1_s" [src/conv3.cpp:54]   --->   Operation 299 'fadd' 'tmp_27' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_25 = load i16 %input_fm_buffer_addr_283" [src/conv3.cpp:54]   --->   Operation 300 'load' 'input_fm_buffer_load_25' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_11 : Operation 301 [1/4] (6.43ns)   --->   "%tmp_31 = fadd i32 %mul_1_1, i32 0" [src/conv3.cpp:54]   --->   Operation 301 'fadd' 'tmp_31' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.76ns)   --->   Input mux for Operation 302 '%mul_1_1_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load_read, i32 %input_fm_buffer_load_9'
ST_11 : Operation 302 [3/3] (5.25ns)   --->   "%mul_1_1_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load_read, i32 %input_fm_buffer_load_9" [src/conv3.cpp:54]   --->   Operation 302 'fmul' 'mul_1_1_3' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 303 [3/4] (6.43ns)   --->   "%tmp_36 = fadd i32 %mul_1_2, i32 0" [src/conv3.cpp:54]   --->   Operation 303 'fadd' 'tmp_36' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (1.76ns)   --->   Input mux for Operation 304 '%mul_1_2_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load_read, i32 %input_fm_buffer_load_13'
ST_11 : Operation 304 [3/3] (5.25ns)   --->   "%mul_1_2_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load_read, i32 %input_fm_buffer_load_13" [src/conv3.cpp:54]   --->   Operation 304 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 305 [1/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_0_0_load_read, i32 %input_fm_buffer_load_16" [src/conv3.cpp:54]   --->   Operation 305 'fmul' 'mul_1_3' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 306 [2/4] (6.43ns)   --->   "%tmp_1 = fadd i32 %tmp, i32 %mul_0_s" [src/conv3.cpp:54]   --->   Operation 306 'fadd' 'tmp_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (0.85ns)   --->   "%add_ln54_15 = add i16 %mul_ln54_4_read, i16 %zext_ln54_14" [src/conv3.cpp:54]   --->   Operation 307 'add' 'add_ln54_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln54_19 = zext i16 %add_ln54_15" [src/conv3.cpp:54]   --->   Operation 308 'zext' 'zext_ln54_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_280 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_19" [src/conv3.cpp:54]   --->   Operation 309 'getelementptr' 'input_fm_buffer_addr_280' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [3/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_5, i32 %mul_0_1_1" [src/conv3.cpp:54]   --->   Operation 310 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 311 [1/3] (7.01ns)   --->   "%mul_0_1_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load_read, i32 %input_fm_buffer_load_8" [src/conv3.cpp:54]   --->   Operation 311 'fmul' 'mul_0_1_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [1/4] (6.43ns)   --->   "%tmp_25 = fadd i32 %mul_0_2, i32 0" [src/conv3.cpp:54]   --->   Operation 312 'fadd' 'tmp_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/3] (7.01ns)   --->   "%mul_0_2_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load_read, i32 %input_fm_buffer_load_12" [src/conv3.cpp:54]   --->   Operation 313 'fmul' 'mul_0_2_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 314 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_14 = load i16 %input_fm_buffer_addr_272" [src/conv3.cpp:54]   --->   Operation 314 'load' 'input_fm_buffer_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 315 '%tmp_14 = fadd i32 %mul_0_3, i32 0'
ST_12 : Operation 315 [4/4] (4.67ns)   --->   "%tmp_14 = fadd i32 %mul_0_3, i32 0" [src/conv3.cpp:54]   --->   Operation 315 'fadd' 'tmp_14' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [1/3] (7.01ns)   --->   "%mul_0_3_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load_read, i32 %input_fm_buffer_load_16" [src/conv3.cpp:54]   --->   Operation 316 'fmul' 'mul_0_3_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_18 = load i16 %input_fm_buffer_addr_276" [src/conv3.cpp:54]   --->   Operation 317 'load' 'input_fm_buffer_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_12 : Operation 318 [2/3] (7.01ns)   --->   "%mul_0_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load_read, i32 %input_fm_buffer_load_20" [src/conv3.cpp:54]   --->   Operation 318 'fmul' 'mul_0_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 319 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_22 = load i16 %input_fm_buffer_addr_280" [src/conv3.cpp:54]   --->   Operation 319 'load' 'input_fm_buffer_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_12 : Operation 320 [2/4] (6.43ns)   --->   "%tmp_27 = fadd i32 %tmp_26, i32 %mul_1_s" [src/conv3.cpp:54]   --->   Operation 320 'fadd' 'tmp_27' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 321 [1/1] (0.85ns)   --->   "%add_ln54_27 = add i16 %mul_ln54_1_read, i16 %zext_ln54_32" [src/conv3.cpp:54]   --->   Operation 321 'add' 'add_ln54_27' <Predicate = (!icmp_ln41)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln54_34 = zext i16 %add_ln54_27" [src/conv3.cpp:54]   --->   Operation 322 'zext' 'zext_ln54_34' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_284 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_34" [src/conv3.cpp:54]   --->   Operation 323 'getelementptr' 'input_fm_buffer_addr_284' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 324 '%mul_1_7 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load_read, i32 %input_fm_buffer_load_25'
ST_12 : Operation 324 [3/3] (5.25ns)   --->   "%mul_1_7 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load_read, i32 %input_fm_buffer_load_25" [src/conv3.cpp:54]   --->   Operation 324 'fmul' 'mul_1_7' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 325 '%tmp_32 = fadd i32 %tmp_31, i32 %mul_1_1_1'
ST_12 : Operation 325 [4/4] (4.67ns)   --->   "%tmp_32 = fadd i32 %tmp_31, i32 %mul_1_1_1" [src/conv3.cpp:54]   --->   Operation 325 'fadd' 'tmp_32' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [2/3] (7.01ns)   --->   "%mul_1_1_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load_read, i32 %input_fm_buffer_load_9" [src/conv3.cpp:54]   --->   Operation 326 'fmul' 'mul_1_1_3' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 327 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_26 = load i16 %input_fm_buffer_addr_284" [src/conv3.cpp:54]   --->   Operation 327 'load' 'input_fm_buffer_load_26' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_12 : Operation 328 [2/4] (6.43ns)   --->   "%tmp_36 = fadd i32 %mul_1_2, i32 0" [src/conv3.cpp:54]   --->   Operation 328 'fadd' 'tmp_36' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [2/3] (7.01ns)   --->   "%mul_1_2_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load_read, i32 %input_fm_buffer_load_13" [src/conv3.cpp:54]   --->   Operation 329 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 330 '%tmp_41 = fadd i32 %mul_1_3, i32 0'
ST_12 : Operation 330 [4/4] (4.67ns)   --->   "%tmp_41 = fadd i32 %mul_1_3, i32 0" [src/conv3.cpp:54]   --->   Operation 330 'fadd' 'tmp_41' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 331 '%mul_1_3_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load_read, i32 %input_fm_buffer_load_17'
ST_12 : Operation 331 [3/3] (5.25ns)   --->   "%mul_1_3_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load_read, i32 %input_fm_buffer_load_17" [src/conv3.cpp:54]   --->   Operation 331 'fmul' 'mul_1_3_1' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (1.76ns)   --->   Input mux for Operation 332 '%mul_1_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load_read, i32 %input_fm_buffer_load_21'
ST_12 : Operation 332 [3/3] (5.25ns)   --->   "%mul_1_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load_read, i32 %input_fm_buffer_load_21" [src/conv3.cpp:54]   --->   Operation 332 'fmul' 'mul_1_4' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 333 [1/4] (6.43ns)   --->   "%tmp_1 = fadd i32 %tmp, i32 %mul_0_s" [src/conv3.cpp:54]   --->   Operation 333 'fadd' 'tmp_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 334 [1/1] (0.85ns)   --->   "%add_ln54_20 = add i16 %mul_ln54_4_read, i16 %zext_ln54_20" [src/conv3.cpp:54]   --->   Operation 334 'add' 'add_ln54_20' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln54_25 = zext i16 %add_ln54_20" [src/conv3.cpp:54]   --->   Operation 335 'zext' 'zext_ln54_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_281 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_25" [src/conv3.cpp:54]   --->   Operation 336 'getelementptr' 'input_fm_buffer_addr_281' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 337 [1/1] (0.85ns)   --->   "%add_ln54_24 = add i16 %mul_ln54_3_read, i16 %zext_ln54_26" [src/conv3.cpp:54]   --->   Operation 337 'add' 'add_ln54_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln54_30 = zext i16 %add_ln54_24" [src/conv3.cpp:54]   --->   Operation 338 'zext' 'zext_ln54_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_277 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_30" [src/conv3.cpp:54]   --->   Operation 339 'getelementptr' 'input_fm_buffer_addr_277' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 340 [2/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_5, i32 %mul_0_1_1" [src/conv3.cpp:54]   --->   Operation 340 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 341 '%mul_0_1_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load_read, i32 %input_fm_buffer_load_9'
ST_13 : Operation 341 [3/3] (5.25ns)   --->   "%mul_0_1_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load_read, i32 %input_fm_buffer_load_9" [src/conv3.cpp:54]   --->   Operation 341 'fmul' 'mul_0_1_4' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 342 '%tmp_10 = fadd i32 %tmp_25, i32 %mul_0_2_1'
ST_13 : Operation 342 [4/4] (4.67ns)   --->   "%tmp_10 = fadd i32 %tmp_25, i32 %mul_0_2_1" [src/conv3.cpp:54]   --->   Operation 342 'fadd' 'tmp_10' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 343 '%mul_0_2_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load_read, i32 %input_fm_buffer_load_13'
ST_13 : Operation 343 [3/3] (5.25ns)   --->   "%mul_0_2_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load_read, i32 %input_fm_buffer_load_13" [src/conv3.cpp:54]   --->   Operation 343 'fmul' 'mul_0_2_3' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 344 [3/4] (6.43ns)   --->   "%tmp_14 = fadd i32 %mul_0_3, i32 0" [src/conv3.cpp:54]   --->   Operation 344 'fadd' 'tmp_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (1.76ns)   --->   Input mux for Operation 345 '%mul_0_3_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load_read, i32 %input_fm_buffer_load_17'
ST_13 : Operation 345 [3/3] (5.25ns)   --->   "%mul_0_3_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load_read, i32 %input_fm_buffer_load_17" [src/conv3.cpp:54]   --->   Operation 345 'fmul' 'mul_0_3_2' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 346 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_19 = load i16 %input_fm_buffer_addr_277" [src/conv3.cpp:54]   --->   Operation 346 'load' 'input_fm_buffer_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_13 : Operation 347 [1/3] (7.01ns)   --->   "%mul_0_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load_read, i32 %input_fm_buffer_load_20" [src/conv3.cpp:54]   --->   Operation 347 'fmul' 'mul_0_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 348 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_22 = load i16 %input_fm_buffer_addr_280" [src/conv3.cpp:54]   --->   Operation 348 'load' 'input_fm_buffer_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_13 : Operation 349 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_23 = load i16 %input_fm_buffer_addr_281" [src/conv3.cpp:54]   --->   Operation 349 'load' 'input_fm_buffer_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_13 : Operation 350 [1/4] (6.43ns)   --->   "%tmp_27 = fadd i32 %tmp_26, i32 %mul_1_s" [src/conv3.cpp:54]   --->   Operation 350 'fadd' 'tmp_27' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 351 [2/3] (7.01ns)   --->   "%mul_1_7 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load_read, i32 %input_fm_buffer_load_25" [src/conv3.cpp:54]   --->   Operation 351 'fmul' 'mul_1_7' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 352 [3/4] (6.43ns)   --->   "%tmp_32 = fadd i32 %tmp_31, i32 %mul_1_1_1" [src/conv3.cpp:54]   --->   Operation 352 'fadd' 'tmp_32' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 353 [1/3] (7.01ns)   --->   "%mul_1_1_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_3_0_load_read, i32 %input_fm_buffer_load_9" [src/conv3.cpp:54]   --->   Operation 353 'fmul' 'mul_1_1_3' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 354 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_26 = load i16 %input_fm_buffer_addr_284" [src/conv3.cpp:54]   --->   Operation 354 'load' 'input_fm_buffer_load_26' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_13 : Operation 355 [1/4] (6.43ns)   --->   "%tmp_36 = fadd i32 %mul_1_2, i32 0" [src/conv3.cpp:54]   --->   Operation 355 'fadd' 'tmp_36' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 356 [1/3] (7.01ns)   --->   "%mul_1_2_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_2_0_load_read, i32 %input_fm_buffer_load_13" [src/conv3.cpp:54]   --->   Operation 356 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 357 [3/4] (6.43ns)   --->   "%tmp_41 = fadd i32 %mul_1_3, i32 0" [src/conv3.cpp:54]   --->   Operation 357 'fadd' 'tmp_41' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 358 [2/3] (7.01ns)   --->   "%mul_1_3_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load_read, i32 %input_fm_buffer_load_17" [src/conv3.cpp:54]   --->   Operation 358 'fmul' 'mul_1_3_1' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 359 [2/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load_read, i32 %input_fm_buffer_load_21" [src/conv3.cpp:54]   --->   Operation 359 'fmul' 'mul_1_4' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 360 '%tmp_2 = fadd i32 %tmp_1, i32 %mul_0_5'
ST_14 : Operation 360 [4/4] (4.67ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %mul_0_5" [src/conv3.cpp:54]   --->   Operation 360 'fadd' 'tmp_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 361 [1/1] (0.85ns)   --->   "%add_ln54_25 = add i16 %mul_ln54_4_read, i16 %zext_ln54_26" [src/conv3.cpp:54]   --->   Operation 361 'add' 'add_ln54_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln54_31 = zext i16 %add_ln54_25" [src/conv3.cpp:54]   --->   Operation 362 'zext' 'zext_ln54_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_282 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_31" [src/conv3.cpp:54]   --->   Operation 363 'getelementptr' 'input_fm_buffer_addr_282' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 364 [1/4] (6.43ns)   --->   "%tmp_6 = fadd i32 %tmp_5, i32 %mul_0_1_1" [src/conv3.cpp:54]   --->   Operation 364 'fadd' 'tmp_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 365 [2/3] (7.01ns)   --->   "%mul_0_1_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load_read, i32 %input_fm_buffer_load_9" [src/conv3.cpp:54]   --->   Operation 365 'fmul' 'mul_0_1_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 366 [3/4] (6.43ns)   --->   "%tmp_10 = fadd i32 %tmp_25, i32 %mul_0_2_1" [src/conv3.cpp:54]   --->   Operation 366 'fadd' 'tmp_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 367 [2/3] (7.01ns)   --->   "%mul_0_2_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load_read, i32 %input_fm_buffer_load_13" [src/conv3.cpp:54]   --->   Operation 367 'fmul' 'mul_0_2_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 368 [2/4] (6.43ns)   --->   "%tmp_14 = fadd i32 %mul_0_3, i32 0" [src/conv3.cpp:54]   --->   Operation 368 'fadd' 'tmp_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 369 [2/3] (7.01ns)   --->   "%mul_0_3_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load_read, i32 %input_fm_buffer_load_17" [src/conv3.cpp:54]   --->   Operation 369 'fmul' 'mul_0_3_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 370 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_19 = load i16 %input_fm_buffer_addr_277" [src/conv3.cpp:54]   --->   Operation 370 'load' 'input_fm_buffer_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 371 '%tmp_19 = fadd i32 %mul_0_4, i32 0'
ST_14 : Operation 371 [4/4] (4.67ns)   --->   "%tmp_19 = fadd i32 %mul_0_4, i32 0" [src/conv3.cpp:54]   --->   Operation 371 'fadd' 'tmp_19' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 372 '%mul_0_4_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load_read, i32 %input_fm_buffer_load_21'
ST_14 : Operation 372 [3/3] (5.25ns)   --->   "%mul_0_4_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load_read, i32 %input_fm_buffer_load_21" [src/conv3.cpp:54]   --->   Operation 372 'fmul' 'mul_0_4_1' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 373 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_23 = load i16 %input_fm_buffer_addr_281" [src/conv3.cpp:54]   --->   Operation 373 'load' 'input_fm_buffer_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_14 : Operation 374 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_24 = load i16 %input_fm_buffer_addr_282" [src/conv3.cpp:54]   --->   Operation 374 'load' 'input_fm_buffer_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 375 '%tmp_28 = fadd i32 %tmp_27, i32 %mul_1_5'
ST_14 : Operation 375 [4/4] (4.67ns)   --->   "%tmp_28 = fadd i32 %tmp_27, i32 %mul_1_5" [src/conv3.cpp:54]   --->   Operation 375 'fadd' 'tmp_28' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 376 [1/1] (0.85ns)   --->   "%add_ln54_28 = add i16 %mul_ln54_2_read, i16 %zext_ln54_32" [src/conv3.cpp:54]   --->   Operation 376 'add' 'add_ln54_28' <Predicate = (!icmp_ln41)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln54_35 = zext i16 %add_ln54_28" [src/conv3.cpp:54]   --->   Operation 377 'zext' 'zext_ln54_35' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 378 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_285 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_35" [src/conv3.cpp:54]   --->   Operation 378 'getelementptr' 'input_fm_buffer_addr_285' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_14 : Operation 379 [1/3] (7.01ns)   --->   "%mul_1_7 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_0_4_0_load_read, i32 %input_fm_buffer_load_25" [src/conv3.cpp:54]   --->   Operation 379 'fmul' 'mul_1_7' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 380 [2/4] (6.43ns)   --->   "%tmp_32 = fadd i32 %tmp_31, i32 %mul_1_1_1" [src/conv3.cpp:54]   --->   Operation 380 'fadd' 'tmp_32' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 381 '%mul_1_1_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load_read, i32 %input_fm_buffer_load_26'
ST_14 : Operation 381 [3/3] (5.25ns)   --->   "%mul_1_1_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load_read, i32 %input_fm_buffer_load_26" [src/conv3.cpp:54]   --->   Operation 381 'fmul' 'mul_1_1_4' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 382 '%tmp_37 = fadd i32 %tmp_36, i32 %mul_1_2_1'
ST_14 : Operation 382 [4/4] (4.67ns)   --->   "%tmp_37 = fadd i32 %tmp_36, i32 %mul_1_2_1" [src/conv3.cpp:54]   --->   Operation 382 'fadd' 'tmp_37' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (1.76ns)   --->   Input mux for Operation 383 '%mul_1_2_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load_read, i32 %input_fm_buffer_load_14'
ST_14 : Operation 383 [3/3] (5.25ns)   --->   "%mul_1_2_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load_read, i32 %input_fm_buffer_load_14" [src/conv3.cpp:54]   --->   Operation 383 'fmul' 'mul_1_2_3' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 384 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_27 = load i16 %input_fm_buffer_addr_285" [src/conv3.cpp:54]   --->   Operation 384 'load' 'input_fm_buffer_load_27' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_14 : Operation 385 [2/4] (6.43ns)   --->   "%tmp_41 = fadd i32 %mul_1_3, i32 0" [src/conv3.cpp:54]   --->   Operation 385 'fadd' 'tmp_41' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 386 [1/3] (7.01ns)   --->   "%mul_1_3_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_1_0_load_read, i32 %input_fm_buffer_load_17" [src/conv3.cpp:54]   --->   Operation 386 'fmul' 'mul_1_3_1' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 387 [1/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_0_0_load_read, i32 %input_fm_buffer_load_21" [src/conv3.cpp:54]   --->   Operation 387 'fmul' 'mul_1_4' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 388 [3/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %mul_0_5" [src/conv3.cpp:54]   --->   Operation 388 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 389 '%tmp_7 = fadd i32 %tmp_6, i32 %mul_0_1_2'
ST_15 : Operation 389 [4/4] (4.67ns)   --->   "%tmp_7 = fadd i32 %tmp_6, i32 %mul_0_1_2" [src/conv3.cpp:54]   --->   Operation 389 'fadd' 'tmp_7' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 390 [1/3] (7.01ns)   --->   "%mul_0_1_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load_read, i32 %input_fm_buffer_load_9" [src/conv3.cpp:54]   --->   Operation 390 'fmul' 'mul_0_1_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 391 [2/4] (6.43ns)   --->   "%tmp_10 = fadd i32 %tmp_25, i32 %mul_0_2_1" [src/conv3.cpp:54]   --->   Operation 391 'fadd' 'tmp_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 392 [1/3] (7.01ns)   --->   "%mul_0_2_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load_read, i32 %input_fm_buffer_load_13" [src/conv3.cpp:54]   --->   Operation 392 'fmul' 'mul_0_2_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 393 '%mul_0_2_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load_read, i32 %input_fm_buffer_load_14'
ST_15 : Operation 393 [3/3] (5.25ns)   --->   "%mul_0_2_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load_read, i32 %input_fm_buffer_load_14" [src/conv3.cpp:54]   --->   Operation 393 'fmul' 'mul_0_2_4' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 394 [1/4] (6.43ns)   --->   "%tmp_14 = fadd i32 %mul_0_3, i32 0" [src/conv3.cpp:54]   --->   Operation 394 'fadd' 'tmp_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 395 [1/3] (7.01ns)   --->   "%mul_0_3_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load_read, i32 %input_fm_buffer_load_17" [src/conv3.cpp:54]   --->   Operation 395 'fmul' 'mul_0_3_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 396 [3/4] (6.43ns)   --->   "%tmp_19 = fadd i32 %mul_0_4, i32 0" [src/conv3.cpp:54]   --->   Operation 396 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 397 [2/3] (7.01ns)   --->   "%mul_0_4_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load_read, i32 %input_fm_buffer_load_21" [src/conv3.cpp:54]   --->   Operation 397 'fmul' 'mul_0_4_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 398 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_24 = load i16 %input_fm_buffer_addr_282" [src/conv3.cpp:54]   --->   Operation 398 'load' 'input_fm_buffer_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_15 : Operation 399 [3/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_27, i32 %mul_1_5" [src/conv3.cpp:54]   --->   Operation 399 'fadd' 'tmp_28' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 400 [1/1] (0.85ns)   --->   "%add_ln54_29 = add i16 %mul_ln54_3_read, i16 %zext_ln54_32" [src/conv3.cpp:54]   --->   Operation 400 'add' 'add_ln54_29' <Predicate = (!icmp_ln41)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln54_36 = zext i16 %add_ln54_29" [src/conv3.cpp:54]   --->   Operation 401 'zext' 'zext_ln54_36' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 402 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_286 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_36" [src/conv3.cpp:54]   --->   Operation 402 'getelementptr' 'input_fm_buffer_addr_286' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 403 [1/1] (0.85ns)   --->   "%add_ln54_30 = add i16 %mul_ln54_4_read, i16 %zext_ln54_32" [src/conv3.cpp:54]   --->   Operation 403 'add' 'add_ln54_30' <Predicate = (!icmp_ln41)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln54_37 = zext i16 %add_ln54_30" [src/conv3.cpp:54]   --->   Operation 404 'zext' 'zext_ln54_37' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 405 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr_287 = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln54_37" [src/conv3.cpp:54]   --->   Operation 405 'getelementptr' 'input_fm_buffer_addr_287' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_15 : Operation 406 [1/4] (6.43ns)   --->   "%tmp_32 = fadd i32 %tmp_31, i32 %mul_1_1_1" [src/conv3.cpp:54]   --->   Operation 406 'fadd' 'tmp_32' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 407 [2/3] (7.01ns)   --->   "%mul_1_1_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load_read, i32 %input_fm_buffer_load_26" [src/conv3.cpp:54]   --->   Operation 407 'fmul' 'mul_1_1_4' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 408 [3/4] (6.43ns)   --->   "%tmp_37 = fadd i32 %tmp_36, i32 %mul_1_2_1" [src/conv3.cpp:54]   --->   Operation 408 'fadd' 'tmp_37' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 409 [2/3] (7.01ns)   --->   "%mul_1_2_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load_read, i32 %input_fm_buffer_load_14" [src/conv3.cpp:54]   --->   Operation 409 'fmul' 'mul_1_2_3' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 410 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_27 = load i16 %input_fm_buffer_addr_285" [src/conv3.cpp:54]   --->   Operation 410 'load' 'input_fm_buffer_load_27' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_15 : Operation 411 [1/4] (6.43ns)   --->   "%tmp_41 = fadd i32 %mul_1_3, i32 0" [src/conv3.cpp:54]   --->   Operation 411 'fadd' 'tmp_41' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 412 '%mul_1_3_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load_read, i32 %input_fm_buffer_load_18'
ST_15 : Operation 412 [3/3] (5.25ns)   --->   "%mul_1_3_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load_read, i32 %input_fm_buffer_load_18" [src/conv3.cpp:54]   --->   Operation 412 'fmul' 'mul_1_3_2' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 413 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_28 = load i16 %input_fm_buffer_addr_286" [src/conv3.cpp:54]   --->   Operation 413 'load' 'input_fm_buffer_load_28' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 414 '%tmp_46 = fadd i32 %mul_1_4, i32 0'
ST_15 : Operation 414 [4/4] (4.67ns)   --->   "%tmp_46 = fadd i32 %mul_1_4, i32 0" [src/conv3.cpp:54]   --->   Operation 414 'fadd' 'tmp_46' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : [1/1] (1.76ns)   --->   Input mux for Operation 415 '%mul_1_4_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load_read, i32 %input_fm_buffer_load_22'
ST_15 : Operation 415 [3/3] (5.25ns)   --->   "%mul_1_4_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load_read, i32 %input_fm_buffer_load_22" [src/conv3.cpp:54]   --->   Operation 415 'fmul' 'mul_1_4_1' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 416 [2/2] (1.23ns)   --->   "%input_fm_buffer_load_29 = load i16 %input_fm_buffer_addr_287" [src/conv3.cpp:54]   --->   Operation 416 'load' 'input_fm_buffer_load_29' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 417 [2/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %mul_0_5" [src/conv3.cpp:54]   --->   Operation 417 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 418 [3/4] (6.43ns)   --->   "%tmp_7 = fadd i32 %tmp_6, i32 %mul_0_1_2" [src/conv3.cpp:54]   --->   Operation 418 'fadd' 'tmp_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 419 [1/4] (6.43ns)   --->   "%tmp_10 = fadd i32 %tmp_25, i32 %mul_0_2_1" [src/conv3.cpp:54]   --->   Operation 419 'fadd' 'tmp_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 420 [2/3] (7.01ns)   --->   "%mul_0_2_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load_read, i32 %input_fm_buffer_load_14" [src/conv3.cpp:54]   --->   Operation 420 'fmul' 'mul_0_2_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 421 '%tmp_15 = fadd i32 %tmp_14, i32 %mul_0_3_1'
ST_16 : Operation 421 [4/4] (4.67ns)   --->   "%tmp_15 = fadd i32 %tmp_14, i32 %mul_0_3_1" [src/conv3.cpp:54]   --->   Operation 421 'fadd' 'tmp_15' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 422 '%mul_0_3_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load_read, i32 %input_fm_buffer_load_18'
ST_16 : Operation 422 [3/3] (5.25ns)   --->   "%mul_0_3_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load_read, i32 %input_fm_buffer_load_18" [src/conv3.cpp:54]   --->   Operation 422 'fmul' 'mul_0_3_3' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 423 [2/4] (6.43ns)   --->   "%tmp_19 = fadd i32 %mul_0_4, i32 0" [src/conv3.cpp:54]   --->   Operation 423 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 424 [1/3] (7.01ns)   --->   "%mul_0_4_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load_read, i32 %input_fm_buffer_load_21" [src/conv3.cpp:54]   --->   Operation 424 'fmul' 'mul_0_4_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 425 '%mul_0_4_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load_read, i32 %input_fm_buffer_load_22'
ST_16 : Operation 425 [3/3] (5.25ns)   --->   "%mul_0_4_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load_read, i32 %input_fm_buffer_load_22" [src/conv3.cpp:54]   --->   Operation 425 'fmul' 'mul_0_4_2' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 426 [2/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_27, i32 %mul_1_5" [src/conv3.cpp:54]   --->   Operation 426 'fadd' 'tmp_28' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 427 '%tmp_33 = fadd i32 %tmp_32, i32 %mul_1_1_2'
ST_16 : Operation 427 [4/4] (4.67ns)   --->   "%tmp_33 = fadd i32 %tmp_32, i32 %mul_1_1_2" [src/conv3.cpp:54]   --->   Operation 427 'fadd' 'tmp_33' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 428 [1/3] (7.01ns)   --->   "%mul_1_1_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_1_4_0_load_read, i32 %input_fm_buffer_load_26" [src/conv3.cpp:54]   --->   Operation 428 'fmul' 'mul_1_1_4' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 429 [2/4] (6.43ns)   --->   "%tmp_37 = fadd i32 %tmp_36, i32 %mul_1_2_1" [src/conv3.cpp:54]   --->   Operation 429 'fadd' 'tmp_37' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 430 [1/3] (7.01ns)   --->   "%mul_1_2_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_3_0_load_read, i32 %input_fm_buffer_load_14" [src/conv3.cpp:54]   --->   Operation 430 'fmul' 'mul_1_2_3' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 431 '%mul_1_2_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load_read, i32 %input_fm_buffer_load_27'
ST_16 : Operation 431 [3/3] (5.25ns)   --->   "%mul_1_2_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load_read, i32 %input_fm_buffer_load_27" [src/conv3.cpp:54]   --->   Operation 431 'fmul' 'mul_1_2_4' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.76ns)   --->   Input mux for Operation 432 '%tmp_42 = fadd i32 %tmp_41, i32 %mul_1_3_1'
ST_16 : Operation 432 [4/4] (4.67ns)   --->   "%tmp_42 = fadd i32 %tmp_41, i32 %mul_1_3_1" [src/conv3.cpp:54]   --->   Operation 432 'fadd' 'tmp_42' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 433 [2/3] (7.01ns)   --->   "%mul_1_3_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load_read, i32 %input_fm_buffer_load_18" [src/conv3.cpp:54]   --->   Operation 433 'fmul' 'mul_1_3_2' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 434 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_28 = load i16 %input_fm_buffer_addr_286" [src/conv3.cpp:54]   --->   Operation 434 'load' 'input_fm_buffer_load_28' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>
ST_16 : Operation 435 [3/4] (6.43ns)   --->   "%tmp_46 = fadd i32 %mul_1_4, i32 0" [src/conv3.cpp:54]   --->   Operation 435 'fadd' 'tmp_46' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 436 [2/3] (7.01ns)   --->   "%mul_1_4_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load_read, i32 %input_fm_buffer_load_22" [src/conv3.cpp:54]   --->   Operation 436 'fmul' 'mul_1_4_1' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 437 [1/2] (1.23ns)   --->   "%input_fm_buffer_load_29 = load i16 %input_fm_buffer_addr_287" [src/conv3.cpp:54]   --->   Operation 437 'load' 'input_fm_buffer_load_29' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 58016> <RAM>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 438 [1/4] (6.43ns)   --->   "%tmp_2 = fadd i32 %tmp_1, i32 %mul_0_5" [src/conv3.cpp:54]   --->   Operation 438 'fadd' 'tmp_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 439 [2/4] (6.43ns)   --->   "%tmp_7 = fadd i32 %tmp_6, i32 %mul_0_1_2" [src/conv3.cpp:54]   --->   Operation 439 'fadd' 'tmp_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 440 '%tmp_11 = fadd i32 %tmp_10, i32 %mul_0_2_2'
ST_17 : Operation 440 [4/4] (4.67ns)   --->   "%tmp_11 = fadd i32 %tmp_10, i32 %mul_0_2_2" [src/conv3.cpp:54]   --->   Operation 440 'fadd' 'tmp_11' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 441 [1/3] (7.01ns)   --->   "%mul_0_2_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load_read, i32 %input_fm_buffer_load_14" [src/conv3.cpp:54]   --->   Operation 441 'fmul' 'mul_0_2_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 442 [3/4] (6.43ns)   --->   "%tmp_15 = fadd i32 %tmp_14, i32 %mul_0_3_1" [src/conv3.cpp:54]   --->   Operation 442 'fadd' 'tmp_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 443 [2/3] (7.01ns)   --->   "%mul_0_3_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load_read, i32 %input_fm_buffer_load_18" [src/conv3.cpp:54]   --->   Operation 443 'fmul' 'mul_0_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 444 '%mul_0_3_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load_read, i32 %input_fm_buffer_load_19'
ST_17 : Operation 444 [3/3] (5.25ns)   --->   "%mul_0_3_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load_read, i32 %input_fm_buffer_load_19" [src/conv3.cpp:54]   --->   Operation 444 'fmul' 'mul_0_3_4' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 445 [1/4] (6.43ns)   --->   "%tmp_19 = fadd i32 %mul_0_4, i32 0" [src/conv3.cpp:54]   --->   Operation 445 'fadd' 'tmp_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 446 [2/3] (7.01ns)   --->   "%mul_0_4_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load_read, i32 %input_fm_buffer_load_22" [src/conv3.cpp:54]   --->   Operation 446 'fmul' 'mul_0_4_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 447 [1/4] (6.43ns)   --->   "%tmp_28 = fadd i32 %tmp_27, i32 %mul_1_5" [src/conv3.cpp:54]   --->   Operation 447 'fadd' 'tmp_28' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 448 [3/4] (6.43ns)   --->   "%tmp_33 = fadd i32 %tmp_32, i32 %mul_1_1_2" [src/conv3.cpp:54]   --->   Operation 448 'fadd' 'tmp_33' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 449 [1/4] (6.43ns)   --->   "%tmp_37 = fadd i32 %tmp_36, i32 %mul_1_2_1" [src/conv3.cpp:54]   --->   Operation 449 'fadd' 'tmp_37' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 450 [2/3] (7.01ns)   --->   "%mul_1_2_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load_read, i32 %input_fm_buffer_load_27" [src/conv3.cpp:54]   --->   Operation 450 'fmul' 'mul_1_2_4' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 451 [3/4] (6.43ns)   --->   "%tmp_42 = fadd i32 %tmp_41, i32 %mul_1_3_1" [src/conv3.cpp:54]   --->   Operation 451 'fadd' 'tmp_42' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 452 [1/3] (7.01ns)   --->   "%mul_1_3_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_2_0_load_read, i32 %input_fm_buffer_load_18" [src/conv3.cpp:54]   --->   Operation 452 'fmul' 'mul_1_3_2' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 453 '%mul_1_3_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load_read, i32 %input_fm_buffer_load_19'
ST_17 : Operation 453 [3/3] (5.25ns)   --->   "%mul_1_3_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load_read, i32 %input_fm_buffer_load_19" [src/conv3.cpp:54]   --->   Operation 453 'fmul' 'mul_1_3_3' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 454 [2/4] (6.43ns)   --->   "%tmp_46 = fadd i32 %mul_1_4, i32 0" [src/conv3.cpp:54]   --->   Operation 454 'fadd' 'tmp_46' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 455 [1/3] (7.01ns)   --->   "%mul_1_4_1 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_1_0_load_read, i32 %input_fm_buffer_load_22" [src/conv3.cpp:54]   --->   Operation 455 'fmul' 'mul_1_4_1' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.76ns)   --->   Input mux for Operation 456 '%mul_1_4_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load_read, i32 %input_fm_buffer_load_23'
ST_17 : Operation 456 [3/3] (5.25ns)   --->   "%mul_1_4_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load_read, i32 %input_fm_buffer_load_23" [src/conv3.cpp:54]   --->   Operation 456 'fmul' 'mul_1_4_2' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 457 '%tmp_3 = fadd i32 %tmp_2, i32 %mul_0_6'
ST_18 : Operation 457 [4/4] (4.67ns)   --->   "%tmp_3 = fadd i32 %tmp_2, i32 %mul_0_6" [src/conv3.cpp:54]   --->   Operation 457 'fadd' 'tmp_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 458 [1/4] (6.43ns)   --->   "%tmp_7 = fadd i32 %tmp_6, i32 %mul_0_1_2" [src/conv3.cpp:54]   --->   Operation 458 'fadd' 'tmp_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 459 [3/4] (6.43ns)   --->   "%tmp_11 = fadd i32 %tmp_10, i32 %mul_0_2_2" [src/conv3.cpp:54]   --->   Operation 459 'fadd' 'tmp_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 460 [2/4] (6.43ns)   --->   "%tmp_15 = fadd i32 %tmp_14, i32 %mul_0_3_1" [src/conv3.cpp:54]   --->   Operation 460 'fadd' 'tmp_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 461 [1/3] (7.01ns)   --->   "%mul_0_3_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load_read, i32 %input_fm_buffer_load_18" [src/conv3.cpp:54]   --->   Operation 461 'fmul' 'mul_0_3_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 462 [2/3] (7.01ns)   --->   "%mul_0_3_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load_read, i32 %input_fm_buffer_load_19" [src/conv3.cpp:54]   --->   Operation 462 'fmul' 'mul_0_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 463 '%tmp_20 = fadd i32 %tmp_19, i32 %mul_0_4_1'
ST_18 : Operation 463 [4/4] (4.67ns)   --->   "%tmp_20 = fadd i32 %tmp_19, i32 %mul_0_4_1" [src/conv3.cpp:54]   --->   Operation 463 'fadd' 'tmp_20' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 464 [1/3] (7.01ns)   --->   "%mul_0_4_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load_read, i32 %input_fm_buffer_load_22" [src/conv3.cpp:54]   --->   Operation 464 'fmul' 'mul_0_4_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 465 '%mul_0_4_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load_read, i32 %input_fm_buffer_load_23'
ST_18 : Operation 465 [3/3] (5.25ns)   --->   "%mul_0_4_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load_read, i32 %input_fm_buffer_load_23" [src/conv3.cpp:54]   --->   Operation 465 'fmul' 'mul_0_4_3' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 466 '%tmp_29 = fadd i32 %tmp_28, i32 %mul_1_6'
ST_18 : Operation 466 [4/4] (4.67ns)   --->   "%tmp_29 = fadd i32 %tmp_28, i32 %mul_1_6" [src/conv3.cpp:54]   --->   Operation 466 'fadd' 'tmp_29' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 467 [2/4] (6.43ns)   --->   "%tmp_33 = fadd i32 %tmp_32, i32 %mul_1_1_2" [src/conv3.cpp:54]   --->   Operation 467 'fadd' 'tmp_33' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 468 '%tmp_38 = fadd i32 %tmp_37, i32 %mul_1_2_2'
ST_18 : Operation 468 [4/4] (4.67ns)   --->   "%tmp_38 = fadd i32 %tmp_37, i32 %mul_1_2_2" [src/conv3.cpp:54]   --->   Operation 468 'fadd' 'tmp_38' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 469 [1/3] (7.01ns)   --->   "%mul_1_2_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_2_4_0_load_read, i32 %input_fm_buffer_load_27" [src/conv3.cpp:54]   --->   Operation 469 'fmul' 'mul_1_2_4' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 470 [2/4] (6.43ns)   --->   "%tmp_42 = fadd i32 %tmp_41, i32 %mul_1_3_1" [src/conv3.cpp:54]   --->   Operation 470 'fadd' 'tmp_42' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 471 [2/3] (7.01ns)   --->   "%mul_1_3_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load_read, i32 %input_fm_buffer_load_19" [src/conv3.cpp:54]   --->   Operation 471 'fmul' 'mul_1_3_3' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 472 '%mul_1_3_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load_read, i32 %input_fm_buffer_load_28'
ST_18 : Operation 472 [3/3] (5.25ns)   --->   "%mul_1_3_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load_read, i32 %input_fm_buffer_load_28" [src/conv3.cpp:54]   --->   Operation 472 'fmul' 'mul_1_3_4' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 473 [1/4] (6.43ns)   --->   "%tmp_46 = fadd i32 %mul_1_4, i32 0" [src/conv3.cpp:54]   --->   Operation 473 'fadd' 'tmp_46' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 474 [2/3] (7.01ns)   --->   "%mul_1_4_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load_read, i32 %input_fm_buffer_load_23" [src/conv3.cpp:54]   --->   Operation 474 'fmul' 'mul_1_4_2' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.76ns)   --->   Input mux for Operation 475 '%mul_1_4_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load_read, i32 %input_fm_buffer_load_24'
ST_18 : Operation 475 [3/3] (5.25ns)   --->   "%mul_1_4_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load_read, i32 %input_fm_buffer_load_24" [src/conv3.cpp:54]   --->   Operation 475 'fmul' 'mul_1_4_3' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 476 [3/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %tmp_2, i32 %mul_0_6" [src/conv3.cpp:54]   --->   Operation 476 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 477 '%tmp_8 = fadd i32 %tmp_7, i32 %mul_0_1_3'
ST_19 : Operation 477 [4/4] (4.67ns)   --->   "%tmp_8 = fadd i32 %tmp_7, i32 %mul_0_1_3" [src/conv3.cpp:54]   --->   Operation 477 'fadd' 'tmp_8' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 478 [2/4] (6.43ns)   --->   "%tmp_11 = fadd i32 %tmp_10, i32 %mul_0_2_2" [src/conv3.cpp:54]   --->   Operation 478 'fadd' 'tmp_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 479 [1/4] (6.43ns)   --->   "%tmp_15 = fadd i32 %tmp_14, i32 %mul_0_3_1" [src/conv3.cpp:54]   --->   Operation 479 'fadd' 'tmp_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 480 [1/3] (7.01ns)   --->   "%mul_0_3_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load_read, i32 %input_fm_buffer_load_19" [src/conv3.cpp:54]   --->   Operation 480 'fmul' 'mul_0_3_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 481 [3/4] (6.43ns)   --->   "%tmp_20 = fadd i32 %tmp_19, i32 %mul_0_4_1" [src/conv3.cpp:54]   --->   Operation 481 'fadd' 'tmp_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 482 [2/3] (7.01ns)   --->   "%mul_0_4_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load_read, i32 %input_fm_buffer_load_23" [src/conv3.cpp:54]   --->   Operation 482 'fmul' 'mul_0_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 483 '%mul_0_4_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load_read, i32 %input_fm_buffer_load_24'
ST_19 : Operation 483 [3/3] (5.25ns)   --->   "%mul_0_4_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load_read, i32 %input_fm_buffer_load_24" [src/conv3.cpp:54]   --->   Operation 483 'fmul' 'mul_0_4_4' <Predicate = true> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 484 [3/4] (6.43ns)   --->   "%tmp_29 = fadd i32 %tmp_28, i32 %mul_1_6" [src/conv3.cpp:54]   --->   Operation 484 'fadd' 'tmp_29' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 485 [1/4] (6.43ns)   --->   "%tmp_33 = fadd i32 %tmp_32, i32 %mul_1_1_2" [src/conv3.cpp:54]   --->   Operation 485 'fadd' 'tmp_33' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 486 [3/4] (6.43ns)   --->   "%tmp_38 = fadd i32 %tmp_37, i32 %mul_1_2_2" [src/conv3.cpp:54]   --->   Operation 486 'fadd' 'tmp_38' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 487 [1/4] (6.43ns)   --->   "%tmp_42 = fadd i32 %tmp_41, i32 %mul_1_3_1" [src/conv3.cpp:54]   --->   Operation 487 'fadd' 'tmp_42' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 488 [1/3] (7.01ns)   --->   "%mul_1_3_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_3_0_load_read, i32 %input_fm_buffer_load_19" [src/conv3.cpp:54]   --->   Operation 488 'fmul' 'mul_1_3_3' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 489 [2/3] (7.01ns)   --->   "%mul_1_3_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load_read, i32 %input_fm_buffer_load_28" [src/conv3.cpp:54]   --->   Operation 489 'fmul' 'mul_1_3_4' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 490 '%tmp_47 = fadd i32 %tmp_46, i32 %mul_1_4_1'
ST_19 : Operation 490 [4/4] (4.67ns)   --->   "%tmp_47 = fadd i32 %tmp_46, i32 %mul_1_4_1" [src/conv3.cpp:54]   --->   Operation 490 'fadd' 'tmp_47' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 491 [1/3] (7.01ns)   --->   "%mul_1_4_2 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_2_0_load_read, i32 %input_fm_buffer_load_23" [src/conv3.cpp:54]   --->   Operation 491 'fmul' 'mul_1_4_2' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 492 [2/3] (7.01ns)   --->   "%mul_1_4_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load_read, i32 %input_fm_buffer_load_24" [src/conv3.cpp:54]   --->   Operation 492 'fmul' 'mul_1_4_3' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.76ns)   --->   Input mux for Operation 493 '%mul_1_4_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load_read, i32 %input_fm_buffer_load_29'
ST_19 : Operation 493 [3/3] (5.25ns)   --->   "%mul_1_4_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load_read, i32 %input_fm_buffer_load_29" [src/conv3.cpp:54]   --->   Operation 493 'fmul' 'mul_1_4_4' <Predicate = (!icmp_ln41)> <Delay = 5.25> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i8 %c" [src/conv3.cpp:54]   --->   Operation 494 'zext' 'zext_ln54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 495 [1/1] (0.78ns)   --->   "%empty_323 = add i10 %tmp_24, i10 %zext_ln54" [src/conv3.cpp:54]   --->   Operation 495 'add' 'empty_323' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 496 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %empty_323" [src/conv3.cpp:54]   --->   Operation 496 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 497 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast" [src/conv3.cpp:54]   --->   Operation 497 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln54_7 = zext i8 %or_ln52" [src/conv3.cpp:54]   --->   Operation 498 'zext' 'zext_ln54_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 499 [1/1] (0.78ns)   --->   "%empty_324 = add i10 %tmp_24, i10 %zext_ln54_7" [src/conv3.cpp:54]   --->   Operation 499 'add' 'empty_324' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 500 [1/1] (0.00ns)   --->   "%p_cast4 = zext i10 %empty_324" [src/conv3.cpp:54]   --->   Operation 500 'zext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 501 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr_1 = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %p_cast4" [src/conv3.cpp:54]   --->   Operation 501 'getelementptr' 'output_fm_buffer_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 502 [2/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %tmp_2, i32 %mul_0_6" [src/conv3.cpp:54]   --->   Operation 502 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 503 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i10 %output_fm_buffer_0_addr" [src/conv3.cpp:57]   --->   Operation 503 'load' 'output_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 765> <RAM>
ST_20 : Operation 504 [3/4] (6.43ns)   --->   "%tmp_8 = fadd i32 %tmp_7, i32 %mul_0_1_3" [src/conv3.cpp:54]   --->   Operation 504 'fadd' 'tmp_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 505 [1/4] (6.43ns)   --->   "%tmp_11 = fadd i32 %tmp_10, i32 %mul_0_2_2" [src/conv3.cpp:54]   --->   Operation 505 'fadd' 'tmp_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 506 '%tmp_16 = fadd i32 %tmp_15, i32 %mul_0_3_2'
ST_20 : Operation 506 [4/4] (4.67ns)   --->   "%tmp_16 = fadd i32 %tmp_15, i32 %mul_0_3_2" [src/conv3.cpp:54]   --->   Operation 506 'fadd' 'tmp_16' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 507 [2/4] (6.43ns)   --->   "%tmp_20 = fadd i32 %tmp_19, i32 %mul_0_4_1" [src/conv3.cpp:54]   --->   Operation 507 'fadd' 'tmp_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 508 [1/3] (7.01ns)   --->   "%mul_0_4_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load_read, i32 %input_fm_buffer_load_23" [src/conv3.cpp:54]   --->   Operation 508 'fmul' 'mul_0_4_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 509 [2/3] (7.01ns)   --->   "%mul_0_4_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load_read, i32 %input_fm_buffer_load_24" [src/conv3.cpp:54]   --->   Operation 509 'fmul' 'mul_0_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 510 [2/4] (6.43ns)   --->   "%tmp_29 = fadd i32 %tmp_28, i32 %mul_1_6" [src/conv3.cpp:54]   --->   Operation 510 'fadd' 'tmp_29' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 511 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i10 %output_fm_buffer_0_addr_1" [src/conv3.cpp:57]   --->   Operation 511 'load' 'output_fm_buffer_0_load_1' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 765> <RAM>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 512 '%tmp_34 = fadd i32 %tmp_33, i32 %mul_1_1_3'
ST_20 : Operation 512 [4/4] (4.67ns)   --->   "%tmp_34 = fadd i32 %tmp_33, i32 %mul_1_1_3" [src/conv3.cpp:54]   --->   Operation 512 'fadd' 'tmp_34' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 513 [2/4] (6.43ns)   --->   "%tmp_38 = fadd i32 %tmp_37, i32 %mul_1_2_2" [src/conv3.cpp:54]   --->   Operation 513 'fadd' 'tmp_38' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.76ns)   --->   Input mux for Operation 514 '%tmp_43 = fadd i32 %tmp_42, i32 %mul_1_3_2'
ST_20 : Operation 514 [4/4] (4.67ns)   --->   "%tmp_43 = fadd i32 %tmp_42, i32 %mul_1_3_2" [src/conv3.cpp:54]   --->   Operation 514 'fadd' 'tmp_43' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 515 [1/3] (7.01ns)   --->   "%mul_1_3_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_3_4_0_load_read, i32 %input_fm_buffer_load_28" [src/conv3.cpp:54]   --->   Operation 515 'fmul' 'mul_1_3_4' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 516 [3/4] (6.43ns)   --->   "%tmp_47 = fadd i32 %tmp_46, i32 %mul_1_4_1" [src/conv3.cpp:54]   --->   Operation 516 'fadd' 'tmp_47' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 517 [1/3] (7.01ns)   --->   "%mul_1_4_3 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_3_0_load_read, i32 %input_fm_buffer_load_24" [src/conv3.cpp:54]   --->   Operation 517 'fmul' 'mul_1_4_3' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 518 [2/3] (7.01ns)   --->   "%mul_1_4_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load_read, i32 %input_fm_buffer_load_29" [src/conv3.cpp:54]   --->   Operation 518 'fmul' 'mul_1_4_4' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 519 [1/4] (6.43ns)   --->   "%tmp_3 = fadd i32 %tmp_2, i32 %mul_0_6" [src/conv3.cpp:54]   --->   Operation 519 'fadd' 'tmp_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 520 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i10 %output_fm_buffer_0_addr" [src/conv3.cpp:57]   --->   Operation 520 'load' 'output_fm_buffer_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 765> <RAM>
ST_21 : Operation 521 [2/4] (6.43ns)   --->   "%tmp_8 = fadd i32 %tmp_7, i32 %mul_0_1_3" [src/conv3.cpp:54]   --->   Operation 521 'fadd' 'tmp_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.76ns)   --->   Input mux for Operation 522 '%tmp_12 = fadd i32 %tmp_11, i32 %mul_0_2_3'
ST_21 : Operation 522 [4/4] (4.67ns)   --->   "%tmp_12 = fadd i32 %tmp_11, i32 %mul_0_2_3" [src/conv3.cpp:54]   --->   Operation 522 'fadd' 'tmp_12' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 523 [3/4] (6.43ns)   --->   "%tmp_16 = fadd i32 %tmp_15, i32 %mul_0_3_2" [src/conv3.cpp:54]   --->   Operation 523 'fadd' 'tmp_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 524 [1/4] (6.43ns)   --->   "%tmp_20 = fadd i32 %tmp_19, i32 %mul_0_4_1" [src/conv3.cpp:54]   --->   Operation 524 'fadd' 'tmp_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 525 [1/3] (7.01ns)   --->   "%mul_0_4_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load_read, i32 %input_fm_buffer_load_24" [src/conv3.cpp:54]   --->   Operation 525 'fmul' 'mul_0_4_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 526 [1/4] (6.43ns)   --->   "%tmp_29 = fadd i32 %tmp_28, i32 %mul_1_6" [src/conv3.cpp:54]   --->   Operation 526 'fadd' 'tmp_29' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 527 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load_1 = load i10 %output_fm_buffer_0_addr_1" [src/conv3.cpp:57]   --->   Operation 527 'load' 'output_fm_buffer_0_load_1' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 765> <RAM>
ST_21 : Operation 528 [3/4] (6.43ns)   --->   "%tmp_34 = fadd i32 %tmp_33, i32 %mul_1_1_3" [src/conv3.cpp:54]   --->   Operation 528 'fadd' 'tmp_34' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 529 [1/4] (6.43ns)   --->   "%tmp_38 = fadd i32 %tmp_37, i32 %mul_1_2_2" [src/conv3.cpp:54]   --->   Operation 529 'fadd' 'tmp_38' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 530 [3/4] (6.43ns)   --->   "%tmp_43 = fadd i32 %tmp_42, i32 %mul_1_3_2" [src/conv3.cpp:54]   --->   Operation 530 'fadd' 'tmp_43' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 531 [2/4] (6.43ns)   --->   "%tmp_47 = fadd i32 %tmp_46, i32 %mul_1_4_1" [src/conv3.cpp:54]   --->   Operation 531 'fadd' 'tmp_47' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 532 [1/3] (7.01ns)   --->   "%mul_1_4_4 = fmul i32 %p_ZZ5conv3PA255_A255_fPA32_A5_A5_fPfS1_E13weight_buffer_4_4_0_load_read, i32 %input_fm_buffer_load_29" [src/conv3.cpp:54]   --->   Operation 532 'fmul' 'mul_1_4_4' <Predicate = (!icmp_ln41)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 533 '%tmp_4 = fadd i32 %tmp_3, i32 %mul_0_7'
ST_22 : Operation 533 [4/4] (4.67ns)   --->   "%tmp_4 = fadd i32 %tmp_3, i32 %mul_0_7" [src/conv3.cpp:54]   --->   Operation 533 'fadd' 'tmp_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 534 [1/4] (6.43ns)   --->   "%tmp_8 = fadd i32 %tmp_7, i32 %mul_0_1_3" [src/conv3.cpp:54]   --->   Operation 534 'fadd' 'tmp_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 535 [3/4] (6.43ns)   --->   "%tmp_12 = fadd i32 %tmp_11, i32 %mul_0_2_3" [src/conv3.cpp:54]   --->   Operation 535 'fadd' 'tmp_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 536 [2/4] (6.43ns)   --->   "%tmp_16 = fadd i32 %tmp_15, i32 %mul_0_3_2" [src/conv3.cpp:54]   --->   Operation 536 'fadd' 'tmp_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 537 '%tmp_21 = fadd i32 %tmp_20, i32 %mul_0_4_2'
ST_22 : Operation 537 [4/4] (4.67ns)   --->   "%tmp_21 = fadd i32 %tmp_20, i32 %mul_0_4_2" [src/conv3.cpp:54]   --->   Operation 537 'fadd' 'tmp_21' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 538 '%tmp_30 = fadd i32 %tmp_29, i32 %mul_1_7'
ST_22 : Operation 538 [4/4] (4.67ns)   --->   "%tmp_30 = fadd i32 %tmp_29, i32 %mul_1_7" [src/conv3.cpp:54]   --->   Operation 538 'fadd' 'tmp_30' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 539 [2/4] (6.43ns)   --->   "%tmp_34 = fadd i32 %tmp_33, i32 %mul_1_1_3" [src/conv3.cpp:54]   --->   Operation 539 'fadd' 'tmp_34' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.76ns)   --->   Input mux for Operation 540 '%tmp_39 = fadd i32 %tmp_38, i32 %mul_1_2_3'
ST_22 : Operation 540 [4/4] (4.67ns)   --->   "%tmp_39 = fadd i32 %tmp_38, i32 %mul_1_2_3" [src/conv3.cpp:54]   --->   Operation 540 'fadd' 'tmp_39' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 541 [2/4] (6.43ns)   --->   "%tmp_43 = fadd i32 %tmp_42, i32 %mul_1_3_2" [src/conv3.cpp:54]   --->   Operation 541 'fadd' 'tmp_43' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 542 [1/4] (6.43ns)   --->   "%tmp_47 = fadd i32 %tmp_46, i32 %mul_1_4_1" [src/conv3.cpp:54]   --->   Operation 542 'fadd' 'tmp_47' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 543 [3/4] (6.43ns)   --->   "%tmp_4 = fadd i32 %tmp_3, i32 %mul_0_7" [src/conv3.cpp:54]   --->   Operation 543 'fadd' 'tmp_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 544 '%tmp_9 = fadd i32 %tmp_8, i32 %mul_0_1_4'
ST_23 : Operation 544 [4/4] (4.67ns)   --->   "%tmp_9 = fadd i32 %tmp_8, i32 %mul_0_1_4" [src/conv3.cpp:54]   --->   Operation 544 'fadd' 'tmp_9' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 545 [2/4] (6.43ns)   --->   "%tmp_12 = fadd i32 %tmp_11, i32 %mul_0_2_3" [src/conv3.cpp:54]   --->   Operation 545 'fadd' 'tmp_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 546 [1/4] (6.43ns)   --->   "%tmp_16 = fadd i32 %tmp_15, i32 %mul_0_3_2" [src/conv3.cpp:54]   --->   Operation 546 'fadd' 'tmp_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 547 [3/4] (6.43ns)   --->   "%tmp_21 = fadd i32 %tmp_20, i32 %mul_0_4_2" [src/conv3.cpp:54]   --->   Operation 547 'fadd' 'tmp_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 548 [3/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_29, i32 %mul_1_7" [src/conv3.cpp:54]   --->   Operation 548 'fadd' 'tmp_30' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 549 [1/4] (6.43ns)   --->   "%tmp_34 = fadd i32 %tmp_33, i32 %mul_1_1_3" [src/conv3.cpp:54]   --->   Operation 549 'fadd' 'tmp_34' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 550 [3/4] (6.43ns)   --->   "%tmp_39 = fadd i32 %tmp_38, i32 %mul_1_2_3" [src/conv3.cpp:54]   --->   Operation 550 'fadd' 'tmp_39' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 551 [1/4] (6.43ns)   --->   "%tmp_43 = fadd i32 %tmp_42, i32 %mul_1_3_2" [src/conv3.cpp:54]   --->   Operation 551 'fadd' 'tmp_43' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.76ns)   --->   Input mux for Operation 552 '%tmp_48 = fadd i32 %tmp_47, i32 %mul_1_4_2'
ST_23 : Operation 552 [4/4] (4.67ns)   --->   "%tmp_48 = fadd i32 %tmp_47, i32 %mul_1_4_2" [src/conv3.cpp:54]   --->   Operation 552 'fadd' 'tmp_48' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : Operation 553 [2/4] (6.43ns)   --->   "%tmp_4 = fadd i32 %tmp_3, i32 %mul_0_7" [src/conv3.cpp:54]   --->   Operation 553 'fadd' 'tmp_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 554 [3/4] (6.43ns)   --->   "%tmp_9 = fadd i32 %tmp_8, i32 %mul_0_1_4" [src/conv3.cpp:54]   --->   Operation 554 'fadd' 'tmp_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 555 [1/4] (6.43ns)   --->   "%tmp_12 = fadd i32 %tmp_11, i32 %mul_0_2_3" [src/conv3.cpp:54]   --->   Operation 555 'fadd' 'tmp_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 556 '%tmp_17 = fadd i32 %tmp_16, i32 %mul_0_3_3'
ST_24 : Operation 556 [4/4] (4.67ns)   --->   "%tmp_17 = fadd i32 %tmp_16, i32 %mul_0_3_3" [src/conv3.cpp:54]   --->   Operation 556 'fadd' 'tmp_17' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 557 [2/4] (6.43ns)   --->   "%tmp_21 = fadd i32 %tmp_20, i32 %mul_0_4_2" [src/conv3.cpp:54]   --->   Operation 557 'fadd' 'tmp_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 558 [2/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_29, i32 %mul_1_7" [src/conv3.cpp:54]   --->   Operation 558 'fadd' 'tmp_30' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 559 '%tmp_35 = fadd i32 %tmp_34, i32 %mul_1_1_4'
ST_24 : Operation 559 [4/4] (4.67ns)   --->   "%tmp_35 = fadd i32 %tmp_34, i32 %mul_1_1_4" [src/conv3.cpp:54]   --->   Operation 559 'fadd' 'tmp_35' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 560 [2/4] (6.43ns)   --->   "%tmp_39 = fadd i32 %tmp_38, i32 %mul_1_2_3" [src/conv3.cpp:54]   --->   Operation 560 'fadd' 'tmp_39' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.76ns)   --->   Input mux for Operation 561 '%tmp_44 = fadd i32 %tmp_43, i32 %mul_1_3_3'
ST_24 : Operation 561 [4/4] (4.67ns)   --->   "%tmp_44 = fadd i32 %tmp_43, i32 %mul_1_3_3" [src/conv3.cpp:54]   --->   Operation 561 'fadd' 'tmp_44' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 562 [3/4] (6.43ns)   --->   "%tmp_48 = fadd i32 %tmp_47, i32 %mul_1_4_2" [src/conv3.cpp:54]   --->   Operation 562 'fadd' 'tmp_48' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 563 [1/4] (6.43ns)   --->   "%tmp_4 = fadd i32 %tmp_3, i32 %mul_0_7" [src/conv3.cpp:54]   --->   Operation 563 'fadd' 'tmp_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 564 [2/4] (6.43ns)   --->   "%tmp_9 = fadd i32 %tmp_8, i32 %mul_0_1_4" [src/conv3.cpp:54]   --->   Operation 564 'fadd' 'tmp_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.76ns)   --->   Input mux for Operation 565 '%tmp_13 = fadd i32 %tmp_12, i32 %mul_0_2_4'
ST_25 : Operation 565 [4/4] (4.67ns)   --->   "%tmp_13 = fadd i32 %tmp_12, i32 %mul_0_2_4" [src/conv3.cpp:54]   --->   Operation 565 'fadd' 'tmp_13' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 566 [3/4] (6.43ns)   --->   "%tmp_17 = fadd i32 %tmp_16, i32 %mul_0_3_3" [src/conv3.cpp:54]   --->   Operation 566 'fadd' 'tmp_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 567 [1/4] (6.43ns)   --->   "%tmp_21 = fadd i32 %tmp_20, i32 %mul_0_4_2" [src/conv3.cpp:54]   --->   Operation 567 'fadd' 'tmp_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 568 [1/4] (6.43ns)   --->   "%tmp_30 = fadd i32 %tmp_29, i32 %mul_1_7" [src/conv3.cpp:54]   --->   Operation 568 'fadd' 'tmp_30' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 569 [3/4] (6.43ns)   --->   "%tmp_35 = fadd i32 %tmp_34, i32 %mul_1_1_4" [src/conv3.cpp:54]   --->   Operation 569 'fadd' 'tmp_35' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 570 [1/4] (6.43ns)   --->   "%tmp_39 = fadd i32 %tmp_38, i32 %mul_1_2_3" [src/conv3.cpp:54]   --->   Operation 570 'fadd' 'tmp_39' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 571 [3/4] (6.43ns)   --->   "%tmp_44 = fadd i32 %tmp_43, i32 %mul_1_3_3" [src/conv3.cpp:54]   --->   Operation 571 'fadd' 'tmp_44' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 572 [2/4] (6.43ns)   --->   "%tmp_48 = fadd i32 %tmp_47, i32 %mul_1_4_2" [src/conv3.cpp:54]   --->   Operation 572 'fadd' 'tmp_48' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 573 '%add = fadd i32 %output_fm_buffer_0_load, i32 %tmp_4'
ST_26 : Operation 573 [4/4] (4.67ns)   --->   "%add = fadd i32 %output_fm_buffer_0_load, i32 %tmp_4" [src/conv3.cpp:57]   --->   Operation 573 'fadd' 'add' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 574 [1/4] (6.43ns)   --->   "%tmp_9 = fadd i32 %tmp_8, i32 %mul_0_1_4" [src/conv3.cpp:54]   --->   Operation 574 'fadd' 'tmp_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 575 [3/4] (6.43ns)   --->   "%tmp_13 = fadd i32 %tmp_12, i32 %mul_0_2_4" [src/conv3.cpp:54]   --->   Operation 575 'fadd' 'tmp_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 576 [2/4] (6.43ns)   --->   "%tmp_17 = fadd i32 %tmp_16, i32 %mul_0_3_3" [src/conv3.cpp:54]   --->   Operation 576 'fadd' 'tmp_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 577 '%add53_1 = fadd i32 %output_fm_buffer_0_load_1, i32 %tmp_30'
ST_26 : Operation 577 [4/4] (4.67ns)   --->   "%add53_1 = fadd i32 %output_fm_buffer_0_load_1, i32 %tmp_30" [src/conv3.cpp:57]   --->   Operation 577 'fadd' 'add53_1' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 578 [2/4] (6.43ns)   --->   "%tmp_35 = fadd i32 %tmp_34, i32 %mul_1_1_4" [src/conv3.cpp:54]   --->   Operation 578 'fadd' 'tmp_35' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.76ns)   --->   Input mux for Operation 579 '%tmp_40 = fadd i32 %tmp_39, i32 %mul_1_2_4'
ST_26 : Operation 579 [4/4] (4.67ns)   --->   "%tmp_40 = fadd i32 %tmp_39, i32 %mul_1_2_4" [src/conv3.cpp:54]   --->   Operation 579 'fadd' 'tmp_40' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 580 [2/4] (6.43ns)   --->   "%tmp_44 = fadd i32 %tmp_43, i32 %mul_1_3_3" [src/conv3.cpp:54]   --->   Operation 580 'fadd' 'tmp_44' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 581 [1/4] (6.43ns)   --->   "%tmp_48 = fadd i32 %tmp_47, i32 %mul_1_4_2" [src/conv3.cpp:54]   --->   Operation 581 'fadd' 'tmp_48' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 582 [3/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_0_load, i32 %tmp_4" [src/conv3.cpp:57]   --->   Operation 582 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 583 [2/4] (6.43ns)   --->   "%tmp_13 = fadd i32 %tmp_12, i32 %mul_0_2_4" [src/conv3.cpp:54]   --->   Operation 583 'fadd' 'tmp_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 584 [1/4] (6.43ns)   --->   "%tmp_17 = fadd i32 %tmp_16, i32 %mul_0_3_3" [src/conv3.cpp:54]   --->   Operation 584 'fadd' 'tmp_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 585 '%tmp_22 = fadd i32 %tmp_21, i32 %mul_0_4_3'
ST_27 : Operation 585 [4/4] (4.67ns)   --->   "%tmp_22 = fadd i32 %tmp_21, i32 %mul_0_4_3" [src/conv3.cpp:54]   --->   Operation 585 'fadd' 'tmp_22' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 586 [3/4] (6.43ns)   --->   "%add53_1 = fadd i32 %output_fm_buffer_0_load_1, i32 %tmp_30" [src/conv3.cpp:57]   --->   Operation 586 'fadd' 'add53_1' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 587 [1/4] (6.43ns)   --->   "%tmp_35 = fadd i32 %tmp_34, i32 %mul_1_1_4" [src/conv3.cpp:54]   --->   Operation 587 'fadd' 'tmp_35' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 588 [3/4] (6.43ns)   --->   "%tmp_40 = fadd i32 %tmp_39, i32 %mul_1_2_4" [src/conv3.cpp:54]   --->   Operation 588 'fadd' 'tmp_40' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 589 [1/4] (6.43ns)   --->   "%tmp_44 = fadd i32 %tmp_43, i32 %mul_1_3_3" [src/conv3.cpp:54]   --->   Operation 589 'fadd' 'tmp_44' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.76ns)   --->   Input mux for Operation 590 '%tmp_49 = fadd i32 %tmp_48, i32 %mul_1_4_3'
ST_27 : Operation 590 [4/4] (4.67ns)   --->   "%tmp_49 = fadd i32 %tmp_48, i32 %mul_1_4_3" [src/conv3.cpp:54]   --->   Operation 590 'fadd' 'tmp_49' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : Operation 591 [2/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_0_load, i32 %tmp_4" [src/conv3.cpp:57]   --->   Operation 591 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 592 [1/4] (6.43ns)   --->   "%tmp_13 = fadd i32 %tmp_12, i32 %mul_0_2_4" [src/conv3.cpp:54]   --->   Operation 592 'fadd' 'tmp_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 593 '%tmp_18 = fadd i32 %tmp_17, i32 %mul_0_3_4'
ST_28 : Operation 593 [4/4] (4.67ns)   --->   "%tmp_18 = fadd i32 %tmp_17, i32 %mul_0_3_4" [src/conv3.cpp:54]   --->   Operation 593 'fadd' 'tmp_18' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 594 [3/4] (6.43ns)   --->   "%tmp_22 = fadd i32 %tmp_21, i32 %mul_0_4_3" [src/conv3.cpp:54]   --->   Operation 594 'fadd' 'tmp_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 595 [2/4] (6.43ns)   --->   "%add53_1 = fadd i32 %output_fm_buffer_0_load_1, i32 %tmp_30" [src/conv3.cpp:57]   --->   Operation 595 'fadd' 'add53_1' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 596 [2/4] (6.43ns)   --->   "%tmp_40 = fadd i32 %tmp_39, i32 %mul_1_2_4" [src/conv3.cpp:54]   --->   Operation 596 'fadd' 'tmp_40' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.76ns)   --->   Input mux for Operation 597 '%tmp_45 = fadd i32 %tmp_44, i32 %mul_1_3_4'
ST_28 : Operation 597 [4/4] (4.67ns)   --->   "%tmp_45 = fadd i32 %tmp_44, i32 %mul_1_3_4" [src/conv3.cpp:54]   --->   Operation 597 'fadd' 'tmp_45' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 598 [3/4] (6.43ns)   --->   "%tmp_49 = fadd i32 %tmp_48, i32 %mul_1_4_3" [src/conv3.cpp:54]   --->   Operation 598 'fadd' 'tmp_49' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 599 [1/4] (6.43ns)   --->   "%add = fadd i32 %output_fm_buffer_0_load, i32 %tmp_4" [src/conv3.cpp:57]   --->   Operation 599 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 600 [3/4] (6.43ns)   --->   "%tmp_18 = fadd i32 %tmp_17, i32 %mul_0_3_4" [src/conv3.cpp:54]   --->   Operation 600 'fadd' 'tmp_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 601 [2/4] (6.43ns)   --->   "%tmp_22 = fadd i32 %tmp_21, i32 %mul_0_4_3" [src/conv3.cpp:54]   --->   Operation 601 'fadd' 'tmp_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 602 [1/4] (6.43ns)   --->   "%add53_1 = fadd i32 %output_fm_buffer_0_load_1, i32 %tmp_30" [src/conv3.cpp:57]   --->   Operation 602 'fadd' 'add53_1' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 603 [1/4] (6.43ns)   --->   "%tmp_40 = fadd i32 %tmp_39, i32 %mul_1_2_4" [src/conv3.cpp:54]   --->   Operation 603 'fadd' 'tmp_40' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 604 [3/4] (6.43ns)   --->   "%tmp_45 = fadd i32 %tmp_44, i32 %mul_1_3_4" [src/conv3.cpp:54]   --->   Operation 604 'fadd' 'tmp_45' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 605 [2/4] (6.43ns)   --->   "%tmp_49 = fadd i32 %tmp_48, i32 %mul_1_4_3" [src/conv3.cpp:54]   --->   Operation 605 'fadd' 'tmp_49' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 606 '%add53_0_1 = fadd i32 %add, i32 %tmp_9'
ST_30 : Operation 606 [4/4] (4.67ns)   --->   "%add53_0_1 = fadd i32 %add, i32 %tmp_9" [src/conv3.cpp:57]   --->   Operation 606 'fadd' 'add53_0_1' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 607 [2/4] (6.43ns)   --->   "%tmp_18 = fadd i32 %tmp_17, i32 %mul_0_3_4" [src/conv3.cpp:54]   --->   Operation 607 'fadd' 'tmp_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 608 [1/4] (6.43ns)   --->   "%tmp_22 = fadd i32 %tmp_21, i32 %mul_0_4_3" [src/conv3.cpp:54]   --->   Operation 608 'fadd' 'tmp_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.76ns)   --->   Input mux for Operation 609 '%add53_1_1 = fadd i32 %add53_1, i32 %tmp_35'
ST_30 : Operation 609 [4/4] (4.67ns)   --->   "%add53_1_1 = fadd i32 %add53_1, i32 %tmp_35" [src/conv3.cpp:57]   --->   Operation 609 'fadd' 'add53_1_1' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 610 [2/4] (6.43ns)   --->   "%tmp_45 = fadd i32 %tmp_44, i32 %mul_1_3_4" [src/conv3.cpp:54]   --->   Operation 610 'fadd' 'tmp_45' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 611 [1/4] (6.43ns)   --->   "%tmp_49 = fadd i32 %tmp_48, i32 %mul_1_4_3" [src/conv3.cpp:54]   --->   Operation 611 'fadd' 'tmp_49' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 612 [3/4] (6.43ns)   --->   "%add53_0_1 = fadd i32 %add, i32 %tmp_9" [src/conv3.cpp:57]   --->   Operation 612 'fadd' 'add53_0_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 613 [1/4] (6.43ns)   --->   "%tmp_18 = fadd i32 %tmp_17, i32 %mul_0_3_4" [src/conv3.cpp:54]   --->   Operation 613 'fadd' 'tmp_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.76ns)   --->   Input mux for Operation 614 '%tmp_23 = fadd i32 %tmp_22, i32 %mul_0_4_4'
ST_31 : Operation 614 [4/4] (4.67ns)   --->   "%tmp_23 = fadd i32 %tmp_22, i32 %mul_0_4_4" [src/conv3.cpp:54]   --->   Operation 614 'fadd' 'tmp_23' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 615 [3/4] (6.43ns)   --->   "%add53_1_1 = fadd i32 %add53_1, i32 %tmp_35" [src/conv3.cpp:57]   --->   Operation 615 'fadd' 'add53_1_1' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 616 [1/4] (6.43ns)   --->   "%tmp_45 = fadd i32 %tmp_44, i32 %mul_1_3_4" [src/conv3.cpp:54]   --->   Operation 616 'fadd' 'tmp_45' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : Operation 617 [2/4] (6.43ns)   --->   "%add53_0_1 = fadd i32 %add, i32 %tmp_9" [src/conv3.cpp:57]   --->   Operation 617 'fadd' 'add53_0_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 618 [3/4] (6.43ns)   --->   "%tmp_23 = fadd i32 %tmp_22, i32 %mul_0_4_4" [src/conv3.cpp:54]   --->   Operation 618 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 619 [2/4] (6.43ns)   --->   "%add53_1_1 = fadd i32 %add53_1, i32 %tmp_35" [src/conv3.cpp:57]   --->   Operation 619 'fadd' 'add53_1_1' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.76ns)   --->   Input mux for Operation 620 '%tmp_50 = fadd i32 %tmp_49, i32 %mul_1_4_4'
ST_32 : Operation 620 [4/4] (4.67ns)   --->   "%tmp_50 = fadd i32 %tmp_49, i32 %mul_1_4_4" [src/conv3.cpp:54]   --->   Operation 620 'fadd' 'tmp_50' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 621 [1/4] (6.43ns)   --->   "%add53_0_1 = fadd i32 %add, i32 %tmp_9" [src/conv3.cpp:57]   --->   Operation 621 'fadd' 'add53_0_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 622 [2/4] (6.43ns)   --->   "%tmp_23 = fadd i32 %tmp_22, i32 %mul_0_4_4" [src/conv3.cpp:54]   --->   Operation 622 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 623 [1/4] (6.43ns)   --->   "%add53_1_1 = fadd i32 %add53_1, i32 %tmp_35" [src/conv3.cpp:57]   --->   Operation 623 'fadd' 'add53_1_1' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 624 [3/4] (6.43ns)   --->   "%tmp_50 = fadd i32 %tmp_49, i32 %mul_1_4_4" [src/conv3.cpp:54]   --->   Operation 624 'fadd' 'tmp_50' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 625 '%add53_0_2 = fadd i32 %add53_0_1, i32 %tmp_13'
ST_34 : Operation 625 [4/4] (4.67ns)   --->   "%add53_0_2 = fadd i32 %add53_0_1, i32 %tmp_13" [src/conv3.cpp:57]   --->   Operation 625 'fadd' 'add53_0_2' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 626 [1/4] (6.43ns)   --->   "%tmp_23 = fadd i32 %tmp_22, i32 %mul_0_4_4" [src/conv3.cpp:54]   --->   Operation 626 'fadd' 'tmp_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.76ns)   --->   Input mux for Operation 627 '%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_40'
ST_34 : Operation 627 [4/4] (4.67ns)   --->   "%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_40" [src/conv3.cpp:57]   --->   Operation 627 'fadd' 'add53_1_2' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 628 [2/4] (6.43ns)   --->   "%tmp_50 = fadd i32 %tmp_49, i32 %mul_1_4_4" [src/conv3.cpp:54]   --->   Operation 628 'fadd' 'tmp_50' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 629 [3/4] (6.43ns)   --->   "%add53_0_2 = fadd i32 %add53_0_1, i32 %tmp_13" [src/conv3.cpp:57]   --->   Operation 629 'fadd' 'add53_0_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 630 [3/4] (6.43ns)   --->   "%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_40" [src/conv3.cpp:57]   --->   Operation 630 'fadd' 'add53_1_2' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 631 [1/4] (6.43ns)   --->   "%tmp_50 = fadd i32 %tmp_49, i32 %mul_1_4_4" [src/conv3.cpp:54]   --->   Operation 631 'fadd' 'tmp_50' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : Operation 632 [2/4] (6.43ns)   --->   "%add53_0_2 = fadd i32 %add53_0_1, i32 %tmp_13" [src/conv3.cpp:57]   --->   Operation 632 'fadd' 'add53_0_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 633 [2/4] (6.43ns)   --->   "%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_40" [src/conv3.cpp:57]   --->   Operation 633 'fadd' 'add53_1_2' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 634 [1/4] (6.43ns)   --->   "%add53_0_2 = fadd i32 %add53_0_1, i32 %tmp_13" [src/conv3.cpp:57]   --->   Operation 634 'fadd' 'add53_0_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 635 [1/4] (6.43ns)   --->   "%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_40" [src/conv3.cpp:57]   --->   Operation 635 'fadd' 'add53_1_2' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 636 '%add53_0_3 = fadd i32 %add53_0_2, i32 %tmp_18'
ST_38 : Operation 636 [4/4] (4.67ns)   --->   "%add53_0_3 = fadd i32 %add53_0_2, i32 %tmp_18" [src/conv3.cpp:57]   --->   Operation 636 'fadd' 'add53_0_3' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.76ns)   --->   Input mux for Operation 637 '%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_45'
ST_38 : Operation 637 [4/4] (4.67ns)   --->   "%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_45" [src/conv3.cpp:57]   --->   Operation 637 'fadd' 'add53_1_3' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 638 [3/4] (6.43ns)   --->   "%add53_0_3 = fadd i32 %add53_0_2, i32 %tmp_18" [src/conv3.cpp:57]   --->   Operation 638 'fadd' 'add53_0_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 639 [3/4] (6.43ns)   --->   "%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_45" [src/conv3.cpp:57]   --->   Operation 639 'fadd' 'add53_1_3' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : Operation 640 [2/4] (6.43ns)   --->   "%add53_0_3 = fadd i32 %add53_0_2, i32 %tmp_18" [src/conv3.cpp:57]   --->   Operation 640 'fadd' 'add53_0_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 641 [2/4] (6.43ns)   --->   "%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_45" [src/conv3.cpp:57]   --->   Operation 641 'fadd' 'add53_1_3' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 642 [1/4] (6.43ns)   --->   "%add53_0_3 = fadd i32 %add53_0_2, i32 %tmp_18" [src/conv3.cpp:57]   --->   Operation 642 'fadd' 'add53_0_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 643 [1/4] (6.43ns)   --->   "%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_45" [src/conv3.cpp:57]   --->   Operation 643 'fadd' 'add53_1_3' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 644 '%add53_0_4 = fadd i32 %add53_0_3, i32 %tmp_23'
ST_42 : Operation 644 [4/4] (4.67ns)   --->   "%add53_0_4 = fadd i32 %add53_0_3, i32 %tmp_23" [src/conv3.cpp:57]   --->   Operation 644 'fadd' 'add53_0_4' <Predicate = true> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.76ns)   --->   Input mux for Operation 645 '%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_50'
ST_42 : Operation 645 [4/4] (4.67ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_50" [src/conv3.cpp:57]   --->   Operation 645 'fadd' 'add53_1_4' <Predicate = (!icmp_ln41)> <Delay = 4.67> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 646 [3/4] (6.43ns)   --->   "%add53_0_4 = fadd i32 %add53_0_3, i32 %tmp_23" [src/conv3.cpp:57]   --->   Operation 646 'fadd' 'add53_0_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 647 [3/4] (6.43ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_50" [src/conv3.cpp:57]   --->   Operation 647 'fadd' 'add53_1_4' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : Operation 648 [2/4] (6.43ns)   --->   "%add53_0_4 = fadd i32 %add53_0_3, i32 %tmp_23" [src/conv3.cpp:57]   --->   Operation 648 'fadd' 'add53_0_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 649 [2/4] (6.43ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_50" [src/conv3.cpp:57]   --->   Operation 649 'fadd' 'add53_1_4' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 650 [1/4] (6.43ns)   --->   "%add53_0_4 = fadd i32 %add53_0_3, i32 %tmp_23" [src/conv3.cpp:57]   --->   Operation 650 'fadd' 'add53_0_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 651 [1/4] (6.43ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_50" [src/conv3.cpp:57]   --->   Operation 651 'fadd' 'add53_1_4' <Predicate = (!icmp_ln41)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.23>
ST_46 : Operation 652 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 19, i32 0, i32 0, i32 0, void @empty_19" [src/conv3.cpp:43]   --->   Operation 652 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 653 [1/1] (0.00ns)   --->   "%specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv3.cpp:41]   --->   Operation 653 'specloopname' 'specloopname_ln41' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 654 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add53_0_4, i10 %output_fm_buffer_0_addr" [src/conv3.cpp:57]   --->   Operation 654 'store' 'store_ln57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 765> <RAM>
ST_46 : Operation 655 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 127, i64 127, i64 127"   --->   Operation 655 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 656 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add53_1_4, i10 %output_fm_buffer_0_addr_1" [src/conv3.cpp:57]   --->   Operation 656 'store' 'store_ln57' <Predicate = (!icmp_ln41)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 765> <RAM>
ST_46 : Operation 657 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.inc.0.4.split" [src/conv3.cpp:41]   --->   Operation 657 'br' 'br_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_46 : Operation 658 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 658 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.090ns
The critical path consists of the following:
	'alloca' operation ('col') [34]  (0.000 ns)
	'load' operation ('c', src/conv3.cpp:54) on local variable 'col' [69]  (0.000 ns)
	'add' operation ('add_ln54_1', src/conv3.cpp:54) [72]  (0.853 ns)
	'getelementptr' operation ('input_fm_buffer_addr', src/conv3.cpp:54) [74]  (0.000 ns)
	'load' operation ('input_fm_buffer_load', src/conv3.cpp:54) on array 'input_fm_buffer' [93]  (1.237 ns)

 <State 2>: 2.855ns
The critical path consists of the following:
	'add' operation ('add_ln52', src/conv3.cpp:52) [120]  (0.765 ns)
	'add' operation ('add_ln54_11', src/conv3.cpp:54) [122]  (0.853 ns)
	'getelementptr' operation ('input_fm_buffer_addr_260', src/conv3.cpp:54) [124]  (0.000 ns)
	'load' operation ('input_fm_buffer_load_2', src/conv3.cpp:54) on array 'input_fm_buffer' [137]  (1.237 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul_1', src/conv3.cpp:54) [252]  (5.254 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', src/conv3.cpp:54) [252]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1', src/conv3.cpp:54) [252]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_s', src/conv3.cpp:54) [254]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_5', src/conv3.cpp:54) [256]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul_1_6', src/conv3.cpp:54) [258]  (5.254 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_6', src/conv3.cpp:54) [258]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_6', src/conv3.cpp:54) [258]  (7.016 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul_1_1_3', src/conv3.cpp:54) [288]  (5.254 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.762 ns)
'fmul' operation ('mul_1_7', src/conv3.cpp:54) [278]  (5.254 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_7', src/conv3.cpp:54) [278]  (7.016 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_7', src/conv3.cpp:54) [278]  (7.016 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_1_4', src/conv3.cpp:54) [291]  (7.016 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_1_4', src/conv3.cpp:54) [291]  (7.016 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_2_4', src/conv3.cpp:54) [303]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_2_4', src/conv3.cpp:54) [303]  (7.016 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_3_3', src/conv3.cpp:54) [312]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_3_4', src/conv3.cpp:54) [315]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_4_4', src/conv3.cpp:54) [327]  (7.016 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.762 ns)
'fadd' operation ('tmp', src/conv3.cpp:54) [279]  (4.675 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('tmp', src/conv3.cpp:54) [279]  (6.437 ns)

 <State 24>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('tmp', src/conv3.cpp:54) [279]  (6.437 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('tmp', src/conv3.cpp:54) [279]  (6.437 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.762 ns)
'fadd' operation ('add53_1', src/conv3.cpp:57) [281]  (4.675 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1', src/conv3.cpp:57) [281]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1', src/conv3.cpp:57) [281]  (6.437 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1', src/conv3.cpp:57) [281]  (6.437 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.762 ns)
'fadd' operation ('add53_1_1', src/conv3.cpp:57) [293]  (4.675 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_1', src/conv3.cpp:57) [293]  (6.437 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_1', src/conv3.cpp:57) [293]  (6.437 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_1', src/conv3.cpp:57) [293]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.762 ns)
'fadd' operation ('add53_1_2', src/conv3.cpp:57) [305]  (4.675 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_2', src/conv3.cpp:57) [305]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_2', src/conv3.cpp:57) [305]  (6.437 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_2', src/conv3.cpp:57) [305]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.762 ns)
'fadd' operation ('add53_1_3', src/conv3.cpp:57) [317]  (4.675 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_3', src/conv3.cpp:57) [317]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_3', src/conv3.cpp:57) [317]  (6.437 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_3', src/conv3.cpp:57) [317]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.762 ns)
'fadd' operation ('add53_1_4', src/conv3.cpp:57) [329]  (4.675 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_4', src/conv3.cpp:57) [329]  (6.437 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_4', src/conv3.cpp:57) [329]  (6.437 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_1_4', src/conv3.cpp:57) [329]  (6.437 ns)

 <State 46>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln57', src/conv3.cpp:57) of variable 'add53_1_4', src/conv3.cpp:57 on array 'output_fm_buffer_0' [330]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
