#! /nix/store/prg4sgvsr4pffym52f34ivhqk7k3kinp-iverilog-2019.03.27/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d0c2c0 .scope module, "fir_tb" "fir_tb" 2 7;
 .timescale -9 -12;
P_0x1ccf430 .param/l "CntW" 0 2 9, +C4<00000000000000000000000000000111>;
P_0x1ccf470 .param/l "GPIOW" 0 2 16, +C4<00000000000000000000000000000110>;
P_0x1ccf4b0 .param/l "IW" 0 2 11, +C4<00000000000000000000000000001100>;
P_0x1ccf4f0 .param/l "IntW" 0 2 13, +C4<00000000000000000000000000011101>;
P_0x1ccf530 .param/l "M" 0 2 17, +C4<00000000000000000000000000010100>;
P_0x1ccf570 .param/l "MW" 0 2 18, +C4<00000000000000000000000000000101>;
P_0x1ccf5b0 .param/l "NTAPS" 0 2 8, +C4<00000000000000000000000001111000>;
P_0x1ccf5f0 .param/l "OW" 0 2 12, +C4<00000000000000000000000000010000>;
P_0x1ccf630 .param/l "SDDW" 0 2 15, +C4<00000000000000000000000000000100>;
P_0x1ccf670 .param/l "TW" 0 2 10, +C4<00000000000000000000000000010000>;
P_0x1ccf6b0 .param/l "USBDW" 0 2 14, +C4<00000000000000000000000000001000>;
v0x1d282c0_0 .var "clk", 0 0;
v0x1d28380_0 .var "data_i", 11 0;
v0x1d28450_0 .net "data_o", 15 0, L_0x1d387b0;  1 drivers
S_0x1cfb8b0 .scope module, "fir" "fir" 2 25, 3 5 0, S_0x1d0c2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /INPUT 12 "data_i";
    .port_info 4 /OUTPUT 16 "data_o";
P_0x1cfba90 .param/l "CntW" 0 3 7, +C4<00000000000000000000000000000111>;
P_0x1cfbad0 .param/l "GPIOW" 0 3 14, +C4<00000000000000000000000000000110>;
P_0x1cfbb10 .param/l "IW" 0 3 9, +C4<00000000000000000000000000001100>;
P_0x1cfbb50 .param/l "IntW" 0 3 11, +C4<00000000000000000000000000011101>;
P_0x1cfbb90 .param/l "M" 0 3 15, +C4<00000000000000000000000000010100>;
P_0x1cfbbd0 .param/l "MW" 0 3 16, +C4<00000000000000000000000000000101>;
P_0x1cfbc10 .param/l "NTAPS" 0 3 6, +C4<00000000000000000000000001111000>;
P_0x1cfbc50 .param/l "OW" 0 3 10, +C4<00000000000000000000000000010000>;
P_0x1cfbc90 .param/l "SDDW" 0 3 13, +C4<00000000000000000000000000000100>;
P_0x1cfbcd0 .param/l "TW" 0 3 8, +C4<00000000000000000000000000010000>;
P_0x1cfbd10 .param/l "USBDW" 0 3 12, +C4<00000000000000000000000000001000>;
v0x1cfc310_0 .net *"_s1", 28 0, L_0x1d38690;  1 drivers
v0x1d266d0_0 .net *"_s3", 12 0, L_0x1d28550;  1 drivers
L_0x7f94b80ab018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d267b0_0 .net *"_s5", 15 0, L_0x7f94b80ab018;  1 drivers
L_0x7f94b80ab0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1d268a0_0 .net "ce", 0 0, L_0x7f94b80ab0a8;  1 drivers
v0x1d26960_0 .net "clk", 0 0, v0x1d282c0_0;  1 drivers
v0x1d26a70_0 .net "data_i", 11 0, v0x1d28380_0;  1 drivers
v0x1d26b50_0 .net "data_o", 15 0, L_0x1d387b0;  alias, 1 drivers
v0x1d26c30 .array "h", 119 0, 15 0;
v0x1d26cf0_0 .var "i", 6 0;
L_0x7f94b80ab060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1d26dd0_0 .net "rst", 0 0, L_0x7f94b80ab060;  1 drivers
v0x1d26e90 .array "y", 119 0, 28 0;
E_0x1d06ee0/0 .event negedge, v0x1d26dd0_0;
E_0x1d06ee0/1 .event posedge, v0x1d26960_0;
E_0x1d06ee0 .event/or E_0x1d06ee0/0, E_0x1d06ee0/1;
v0x1d26e90_119 .array/port v0x1d26e90, 119;
L_0x1d28550 .part v0x1d26e90_119, 16, 13;
L_0x1d38690 .concat [ 13 16 0 0], L_0x1d28550, L_0x7f94b80ab018;
L_0x1d387b0 .part L_0x1d38690, 0, 16;
    .scope S_0x1cfb8b0;
T_0 ;
    %vpi_call 3 19 "$readmemh", "taps.hex", v0x1d26c30 {0 0 0};
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1d26cf0_0, 0, 7;
T_0.0 ;
    %load/vec4 v0x1d26cf0_0;
    %pad/u 32;
    %cmpi/u 120, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x1d26cf0_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x1d26e90, 4, 0;
    %load/vec4 v0x1d26cf0_0;
    %addi 1, 0, 7;
    %store/vec4 v0x1d26cf0_0, 0, 7;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1d26cf0_0, 0, 7;
    %end;
    .thread T_0;
    .scope S_0x1cfb8b0;
T_1 ;
    %wait E_0x1d06ee0;
    %load/vec4 v0x1d26dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1d26cf0_0, 0, 7;
T_1.2 ;
    %load/vec4 v0x1d26cf0_0;
    %pad/u 32;
    %cmpi/u 120, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x1d26cf0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d26e90, 0, 4;
    %load/vec4 v0x1d26cf0_0;
    %addi 1, 0, 7;
    %store/vec4 v0x1d26cf0_0, 0, 7;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1d268a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x1d26a70_0;
    %pad/u 29;
    %ix/load 4, 119, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1d26c30, 4;
    %pad/u 29;
    %mul;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d26e90, 0, 4;
    %pushi/vec4 1, 0, 7;
    %store/vec4 v0x1d26cf0_0, 0, 7;
T_1.6 ;
    %load/vec4 v0x1d26cf0_0;
    %pad/u 32;
    %cmpi/u 120, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0x1d26cf0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x1d26e90, 4;
    %load/vec4 v0x1d26a70_0;
    %pad/u 29;
    %pushi/vec4 119, 0, 34;
    %load/vec4 v0x1d26cf0_0;
    %pad/u 34;
    %sub;
    %ix/vec4 4;
    %load/vec4a v0x1d26c30, 4;
    %pad/u 29;
    %mul;
    %add;
    %load/vec4 v0x1d26cf0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d26e90, 0, 4;
    %load/vec4 v0x1d26cf0_0;
    %addi 1, 0, 7;
    %store/vec4 v0x1d26cf0_0, 0, 7;
    %jmp T_1.6;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1d26cf0_0, 0, 7;
T_1.8 ;
    %load/vec4 v0x1d26cf0_0;
    %pad/u 32;
    %cmpi/u 119, 0, 32;
    %jmp/0xz T_1.9, 5;
    %load/vec4 v0x1d26cf0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1d26e90, 4;
    %load/vec4 v0x1d26cf0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1d26e90, 0, 4;
    %load/vec4 v0x1d26cf0_0;
    %addi 1, 0, 7;
    %store/vec4 v0x1d26cf0_0, 0, 7;
    %jmp T_1.8;
T_1.9 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1d0c2c0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d282c0_0, 0, 1;
    %pushi/vec4 2048, 0, 12;
    %store/vec4 v0x1d28380_0, 0, 12;
    %end;
    .thread T_2;
    .scope S_0x1d0c2c0;
T_3 ;
    %vpi_call 2 15 "$dumpfile", "fir.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1d0c2c0 {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x1d28380_0, 0, 12;
    %delay 10000000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d0c2c0;
T_4 ;
    %delay 25000, 0;
    %load/vec4 v0x1d282c0_0;
    %nor/r;
    %store/vec4 v0x1d282c0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fir_tb.v";
    "./../fir.v";
