5-bit counter in Verilog with signal priorities: Load has highest priority, followed by Down, and then Up. Includes flags for high (31) and low (0) count values. Testbench with multiple test cases provided.

