library ieee;
use ieee.std_logic_1164.all;
use iee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;


entity contadorASC is

Port( clk: in std_logic;
		reset : in std_logic;
		salida : out std_logic_vector( 1 downto 0));
end contadorASC;

architecture arqcontadorASC of contadorASC is

signal conector: std_logic;

begin 

u1: entity work.RELOJLENTO(ARQRELOJLENTO) port map (clk, conector);
u2: entity work.cuenta(arqcuenta) port map (conector,reset, salida);

end arqcontador;