Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Aug 27 16:18:21 2025
| Host         : RAM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          1000        
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (1)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (1)
------------------------------------
 There is 1 input port with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.054    -3374.857                   2181                 4740        0.282        0.000                      0                 4704        3.750        0.000                       0                  2205  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.054    -3374.857                   2181                 4708        0.282        0.000                      0                 4704        3.750        0.000                       0                  2205  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.857        0.000                      0                   32                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         2181  Failing Endpoints,  Worst Slack       -2.054ns,  Total Violation    -3374.857ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.054ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_mem/RAM_reg[44][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.786ns  (logic 2.753ns (23.358%)  route 9.033ns (76.642%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.787     5.390    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X35Y174        FDCE                                         r  cpu/Data__path/ff/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.456     5.846 r  cpu/Data__path/ff/q_reg[6]/Q
                         net (fo=25, routed)          1.072     6.917    Instr_mem/address[6]
    SLICE_X34Y172        LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  Instr_mem/read_data[1]_INST_0/O
                         net (fo=5, routed)           0.589     7.630    cpu/Data__path/reg_bank/read_data[1]
    SLICE_X35Y175        LUT3 (Prop_lut3_I2_O)        0.124     7.754 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_0_5_i_3/O
                         net (fo=33, routed)          1.253     9.007    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/ADDRB1
    SLICE_X30Y174        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     9.159 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.850    10.010    cpu/Data__path/reg_bank/rd20[8]
    SLICE_X30Y176        LUT5 (Prop_lut5_I0_O)        0.348    10.358 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_12/O
                         net (fo=3, routed)           0.902    11.260    cpu/Data__path/reg_bank/alu_result0_carry__1_i_14[6]
    SLICE_X27Y177        LUT4 (Prop_lut4_I3_O)        0.124    11.384 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.384    cpu/Data__path/ALU_/Data_mem_i_25_0[0]
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.916 r  cpu/Data__path/ALU_/alu_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.916    cpu/Data__path/ALU_/alu_result0_carry__1_n_0
    SLICE_X27Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.138 f  cpu/Data__path/ALU_/alu_result0_carry__2/O[0]
                         net (fo=1, routed)           0.582    12.720    cpu/Data__path/plus8/q_reg[15][0]
    SLICE_X26Y177        LUT6 (Prop_lut6_I5_O)        0.299    13.019 f  cpu/Data__path/plus8/Data_mem_i_21/O
                         net (fo=4, routed)           0.940    13.960    Data_mem/address[12]
    SLICE_X31Y183        LUT4 (Prop_lut4_I0_O)        0.124    14.084 f  Data_mem/RAM[21][31]_i_7/O
                         net (fo=1, routed)           0.654    14.738    Data_mem/RAM[21][31]_i_7_n_0
    SLICE_X28Y187        LUT5 (Prop_lut5_I4_O)        0.124    14.862 f  Data_mem/RAM[21][31]_i_2/O
                         net (fo=64, routed)          1.079    15.940    Data_mem/RAM[21][31]_i_2_n_0
    SLICE_X25Y189        LUT6 (Prop_lut6_I1_O)        0.124    16.064 r  Data_mem/RAM[44][31]_i_1/O
                         net (fo=32, routed)          1.112    17.176    Data_mem/RAM[44][31]_i_1_n_0
    SLICE_X25Y181        FDRE                                         r  Data_mem/RAM_reg[44][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.671    15.093    Data_mem/clk
    SLICE_X25Y181        FDRE                                         r  Data_mem/RAM_reg[44][10]/C
                         clock pessimism              0.268    15.362    
                         clock uncertainty           -0.035    15.326    
    SLICE_X25Y181        FDRE (Setup_fdre_C_CE)      -0.205    15.121    Data_mem/RAM_reg[44][10]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -17.176    
  -------------------------------------------------------------------
                         slack                                 -2.054    

Slack (VIOLATED) :        -2.054ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_mem/RAM_reg[44][23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.786ns  (logic 2.753ns (23.358%)  route 9.033ns (76.642%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=3 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns = ( 15.093 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.787     5.390    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X35Y174        FDCE                                         r  cpu/Data__path/ff/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.456     5.846 r  cpu/Data__path/ff/q_reg[6]/Q
                         net (fo=25, routed)          1.072     6.917    Instr_mem/address[6]
    SLICE_X34Y172        LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  Instr_mem/read_data[1]_INST_0/O
                         net (fo=5, routed)           0.589     7.630    cpu/Data__path/reg_bank/read_data[1]
    SLICE_X35Y175        LUT3 (Prop_lut3_I2_O)        0.124     7.754 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_0_5_i_3/O
                         net (fo=33, routed)          1.253     9.007    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/ADDRB1
    SLICE_X30Y174        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     9.159 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.850    10.010    cpu/Data__path/reg_bank/rd20[8]
    SLICE_X30Y176        LUT5 (Prop_lut5_I0_O)        0.348    10.358 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_12/O
                         net (fo=3, routed)           0.902    11.260    cpu/Data__path/reg_bank/alu_result0_carry__1_i_14[6]
    SLICE_X27Y177        LUT4 (Prop_lut4_I3_O)        0.124    11.384 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.384    cpu/Data__path/ALU_/Data_mem_i_25_0[0]
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.916 r  cpu/Data__path/ALU_/alu_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.916    cpu/Data__path/ALU_/alu_result0_carry__1_n_0
    SLICE_X27Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.138 f  cpu/Data__path/ALU_/alu_result0_carry__2/O[0]
                         net (fo=1, routed)           0.582    12.720    cpu/Data__path/plus8/q_reg[15][0]
    SLICE_X26Y177        LUT6 (Prop_lut6_I5_O)        0.299    13.019 f  cpu/Data__path/plus8/Data_mem_i_21/O
                         net (fo=4, routed)           0.940    13.960    Data_mem/address[12]
    SLICE_X31Y183        LUT4 (Prop_lut4_I0_O)        0.124    14.084 f  Data_mem/RAM[21][31]_i_7/O
                         net (fo=1, routed)           0.654    14.738    Data_mem/RAM[21][31]_i_7_n_0
    SLICE_X28Y187        LUT5 (Prop_lut5_I4_O)        0.124    14.862 f  Data_mem/RAM[21][31]_i_2/O
                         net (fo=64, routed)          1.079    15.940    Data_mem/RAM[21][31]_i_2_n_0
    SLICE_X25Y189        LUT6 (Prop_lut6_I1_O)        0.124    16.064 r  Data_mem/RAM[44][31]_i_1/O
                         net (fo=32, routed)          1.112    17.176    Data_mem/RAM[44][31]_i_1_n_0
    SLICE_X25Y181        FDRE                                         r  Data_mem/RAM_reg[44][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.671    15.093    Data_mem/clk
    SLICE_X25Y181        FDRE                                         r  Data_mem/RAM_reg[44][23]/C
                         clock pessimism              0.268    15.362    
                         clock uncertainty           -0.035    15.326    
    SLICE_X25Y181        FDRE (Setup_fdre_C_CE)      -0.205    15.121    Data_mem/RAM_reg[44][23]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -17.176    
  -------------------------------------------------------------------
                         slack                                 -2.054    

Slack (VIOLATED) :        -2.039ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_mem/RAM_reg[47][10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.772ns  (logic 3.193ns (27.124%)  route 8.579ns (72.876%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.787     5.390    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X35Y174        FDCE                                         r  cpu/Data__path/ff/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.456     5.846 r  cpu/Data__path/ff/q_reg[6]/Q
                         net (fo=25, routed)          1.072     6.917    Instr_mem/address[6]
    SLICE_X34Y172        LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  Instr_mem/read_data[1]_INST_0/O
                         net (fo=5, routed)           0.589     7.630    cpu/Data__path/reg_bank/read_data[1]
    SLICE_X35Y175        LUT3 (Prop_lut3_I2_O)        0.124     7.754 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_0_5_i_3/O
                         net (fo=33, routed)          1.253     9.007    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/ADDRB1
    SLICE_X30Y174        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     9.159 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.850    10.010    cpu/Data__path/reg_bank/rd20[8]
    SLICE_X30Y176        LUT5 (Prop_lut5_I0_O)        0.348    10.358 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_12/O
                         net (fo=3, routed)           0.902    11.260    cpu/Data__path/reg_bank/alu_result0_carry__1_i_14[6]
    SLICE_X27Y177        LUT4 (Prop_lut4_I3_O)        0.124    11.384 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.384    cpu/Data__path/ALU_/Data_mem_i_25_0[0]
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.916 r  cpu/Data__path/ALU_/alu_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.916    cpu/Data__path/ALU_/alu_result0_carry__1_n_0
    SLICE_X27Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  cpu/Data__path/ALU_/alu_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.030    cpu/Data__path/ALU_/alu_result0_carry__2_n_0
    SLICE_X27Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.144    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.258    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X27Y181        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.571 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.761    13.333    cpu/Data__path/plus8/q_reg[27][3]
    SLICE_X24Y186        LUT6 (Prop_lut6_I5_O)        0.306    13.639 f  cpu/Data__path/plus8/Data_mem_i_6/O
                         net (fo=4, routed)           0.836    14.474    Data_mem/address[27]
    SLICE_X25Y187        LUT6 (Prop_lut6_I2_O)        0.124    14.598 f  Data_mem/RAM[21][31]_i_8/O
                         net (fo=2, routed)           0.308    14.907    Data_mem/RAM[21][31]_i_8_n_0
    SLICE_X25Y189        LUT6 (Prop_lut6_I0_O)        0.124    15.031 f  Data_mem/RAM[21][31]_i_6/O
                         net (fo=63, routed)          0.912    15.942    Data_mem/RAM[21][31]_i_6_n_0
    SLICE_X24Y187        LUT4 (Prop_lut4_I3_O)        0.124    16.066 r  Data_mem/RAM[47][31]_i_1/O
                         net (fo=32, routed)          1.095    17.162    Data_mem/RAM[47][31]_i_1_n_0
    SLICE_X19Y181        FDRE                                         r  Data_mem/RAM_reg[47][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.672    15.094    Data_mem/clk
    SLICE_X19Y181        FDRE                                         r  Data_mem/RAM_reg[47][10]/C
                         clock pessimism              0.268    15.363    
                         clock uncertainty           -0.035    15.327    
    SLICE_X19Y181        FDRE (Setup_fdre_C_CE)      -0.205    15.122    Data_mem/RAM_reg[47][10]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -17.162    
  -------------------------------------------------------------------
                         slack                                 -2.039    

Slack (VIOLATED) :        -2.039ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_mem/RAM_reg[47][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.772ns  (logic 3.193ns (27.124%)  route 8.579ns (72.876%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.787     5.390    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X35Y174        FDCE                                         r  cpu/Data__path/ff/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.456     5.846 r  cpu/Data__path/ff/q_reg[6]/Q
                         net (fo=25, routed)          1.072     6.917    Instr_mem/address[6]
    SLICE_X34Y172        LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  Instr_mem/read_data[1]_INST_0/O
                         net (fo=5, routed)           0.589     7.630    cpu/Data__path/reg_bank/read_data[1]
    SLICE_X35Y175        LUT3 (Prop_lut3_I2_O)        0.124     7.754 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_0_5_i_3/O
                         net (fo=33, routed)          1.253     9.007    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/ADDRB1
    SLICE_X30Y174        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     9.159 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.850    10.010    cpu/Data__path/reg_bank/rd20[8]
    SLICE_X30Y176        LUT5 (Prop_lut5_I0_O)        0.348    10.358 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_12/O
                         net (fo=3, routed)           0.902    11.260    cpu/Data__path/reg_bank/alu_result0_carry__1_i_14[6]
    SLICE_X27Y177        LUT4 (Prop_lut4_I3_O)        0.124    11.384 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.384    cpu/Data__path/ALU_/Data_mem_i_25_0[0]
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.916 r  cpu/Data__path/ALU_/alu_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.916    cpu/Data__path/ALU_/alu_result0_carry__1_n_0
    SLICE_X27Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  cpu/Data__path/ALU_/alu_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.030    cpu/Data__path/ALU_/alu_result0_carry__2_n_0
    SLICE_X27Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.144    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.258    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X27Y181        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.571 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.761    13.333    cpu/Data__path/plus8/q_reg[27][3]
    SLICE_X24Y186        LUT6 (Prop_lut6_I5_O)        0.306    13.639 f  cpu/Data__path/plus8/Data_mem_i_6/O
                         net (fo=4, routed)           0.836    14.474    Data_mem/address[27]
    SLICE_X25Y187        LUT6 (Prop_lut6_I2_O)        0.124    14.598 f  Data_mem/RAM[21][31]_i_8/O
                         net (fo=2, routed)           0.308    14.907    Data_mem/RAM[21][31]_i_8_n_0
    SLICE_X25Y189        LUT6 (Prop_lut6_I0_O)        0.124    15.031 f  Data_mem/RAM[21][31]_i_6/O
                         net (fo=63, routed)          0.912    15.942    Data_mem/RAM[21][31]_i_6_n_0
    SLICE_X24Y187        LUT4 (Prop_lut4_I3_O)        0.124    16.066 r  Data_mem/RAM[47][31]_i_1/O
                         net (fo=32, routed)          1.095    17.162    Data_mem/RAM[47][31]_i_1_n_0
    SLICE_X19Y181        FDRE                                         r  Data_mem/RAM_reg[47][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.672    15.094    Data_mem/clk
    SLICE_X19Y181        FDRE                                         r  Data_mem/RAM_reg[47][1]/C
                         clock pessimism              0.268    15.363    
                         clock uncertainty           -0.035    15.327    
    SLICE_X19Y181        FDRE (Setup_fdre_C_CE)      -0.205    15.122    Data_mem/RAM_reg[47][1]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -17.162    
  -------------------------------------------------------------------
                         slack                                 -2.039    

Slack (VIOLATED) :        -2.039ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_mem/RAM_reg[47][28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.772ns  (logic 3.193ns (27.124%)  route 8.579ns (72.876%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.787     5.390    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X35Y174        FDCE                                         r  cpu/Data__path/ff/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.456     5.846 r  cpu/Data__path/ff/q_reg[6]/Q
                         net (fo=25, routed)          1.072     6.917    Instr_mem/address[6]
    SLICE_X34Y172        LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  Instr_mem/read_data[1]_INST_0/O
                         net (fo=5, routed)           0.589     7.630    cpu/Data__path/reg_bank/read_data[1]
    SLICE_X35Y175        LUT3 (Prop_lut3_I2_O)        0.124     7.754 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_0_5_i_3/O
                         net (fo=33, routed)          1.253     9.007    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/ADDRB1
    SLICE_X30Y174        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     9.159 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.850    10.010    cpu/Data__path/reg_bank/rd20[8]
    SLICE_X30Y176        LUT5 (Prop_lut5_I0_O)        0.348    10.358 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_12/O
                         net (fo=3, routed)           0.902    11.260    cpu/Data__path/reg_bank/alu_result0_carry__1_i_14[6]
    SLICE_X27Y177        LUT4 (Prop_lut4_I3_O)        0.124    11.384 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.384    cpu/Data__path/ALU_/Data_mem_i_25_0[0]
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.916 r  cpu/Data__path/ALU_/alu_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.916    cpu/Data__path/ALU_/alu_result0_carry__1_n_0
    SLICE_X27Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  cpu/Data__path/ALU_/alu_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.030    cpu/Data__path/ALU_/alu_result0_carry__2_n_0
    SLICE_X27Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.144    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.258    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X27Y181        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.571 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.761    13.333    cpu/Data__path/plus8/q_reg[27][3]
    SLICE_X24Y186        LUT6 (Prop_lut6_I5_O)        0.306    13.639 f  cpu/Data__path/plus8/Data_mem_i_6/O
                         net (fo=4, routed)           0.836    14.474    Data_mem/address[27]
    SLICE_X25Y187        LUT6 (Prop_lut6_I2_O)        0.124    14.598 f  Data_mem/RAM[21][31]_i_8/O
                         net (fo=2, routed)           0.308    14.907    Data_mem/RAM[21][31]_i_8_n_0
    SLICE_X25Y189        LUT6 (Prop_lut6_I0_O)        0.124    15.031 f  Data_mem/RAM[21][31]_i_6/O
                         net (fo=63, routed)          0.912    15.942    Data_mem/RAM[21][31]_i_6_n_0
    SLICE_X24Y187        LUT4 (Prop_lut4_I3_O)        0.124    16.066 r  Data_mem/RAM[47][31]_i_1/O
                         net (fo=32, routed)          1.095    17.162    Data_mem/RAM[47][31]_i_1_n_0
    SLICE_X19Y181        FDRE                                         r  Data_mem/RAM_reg[47][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.672    15.094    Data_mem/clk
    SLICE_X19Y181        FDRE                                         r  Data_mem/RAM_reg[47][28]/C
                         clock pessimism              0.268    15.363    
                         clock uncertainty           -0.035    15.327    
    SLICE_X19Y181        FDRE (Setup_fdre_C_CE)      -0.205    15.122    Data_mem/RAM_reg[47][28]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -17.162    
  -------------------------------------------------------------------
                         slack                                 -2.039    

Slack (VIOLATED) :        -2.039ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_mem/RAM_reg[47][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.772ns  (logic 3.193ns (27.124%)  route 8.579ns (72.876%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.787     5.390    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X35Y174        FDCE                                         r  cpu/Data__path/ff/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.456     5.846 r  cpu/Data__path/ff/q_reg[6]/Q
                         net (fo=25, routed)          1.072     6.917    Instr_mem/address[6]
    SLICE_X34Y172        LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  Instr_mem/read_data[1]_INST_0/O
                         net (fo=5, routed)           0.589     7.630    cpu/Data__path/reg_bank/read_data[1]
    SLICE_X35Y175        LUT3 (Prop_lut3_I2_O)        0.124     7.754 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_0_5_i_3/O
                         net (fo=33, routed)          1.253     9.007    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/ADDRB1
    SLICE_X30Y174        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     9.159 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.850    10.010    cpu/Data__path/reg_bank/rd20[8]
    SLICE_X30Y176        LUT5 (Prop_lut5_I0_O)        0.348    10.358 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_12/O
                         net (fo=3, routed)           0.902    11.260    cpu/Data__path/reg_bank/alu_result0_carry__1_i_14[6]
    SLICE_X27Y177        LUT4 (Prop_lut4_I3_O)        0.124    11.384 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.384    cpu/Data__path/ALU_/Data_mem_i_25_0[0]
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.916 r  cpu/Data__path/ALU_/alu_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.916    cpu/Data__path/ALU_/alu_result0_carry__1_n_0
    SLICE_X27Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  cpu/Data__path/ALU_/alu_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.030    cpu/Data__path/ALU_/alu_result0_carry__2_n_0
    SLICE_X27Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.144    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.258    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X27Y181        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.571 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.761    13.333    cpu/Data__path/plus8/q_reg[27][3]
    SLICE_X24Y186        LUT6 (Prop_lut6_I5_O)        0.306    13.639 f  cpu/Data__path/plus8/Data_mem_i_6/O
                         net (fo=4, routed)           0.836    14.474    Data_mem/address[27]
    SLICE_X25Y187        LUT6 (Prop_lut6_I2_O)        0.124    14.598 f  Data_mem/RAM[21][31]_i_8/O
                         net (fo=2, routed)           0.308    14.907    Data_mem/RAM[21][31]_i_8_n_0
    SLICE_X25Y189        LUT6 (Prop_lut6_I0_O)        0.124    15.031 f  Data_mem/RAM[21][31]_i_6/O
                         net (fo=63, routed)          0.912    15.942    Data_mem/RAM[21][31]_i_6_n_0
    SLICE_X24Y187        LUT4 (Prop_lut4_I3_O)        0.124    16.066 r  Data_mem/RAM[47][31]_i_1/O
                         net (fo=32, routed)          1.095    17.162    Data_mem/RAM[47][31]_i_1_n_0
    SLICE_X19Y181        FDRE                                         r  Data_mem/RAM_reg[47][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.672    15.094    Data_mem/clk
    SLICE_X19Y181        FDRE                                         r  Data_mem/RAM_reg[47][7]/C
                         clock pessimism              0.268    15.363    
                         clock uncertainty           -0.035    15.327    
    SLICE_X19Y181        FDRE (Setup_fdre_C_CE)      -0.205    15.122    Data_mem/RAM_reg[47][7]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -17.162    
  -------------------------------------------------------------------
                         slack                                 -2.039    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_mem/RAM_reg[35][27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 3.193ns (27.164%)  route 8.561ns (72.836%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.787     5.390    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X35Y174        FDCE                                         r  cpu/Data__path/ff/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.456     5.846 r  cpu/Data__path/ff/q_reg[6]/Q
                         net (fo=25, routed)          1.072     6.917    Instr_mem/address[6]
    SLICE_X34Y172        LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  Instr_mem/read_data[1]_INST_0/O
                         net (fo=5, routed)           0.589     7.630    cpu/Data__path/reg_bank/read_data[1]
    SLICE_X35Y175        LUT3 (Prop_lut3_I2_O)        0.124     7.754 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_0_5_i_3/O
                         net (fo=33, routed)          1.253     9.007    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/ADDRB1
    SLICE_X30Y174        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     9.159 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.850    10.010    cpu/Data__path/reg_bank/rd20[8]
    SLICE_X30Y176        LUT5 (Prop_lut5_I0_O)        0.348    10.358 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_12/O
                         net (fo=3, routed)           0.902    11.260    cpu/Data__path/reg_bank/alu_result0_carry__1_i_14[6]
    SLICE_X27Y177        LUT4 (Prop_lut4_I3_O)        0.124    11.384 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.384    cpu/Data__path/ALU_/Data_mem_i_25_0[0]
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.916 r  cpu/Data__path/ALU_/alu_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.916    cpu/Data__path/ALU_/alu_result0_carry__1_n_0
    SLICE_X27Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  cpu/Data__path/ALU_/alu_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.030    cpu/Data__path/ALU_/alu_result0_carry__2_n_0
    SLICE_X27Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.144    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.258    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X27Y181        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.571 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.761    13.333    cpu/Data__path/plus8/q_reg[27][3]
    SLICE_X24Y186        LUT6 (Prop_lut6_I5_O)        0.306    13.639 f  cpu/Data__path/plus8/Data_mem_i_6/O
                         net (fo=4, routed)           0.836    14.474    Data_mem/address[27]
    SLICE_X25Y187        LUT6 (Prop_lut6_I2_O)        0.124    14.598 f  Data_mem/RAM[21][31]_i_8/O
                         net (fo=2, routed)           0.308    14.907    Data_mem/RAM[21][31]_i_8_n_0
    SLICE_X25Y189        LUT6 (Prop_lut6_I0_O)        0.124    15.031 f  Data_mem/RAM[21][31]_i_6/O
                         net (fo=63, routed)          1.017    16.048    Data_mem/RAM[21][31]_i_6_n_0
    SLICE_X29Y185        LUT6 (Prop_lut6_I5_O)        0.124    16.172 r  Data_mem/RAM[35][31]_i_1/O
                         net (fo=32, routed)          0.972    17.144    Data_mem/RAM[35][31]_i_1_n_0
    SLICE_X29Y179        FDRE                                         r  Data_mem/RAM_reg[35][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.669    15.091    Data_mem/clk
    SLICE_X29Y179        FDRE                                         r  Data_mem/RAM_reg[35][27]/C
                         clock pessimism              0.268    15.360    
                         clock uncertainty           -0.035    15.324    
    SLICE_X29Y179        FDRE (Setup_fdre_C_CE)      -0.205    15.119    Data_mem/RAM_reg[35][27]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -17.144    
  -------------------------------------------------------------------
                         slack                                 -2.025    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_mem/RAM_reg[35][28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 3.193ns (27.164%)  route 8.561ns (72.836%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.787     5.390    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X35Y174        FDCE                                         r  cpu/Data__path/ff/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.456     5.846 r  cpu/Data__path/ff/q_reg[6]/Q
                         net (fo=25, routed)          1.072     6.917    Instr_mem/address[6]
    SLICE_X34Y172        LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  Instr_mem/read_data[1]_INST_0/O
                         net (fo=5, routed)           0.589     7.630    cpu/Data__path/reg_bank/read_data[1]
    SLICE_X35Y175        LUT3 (Prop_lut3_I2_O)        0.124     7.754 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_0_5_i_3/O
                         net (fo=33, routed)          1.253     9.007    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/ADDRB1
    SLICE_X30Y174        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     9.159 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.850    10.010    cpu/Data__path/reg_bank/rd20[8]
    SLICE_X30Y176        LUT5 (Prop_lut5_I0_O)        0.348    10.358 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_12/O
                         net (fo=3, routed)           0.902    11.260    cpu/Data__path/reg_bank/alu_result0_carry__1_i_14[6]
    SLICE_X27Y177        LUT4 (Prop_lut4_I3_O)        0.124    11.384 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.384    cpu/Data__path/ALU_/Data_mem_i_25_0[0]
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.916 r  cpu/Data__path/ALU_/alu_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.916    cpu/Data__path/ALU_/alu_result0_carry__1_n_0
    SLICE_X27Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  cpu/Data__path/ALU_/alu_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.030    cpu/Data__path/ALU_/alu_result0_carry__2_n_0
    SLICE_X27Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.144    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.258    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X27Y181        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.571 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.761    13.333    cpu/Data__path/plus8/q_reg[27][3]
    SLICE_X24Y186        LUT6 (Prop_lut6_I5_O)        0.306    13.639 f  cpu/Data__path/plus8/Data_mem_i_6/O
                         net (fo=4, routed)           0.836    14.474    Data_mem/address[27]
    SLICE_X25Y187        LUT6 (Prop_lut6_I2_O)        0.124    14.598 f  Data_mem/RAM[21][31]_i_8/O
                         net (fo=2, routed)           0.308    14.907    Data_mem/RAM[21][31]_i_8_n_0
    SLICE_X25Y189        LUT6 (Prop_lut6_I0_O)        0.124    15.031 f  Data_mem/RAM[21][31]_i_6/O
                         net (fo=63, routed)          1.017    16.048    Data_mem/RAM[21][31]_i_6_n_0
    SLICE_X29Y185        LUT6 (Prop_lut6_I5_O)        0.124    16.172 r  Data_mem/RAM[35][31]_i_1/O
                         net (fo=32, routed)          0.972    17.144    Data_mem/RAM[35][31]_i_1_n_0
    SLICE_X29Y179        FDRE                                         r  Data_mem/RAM_reg[35][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.669    15.091    Data_mem/clk
    SLICE_X29Y179        FDRE                                         r  Data_mem/RAM_reg[35][28]/C
                         clock pessimism              0.268    15.360    
                         clock uncertainty           -0.035    15.324    
    SLICE_X29Y179        FDRE (Setup_fdre_C_CE)      -0.205    15.119    Data_mem/RAM_reg[35][28]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -17.144    
  -------------------------------------------------------------------
                         slack                                 -2.025    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_mem/RAM_reg[35][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.754ns  (logic 3.193ns (27.164%)  route 8.561ns (72.836%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.787     5.390    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X35Y174        FDCE                                         r  cpu/Data__path/ff/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.456     5.846 r  cpu/Data__path/ff/q_reg[6]/Q
                         net (fo=25, routed)          1.072     6.917    Instr_mem/address[6]
    SLICE_X34Y172        LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  Instr_mem/read_data[1]_INST_0/O
                         net (fo=5, routed)           0.589     7.630    cpu/Data__path/reg_bank/read_data[1]
    SLICE_X35Y175        LUT3 (Prop_lut3_I2_O)        0.124     7.754 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_0_5_i_3/O
                         net (fo=33, routed)          1.253     9.007    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/ADDRB1
    SLICE_X30Y174        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     9.159 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.850    10.010    cpu/Data__path/reg_bank/rd20[8]
    SLICE_X30Y176        LUT5 (Prop_lut5_I0_O)        0.348    10.358 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_12/O
                         net (fo=3, routed)           0.902    11.260    cpu/Data__path/reg_bank/alu_result0_carry__1_i_14[6]
    SLICE_X27Y177        LUT4 (Prop_lut4_I3_O)        0.124    11.384 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.384    cpu/Data__path/ALU_/Data_mem_i_25_0[0]
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.916 r  cpu/Data__path/ALU_/alu_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.916    cpu/Data__path/ALU_/alu_result0_carry__1_n_0
    SLICE_X27Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  cpu/Data__path/ALU_/alu_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.030    cpu/Data__path/ALU_/alu_result0_carry__2_n_0
    SLICE_X27Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.144    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.258    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X27Y181        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.571 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.761    13.333    cpu/Data__path/plus8/q_reg[27][3]
    SLICE_X24Y186        LUT6 (Prop_lut6_I5_O)        0.306    13.639 f  cpu/Data__path/plus8/Data_mem_i_6/O
                         net (fo=4, routed)           0.836    14.474    Data_mem/address[27]
    SLICE_X25Y187        LUT6 (Prop_lut6_I2_O)        0.124    14.598 f  Data_mem/RAM[21][31]_i_8/O
                         net (fo=2, routed)           0.308    14.907    Data_mem/RAM[21][31]_i_8_n_0
    SLICE_X25Y189        LUT6 (Prop_lut6_I0_O)        0.124    15.031 f  Data_mem/RAM[21][31]_i_6/O
                         net (fo=63, routed)          1.017    16.048    Data_mem/RAM[21][31]_i_6_n_0
    SLICE_X29Y185        LUT6 (Prop_lut6_I5_O)        0.124    16.172 r  Data_mem/RAM[35][31]_i_1/O
                         net (fo=32, routed)          0.972    17.144    Data_mem/RAM[35][31]_i_1_n_0
    SLICE_X29Y179        FDRE                                         r  Data_mem/RAM_reg[35][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.669    15.091    Data_mem/clk
    SLICE_X29Y179        FDRE                                         r  Data_mem/RAM_reg[35][2]/C
                         clock pessimism              0.268    15.360    
                         clock uncertainty           -0.035    15.324    
    SLICE_X29Y179        FDRE (Setup_fdre_C_CE)      -0.205    15.119    Data_mem/RAM_reg[35][2]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -17.144    
  -------------------------------------------------------------------
                         slack                                 -2.025    

Slack (VIOLATED) :        -2.005ns  (required time - arrival time)
  Source:                 cpu/Data__path/ff/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_mem/RAM_reg[52][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.735ns  (logic 3.193ns (27.208%)  route 8.542ns (72.792%))
  Logic Levels:           14  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.390ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.787     5.390    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X35Y174        FDCE                                         r  cpu/Data__path/ff/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y174        FDCE (Prop_fdce_C_Q)         0.456     5.846 r  cpu/Data__path/ff/q_reg[6]/Q
                         net (fo=25, routed)          1.072     6.917    Instr_mem/address[6]
    SLICE_X34Y172        LUT5 (Prop_lut5_I0_O)        0.124     7.041 r  Instr_mem/read_data[1]_INST_0/O
                         net (fo=5, routed)           0.589     7.630    cpu/Data__path/reg_bank/read_data[1]
    SLICE_X35Y175        LUT3 (Prop_lut3_I2_O)        0.124     7.754 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_0_5_i_3/O
                         net (fo=33, routed)          1.253     9.007    cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/ADDRB1
    SLICE_X30Y174        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     9.159 r  cpu/Data__path/reg_bank/reg_file_reg_r2_0_15_6_11/RAMB/O
                         net (fo=2, routed)           0.850    10.010    cpu/Data__path/reg_bank/rd20[8]
    SLICE_X30Y176        LUT5 (Prop_lut5_I0_O)        0.348    10.358 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_12/O
                         net (fo=3, routed)           0.902    11.260    cpu/Data__path/reg_bank/alu_result0_carry__1_i_14[6]
    SLICE_X27Y177        LUT4 (Prop_lut4_I3_O)        0.124    11.384 r  cpu/Data__path/reg_bank/alu_result0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.384    cpu/Data__path/ALU_/Data_mem_i_25_0[0]
    SLICE_X27Y177        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.916 r  cpu/Data__path/ALU_/alu_result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.916    cpu/Data__path/ALU_/alu_result0_carry__1_n_0
    SLICE_X27Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.030 r  cpu/Data__path/ALU_/alu_result0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.030    cpu/Data__path/ALU_/alu_result0_carry__2_n_0
    SLICE_X27Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.144 r  cpu/Data__path/ALU_/alu_result0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.144    cpu/Data__path/ALU_/alu_result0_carry__3_n_0
    SLICE_X27Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.258 r  cpu/Data__path/ALU_/alu_result0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.258    cpu/Data__path/ALU_/alu_result0_carry__4_n_0
    SLICE_X27Y181        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.571 f  cpu/Data__path/ALU_/alu_result0_carry__5/O[3]
                         net (fo=1, routed)           0.761    13.333    cpu/Data__path/plus8/q_reg[27][3]
    SLICE_X24Y186        LUT6 (Prop_lut6_I5_O)        0.306    13.639 f  cpu/Data__path/plus8/Data_mem_i_6/O
                         net (fo=4, routed)           0.836    14.474    Data_mem/address[27]
    SLICE_X25Y187        LUT6 (Prop_lut6_I2_O)        0.124    14.598 f  Data_mem/RAM[21][31]_i_8/O
                         net (fo=2, routed)           0.308    14.907    Data_mem/RAM[21][31]_i_8_n_0
    SLICE_X25Y189        LUT6 (Prop_lut6_I0_O)        0.124    15.031 f  Data_mem/RAM[21][31]_i_6/O
                         net (fo=63, routed)          0.736    15.767    Data_mem/RAM[21][31]_i_6_n_0
    SLICE_X29Y188        LUT4 (Prop_lut4_I3_O)        0.124    15.891 r  Data_mem/RAM[52][31]_i_1/O
                         net (fo=32, routed)          1.234    17.125    Data_mem/RAM[52][31]_i_1_n_0
    SLICE_X43Y188        FDRE                                         r  Data_mem/RAM_reg[52][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.670    15.092    Data_mem/clk
    SLICE_X43Y188        FDRE                                         r  Data_mem/RAM_reg[52][11]/C
                         clock pessimism              0.268    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X43Y188        FDRE (Setup_fdre_C_CE)      -0.205    15.120    Data_mem/RAM_reg[52][11]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                         -17.125    
  -------------------------------------------------------------------
                         slack                                 -2.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 cpu/controler/cond_logic/ff2/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/controler/cond_logic/ff2/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.639     1.559    cpu/controler/cond_logic/ff2/clk_IBUF_BUFG
    SLICE_X24Y177        FDRE                                         r  cpu/controler/cond_logic/ff2/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y177        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  cpu/controler/cond_logic/ff2/q_reg[1]/Q
                         net (fo=3, routed)           0.187     1.887    cpu/controler/cond_logic/ff2/alu_flag_check[1]
    SLICE_X24Y177        LUT6 (Prop_lut6_I5_O)        0.045     1.932 r  cpu/controler/cond_logic/ff2/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.932    cpu/controler/cond_logic/ff2/q[1]_i_1_n_0
    SLICE_X24Y177        FDRE                                         r  cpu/controler/cond_logic/ff2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.912     2.077    cpu/controler/cond_logic/ff2/clk_IBUF_BUFG
    SLICE_X24Y177        FDRE                                         r  cpu/controler/cond_logic/ff2/q_reg[1]/C
                         clock pessimism             -0.518     1.559    
    SLICE_X24Y177        FDRE (Hold_fdre_C_D)         0.091     1.650    cpu/controler/cond_logic/ff2/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 cpu/controler/cond_logic/ff1/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/controler/cond_logic/ff1/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.636     1.556    cpu/controler/cond_logic/ff1/clk_IBUF_BUFG
    SLICE_X24Y174        FDRE                                         r  cpu/controler/cond_logic/ff1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y174        FDRE (Prop_fdre_C_Q)         0.141     1.697 r  cpu/controler/cond_logic/ff1/q_reg[1]/Q
                         net (fo=3, routed)           0.197     1.894    cpu/controler/cond_logic/ff1/alu_flag_check[1]
    SLICE_X24Y174        LUT6 (Prop_lut6_I5_O)        0.045     1.939 r  cpu/controler/cond_logic/ff1/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.939    cpu/controler/cond_logic/ff1/q[1]_i_1_n_0
    SLICE_X24Y174        FDRE                                         r  cpu/controler/cond_logic/ff1/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.909     2.074    cpu/controler/cond_logic/ff1/clk_IBUF_BUFG
    SLICE_X24Y174        FDRE                                         r  cpu/controler/cond_logic/ff1/q_reg[1]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X24Y174        FDRE (Hold_fdre_C_D)         0.091     1.647    cpu/controler/cond_logic/ff1/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 cpu/Data__path/ff/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/Data__path/ff/q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.576%)  route 0.213ns (50.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.637     1.557    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X34Y178        FDCE                                         r  cpu/Data__path/ff/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y178        FDCE (Prop_fdce_C_Q)         0.164     1.721 r  cpu/Data__path/ff/q_reg[0]/Q
                         net (fo=8, routed)           0.213     1.933    cpu/Data__path/ff/Q[0]
    SLICE_X34Y178        LUT5 (Prop_lut5_I4_O)        0.045     1.978 r  cpu/Data__path/ff/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.978    cpu/Data__path/ff/d[0]
    SLICE_X34Y178        FDCE                                         r  cpu/Data__path/ff/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.909     2.074    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X34Y178        FDCE                                         r  cpu/Data__path/ff/q_reg[0]/C
                         clock pessimism             -0.517     1.557    
    SLICE_X34Y178        FDCE (Hold_fdce_C_D)         0.120     1.677    cpu/Data__path/ff/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 cpu/controler/cond_logic/ff1/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/controler/cond_logic/ff1/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.259%)  route 0.208ns (52.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.637     1.557    cpu/controler/cond_logic/ff1/clk_IBUF_BUFG
    SLICE_X23Y175        FDRE                                         r  cpu/controler/cond_logic/ff1/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y175        FDRE (Prop_fdre_C_Q)         0.141     1.698 r  cpu/controler/cond_logic/ff1/q_reg[0]/Q
                         net (fo=3, routed)           0.208     1.905    cpu/controler/cond_logic/ff1/alu_flag_check[0]
    SLICE_X23Y175        LUT5 (Prop_lut5_I4_O)        0.045     1.950 r  cpu/controler/cond_logic/ff1/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.950    cpu/controler/cond_logic/ff1/q[0]_i_1_n_0
    SLICE_X23Y175        FDRE                                         r  cpu/controler/cond_logic/ff1/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.910     2.075    cpu/controler/cond_logic/ff1/clk_IBUF_BUFG
    SLICE_X23Y175        FDRE                                         r  cpu/controler/cond_logic/ff1/q_reg[0]/C
                         clock pessimism             -0.518     1.557    
    SLICE_X23Y175        FDRE (Hold_fdre_C_D)         0.091     1.648    cpu/controler/cond_logic/ff1/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 cpu/controler/cond_logic/ff2/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/controler/cond_logic/ff2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.766%)  route 0.239ns (56.234%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.639     1.559    cpu/controler/cond_logic/ff2/clk_IBUF_BUFG
    SLICE_X24Y177        FDRE                                         r  cpu/controler/cond_logic/ff2/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y177        FDRE (Prop_fdre_C_Q)         0.141     1.700 r  cpu/controler/cond_logic/ff2/q_reg[0]/Q
                         net (fo=3, routed)           0.239     1.939    cpu/controler/cond_logic/ff2/alu_flag_check[0]
    SLICE_X24Y177        LUT3 (Prop_lut3_I2_O)        0.045     1.984 r  cpu/controler/cond_logic/ff2/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.984    cpu/controler/cond_logic/ff2/q[0]_i_1_n_0
    SLICE_X24Y177        FDRE                                         r  cpu/controler/cond_logic/ff2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.912     2.077    cpu/controler/cond_logic/ff2/clk_IBUF_BUFG
    SLICE_X24Y177        FDRE                                         r  cpu/controler/cond_logic/ff2/q_reg[0]/C
                         clock pessimism             -0.518     1.559    
    SLICE_X24Y177        FDRE (Hold_fdre_C_D)         0.092     1.651    cpu/controler/cond_logic/ff2/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.889%)  route 0.506ns (73.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.637     1.557    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X36Y172        FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y172        FDCE (Prop_fdce_C_Q)         0.141     1.698 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=25, routed)          0.221     1.919    Instr_mem/address[3]
    SLICE_X35Y173        LUT5 (Prop_lut5_I4_O)        0.045     1.964 r  Instr_mem/read_data[14]_INST_0/O
                         net (fo=96, routed)          0.285     2.249    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/ADDRD2
    SLICE_X30Y173        RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.907     2.072    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/WCLK
    SLICE_X30Y173        RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.483     1.589    
    SLICE_X30Y173        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.843    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.889%)  route 0.506ns (73.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.637     1.557    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X36Y172        FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y172        FDCE (Prop_fdce_C_Q)         0.141     1.698 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=25, routed)          0.221     1.919    Instr_mem/address[3]
    SLICE_X35Y173        LUT5 (Prop_lut5_I4_O)        0.045     1.964 r  Instr_mem/read_data[14]_INST_0/O
                         net (fo=96, routed)          0.285     2.249    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/ADDRD2
    SLICE_X30Y173        RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.907     2.072    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/WCLK
    SLICE_X30Y173        RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.483     1.589    
    SLICE_X30Y173        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.843    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.889%)  route 0.506ns (73.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.637     1.557    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X36Y172        FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y172        FDCE (Prop_fdce_C_Q)         0.141     1.698 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=25, routed)          0.221     1.919    Instr_mem/address[3]
    SLICE_X35Y173        LUT5 (Prop_lut5_I4_O)        0.045     1.964 r  Instr_mem/read_data[14]_INST_0/O
                         net (fo=96, routed)          0.285     2.249    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/ADDRD2
    SLICE_X30Y173        RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.907     2.072    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/WCLK
    SLICE_X30Y173        RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.483     1.589    
    SLICE_X30Y173        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.843    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.889%)  route 0.506ns (73.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.637     1.557    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X36Y172        FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y172        FDCE (Prop_fdce_C_Q)         0.141     1.698 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=25, routed)          0.221     1.919    Instr_mem/address[3]
    SLICE_X35Y173        LUT5 (Prop_lut5_I4_O)        0.045     1.964 r  Instr_mem/read_data[14]_INST_0/O
                         net (fo=96, routed)          0.285     2.249    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/ADDRD2
    SLICE_X30Y173        RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.907     2.072    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/WCLK
    SLICE_X30Y173        RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMB_D1/CLK
                         clock pessimism             -0.483     1.589    
    SLICE_X30Y173        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.843    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 cpu/Data__path/ff/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.889%)  route 0.506ns (73.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.637     1.557    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X36Y172        FDCE                                         r  cpu/Data__path/ff/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y172        FDCE (Prop_fdce_C_Q)         0.141     1.698 r  cpu/Data__path/ff/q_reg[3]/Q
                         net (fo=25, routed)          0.221     1.919    Instr_mem/address[3]
    SLICE_X35Y173        LUT5 (Prop_lut5_I4_O)        0.045     1.964 r  Instr_mem/read_data[14]_INST_0/O
                         net (fo=96, routed)          0.285     2.249    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/ADDRD2
    SLICE_X30Y173        RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.907     2.072    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/WCLK
    SLICE_X30Y173        RAMD32                                       r  cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.483     1.589    
    SLICE_X30Y173        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.843    cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.406    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y189   Data_mem/RAM_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y190   Data_mem/RAM_reg[0][10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y188   Data_mem/RAM_reg[0][11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X29Y196   Data_mem/RAM_reg[0][12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y190   Data_mem/RAM_reg[0][13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X30Y187   Data_mem/RAM_reg[0][14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y189   Data_mem/RAM_reg[0][15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X35Y189   Data_mem/RAM_reg[0][16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y188   Data_mem/RAM_reg[0][17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y175   cpu/Data__path/reg_bank/reg_file_reg_r1_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.857ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/Data__path/ff/q_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.463ns (18.380%)  route 2.055ns (81.620%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    C12                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.463     2.463 f  reset_IBUF_inst/O
                         net (fo=36, routed)          2.055     4.517    cpu/Data__path/ff/AR[0]
    SLICE_X26Y182        FDCE                                         f  cpu/Data__path/ff/q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.643    11.563    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X26Y182        FDCE                                         r  cpu/Data__path/ff/q_reg[21]/C
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.035    11.527    
    SLICE_X26Y182        FDCE (Recov_fdce_C_CLR)     -0.153    11.374    cpu/Data__path/ff/q_reg[21]
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/Data__path/ff/q_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.463ns (18.380%)  route 2.055ns (81.620%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    C12                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.463     2.463 f  reset_IBUF_inst/O
                         net (fo=36, routed)          2.055     4.517    cpu/Data__path/ff/AR[0]
    SLICE_X26Y182        FDCE                                         f  cpu/Data__path/ff/q_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.643    11.563    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X26Y182        FDCE                                         r  cpu/Data__path/ff/q_reg[24]/C
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.035    11.527    
    SLICE_X26Y182        FDCE (Recov_fdce_C_CLR)     -0.153    11.374    cpu/Data__path/ff/q_reg[24]
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/Data__path/ff/q_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.463ns (18.380%)  route 2.055ns (81.620%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    C12                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.463     2.463 f  reset_IBUF_inst/O
                         net (fo=36, routed)          2.055     4.517    cpu/Data__path/ff/AR[0]
    SLICE_X26Y182        FDCE                                         f  cpu/Data__path/ff/q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.643    11.563    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X26Y182        FDCE                                         r  cpu/Data__path/ff/q_reg[27]/C
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.035    11.527    
    SLICE_X26Y182        FDCE (Recov_fdce_C_CLR)     -0.153    11.374    cpu/Data__path/ff/q_reg[27]
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/Data__path/ff/q_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.463ns (18.380%)  route 2.055ns (81.620%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    C12                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.463     2.463 f  reset_IBUF_inst/O
                         net (fo=36, routed)          2.055     4.517    cpu/Data__path/ff/AR[0]
    SLICE_X26Y182        FDCE                                         f  cpu/Data__path/ff/q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.643    11.563    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X26Y182        FDCE                                         r  cpu/Data__path/ff/q_reg[31]/C
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.035    11.527    
    SLICE_X26Y182        FDCE (Recov_fdce_C_CLR)     -0.153    11.374    cpu/Data__path/ff/q_reg[31]
  -------------------------------------------------------------------
                         required time                         11.374    
                         arrival time                          -4.517    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/Data__path/ff/q_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.463ns (18.555%)  route 2.031ns (81.445%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    C12                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.463     2.463 f  reset_IBUF_inst/O
                         net (fo=36, routed)          2.031     4.494    cpu/Data__path/ff/AR[0]
    SLICE_X26Y175        FDCE                                         f  cpu/Data__path/ff/q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.636    11.556    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X26Y175        FDCE                                         r  cpu/Data__path/ff/q_reg[13]/C
                         clock pessimism              0.000    11.556    
                         clock uncertainty           -0.035    11.520    
    SLICE_X26Y175        FDCE (Recov_fdce_C_CLR)     -0.153    11.367    cpu/Data__path/ff/q_reg[13]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/Data__path/ff/q_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.463ns (18.555%)  route 2.031ns (81.445%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 11.556 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    C12                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.463     2.463 f  reset_IBUF_inst/O
                         net (fo=36, routed)          2.031     4.494    cpu/Data__path/ff/AR[0]
    SLICE_X26Y175        FDCE                                         f  cpu/Data__path/ff/q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.636    11.556    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X26Y175        FDCE                                         r  cpu/Data__path/ff/q_reg[16]/C
                         clock pessimism              0.000    11.556    
                         clock uncertainty           -0.035    11.520    
    SLICE_X26Y175        FDCE (Recov_fdce_C_CLR)     -0.153    11.367    cpu/Data__path/ff/q_reg[16]
  -------------------------------------------------------------------
                         required time                         11.367    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.914ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/Data__path/ff/q_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.463ns (18.865%)  route 1.990ns (81.135%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 11.555 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    C12                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.463     2.463 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.990     4.453    cpu/Data__path/ff/AR[0]
    SLICE_X36Y173        FDCE                                         f  cpu/Data__path/ff/q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.635    11.555    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X36Y173        FDCE                                         r  cpu/Data__path/ff/q_reg[5]/C
                         clock pessimism              0.000    11.555    
                         clock uncertainty           -0.035    11.519    
    SLICE_X36Y173        FDCE (Recov_fdce_C_CLR)     -0.153    11.366    cpu/Data__path/ff/q_reg[5]
  -------------------------------------------------------------------
                         required time                         11.366    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  6.914    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/Data__path/ff/q_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.463ns (19.104%)  route 1.959ns (80.896%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 11.560 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    C12                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.463     2.463 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.959     4.422    cpu/Data__path/ff/AR[0]
    SLICE_X25Y179        FDCE                                         f  cpu/Data__path/ff/q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.640    11.560    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X25Y179        FDCE                                         r  cpu/Data__path/ff/q_reg[22]/C
                         clock pessimism              0.000    11.560    
                         clock uncertainty           -0.035    11.524    
    SLICE_X25Y179        FDCE (Recov_fdce_C_CLR)     -0.153    11.371    cpu/Data__path/ff/q_reg[22]
  -------------------------------------------------------------------
                         required time                         11.371    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/Data__path/ff/q_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.463ns (19.104%)  route 1.959ns (80.896%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 11.560 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    C12                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.463     2.463 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.959     4.422    cpu/Data__path/ff/AR[0]
    SLICE_X25Y179        FDCE                                         f  cpu/Data__path/ff/q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.640    11.560    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X25Y179        FDCE                                         r  cpu/Data__path/ff/q_reg[25]/C
                         clock pessimism              0.000    11.560    
                         clock uncertainty           -0.035    11.524    
    SLICE_X25Y179        FDCE (Recov_fdce_C_CLR)     -0.153    11.371    cpu/Data__path/ff/q_reg[25]
  -------------------------------------------------------------------
                         required time                         11.371    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  6.949    

Slack (MET) :             6.949ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu/Data__path/ff/q_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 0.463ns (19.104%)  route 1.959ns (80.896%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        1.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 11.560 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    C12                                               0.000     2.000 f  reset (IN)
                         net (fo=0)                   0.000     2.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.463     2.463 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.959     4.422    cpu/Data__path/ff/AR[0]
    SLICE_X25Y179        FDCE                                         f  cpu/Data__path/ff/q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.640    11.560    cpu/Data__path/ff/clk_IBUF_BUFG
    SLICE_X25Y179        FDCE                                         r  cpu/Data__path/ff/q_reg[26]/C
                         clock pessimism              0.000    11.560    
                         clock uncertainty           -0.035    11.524    
    SLICE_X25Y179        FDCE (Recov_fdce_C_CLR)     -0.153    11.371    cpu/Data__path/ff/q_reg[26]
  -------------------------------------------------------------------
                         required time                         11.371    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  6.949    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.401ns  (logic 4.200ns (36.837%)  route 7.201ns (63.163%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.805     5.408    Data_mem/clk
    SLICE_X38Y191        FDRE                                         r  Data_mem/RAM_reg[21][8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y191        FDRE (Prop_fdre_C_Q)         0.478     5.886 r  Data_mem/RAM_reg[21][8]_lopt_replica/Q
                         net (fo=1, routed)           7.201    13.087    lopt_30
    V16                  OBUF (Prop_obuf_I_O)         3.722    16.808 r  data_mem_RAM_21_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.808    data_mem_RAM_21[8]
    V16                                                               r  data_mem_RAM_21[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.357ns  (logic 4.025ns (35.439%)  route 7.333ns (64.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.805     5.408    Data_mem/clk
    SLICE_X36Y189        FDRE                                         r  Data_mem/RAM_reg[21][15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDRE (Prop_fdre_C_Q)         0.456     5.864 r  Data_mem/RAM_reg[21][15]_lopt_replica/Q
                         net (fo=1, routed)           7.333    13.196    lopt_6
    V11                  OBUF (Prop_obuf_I_O)         3.569    16.765 r  data_mem_RAM_21_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.765    data_mem_RAM_21[15]
    V11                                                               r  data_mem_RAM_21[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.200ns  (logic 4.149ns (37.046%)  route 7.051ns (62.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.805     5.408    Data_mem/clk
    SLICE_X36Y189        FDRE                                         r  Data_mem/RAM_reg[21][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDRE (Prop_fdre_C_Q)         0.419     5.827 r  Data_mem/RAM_reg[21][6]_lopt_replica/Q
                         net (fo=1, routed)           7.051    12.877    lopt_28
    U17                  OBUF (Prop_obuf_I_O)         3.730    16.607 r  data_mem_RAM_21_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.607    data_mem_RAM_21[6]
    U17                                                               r  data_mem_RAM_21[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][26]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.082ns  (logic 3.252ns (29.344%)  route 7.830ns (70.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.805     5.408    Data_mem/clk
    SLICE_X37Y189        FDRE                                         r  Data_mem/RAM_reg[21][26]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y189        FDRE (Prop_fdre_C_Q)         0.419     5.827 r  Data_mem/RAM_reg[21][26]_lopt_replica/Q
                         net (fo=1, routed)           7.830    13.657    lopt_18
    V7                   OBUF (Prop_obuf_I_O)         2.833    16.490 r  data_mem_RAM_21_OBUF[26]_inst/O
                         net (fo=0)                   0.000    16.490    data_mem_RAM_21[26]
    V7                                                                r  data_mem_RAM_21[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.039ns  (logic 4.008ns (36.306%)  route 7.031ns (63.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.804     5.407    Data_mem/clk
    SLICE_X40Y190        FDRE                                         r  Data_mem/RAM_reg[21][5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y190        FDRE (Prop_fdre_C_Q)         0.456     5.863 r  Data_mem/RAM_reg[21][5]_lopt_replica/Q
                         net (fo=1, routed)           7.031    12.894    lopt_27
    V17                  OBUF (Prop_obuf_I_O)         3.552    16.446 r  data_mem_RAM_21_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.446    data_mem_RAM_21[5]
    V17                                                               r  data_mem_RAM_21[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.010ns  (logic 4.145ns (37.651%)  route 6.864ns (62.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.804     5.407    Data_mem/clk
    SLICE_X40Y190        FDRE                                         r  Data_mem/RAM_reg[21][9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y190        FDRE (Prop_fdre_C_Q)         0.419     5.826 r  Data_mem/RAM_reg[21][9]_lopt_replica/Q
                         net (fo=1, routed)           6.864    12.690    lopt_31
    T15                  OBUF (Prop_obuf_I_O)         3.726    16.416 r  data_mem_RAM_21_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.416    data_mem_RAM_21[9]
    T15                                                               r  data_mem_RAM_21[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][23]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.998ns  (logic 3.254ns (29.590%)  route 7.744ns (70.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.806     5.409    Data_mem/clk
    SLICE_X36Y191        FDRE                                         r  Data_mem/RAM_reg[21][23]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y191        FDRE (Prop_fdre_C_Q)         0.419     5.828 r  Data_mem/RAM_reg[21][23]_lopt_replica/Q
                         net (fo=1, routed)           7.744    13.571    lopt_15
    V9                   OBUF (Prop_obuf_I_O)         2.835    16.407 r  data_mem_RAM_21_OBUF[23]_inst/O
                         net (fo=0)                   0.000    16.407    data_mem_RAM_21[23]
    V9                                                                r  data_mem_RAM_21[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][25]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.985ns  (logic 3.246ns (29.550%)  route 7.739ns (70.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.805     5.408    Data_mem/clk
    SLICE_X36Y189        FDRE                                         r  Data_mem/RAM_reg[21][25]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDRE (Prop_fdre_C_Q)         0.419     5.827 r  Data_mem/RAM_reg[21][25]_lopt_replica/Q
                         net (fo=1, routed)           7.739    13.566    lopt_17
    V6                   OBUF (Prop_obuf_I_O)         2.827    16.393 r  data_mem_RAM_21_OBUF[25]_inst/O
                         net (fo=0)                   0.000    16.393    data_mem_RAM_21[25]
    V6                                                                r  data_mem_RAM_21[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.947ns  (logic 4.149ns (37.902%)  route 6.798ns (62.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.804     5.407    Data_mem/clk
    SLICE_X40Y190        FDRE                                         r  Data_mem/RAM_reg[21][7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y190        FDRE (Prop_fdre_C_Q)         0.419     5.826 r  Data_mem/RAM_reg[21][7]_lopt_replica/Q
                         net (fo=1, routed)           6.798    12.624    lopt_29
    U16                  OBUF (Prop_obuf_I_O)         3.730    16.354 r  data_mem_RAM_21_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.354    data_mem_RAM_21[7]
    U16                                                               r  data_mem_RAM_21[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][16]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.924ns  (logic 3.086ns (28.249%)  route 7.838ns (71.751%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        1.807     5.410    Data_mem/clk
    SLICE_X31Y189        FDRE                                         r  Data_mem/RAM_reg[21][16]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y189        FDRE (Prop_fdre_C_Q)         0.456     5.866 r  Data_mem/RAM_reg[21][16]_lopt_replica/Q
                         net (fo=1, routed)           7.838    13.704    lopt_7
    U8                   OBUF (Prop_obuf_I_O)         2.630    16.333 r  data_mem_RAM_21_OBUF[16]_inst/O
                         net (fo=0)                   0.000    16.333    data_mem_RAM_21[16]
    U8                                                                r  data_mem_RAM_21[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.127ns  (logic 1.434ns (45.872%)  route 1.692ns (54.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.646     1.566    Data_mem/clk
    SLICE_X31Y189        FDRE                                         r  Data_mem/RAM_reg[21][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y189        FDRE (Prop_fdre_C_Q)         0.128     1.694 r  Data_mem/RAM_reg[21][2]_lopt_replica/Q
                         net (fo=1, routed)           1.692     3.386    lopt_22
    J13                  OBUF (Prop_obuf_I_O)         1.306     4.692 r  data_mem_RAM_21_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.692    data_mem_RAM_21[2]
    J13                                                               r  data_mem_RAM_21[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.309ns  (logic 1.385ns (41.867%)  route 1.924ns (58.133%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.642     1.562    Data_mem/clk
    SLICE_X38Y189        FDRE                                         r  Data_mem/RAM_reg[21][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y189        FDRE (Prop_fdre_C_Q)         0.164     1.726 r  Data_mem/RAM_reg[21][0]_lopt_replica/Q
                         net (fo=1, routed)           1.924     3.649    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     4.871 r  data_mem_RAM_21_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.871    data_mem_RAM_21[0]
    H17                                                               r  data_mem_RAM_21[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.339ns  (logic 1.377ns (41.243%)  route 1.962ns (58.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.646     1.566    Data_mem/clk
    SLICE_X31Y189        FDRE                                         r  Data_mem/RAM_reg[21][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y189        FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Data_mem/RAM_reg[21][1]_lopt_replica/Q
                         net (fo=1, routed)           1.962     3.669    lopt_11
    K15                  OBUF (Prop_obuf_I_O)         1.236     4.905 r  data_mem_RAM_21_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.905    data_mem_RAM_21[1]
    K15                                                               r  data_mem_RAM_21[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.350ns  (logic 1.412ns (42.143%)  route 1.938ns (57.857%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.646     1.566    Data_mem/clk
    SLICE_X31Y189        FDRE                                         r  Data_mem/RAM_reg[21][14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y189        FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Data_mem/RAM_reg[21][14]_lopt_replica/Q
                         net (fo=1, routed)           1.938     3.645    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         1.271     4.916 r  data_mem_RAM_21_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.916    data_mem_RAM_21[14]
    V12                                                               r  data_mem_RAM_21[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.394ns  (logic 1.393ns (41.060%)  route 2.000ns (58.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.645     1.565    Data_mem/clk
    SLICE_X36Y189        FDRE                                         r  Data_mem/RAM_reg[21][12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  Data_mem/RAM_reg[21][12]_lopt_replica/Q
                         net (fo=1, routed)           2.000     3.706    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         1.252     4.958 r  data_mem_RAM_21_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.958    data_mem_RAM_21[12]
    V15                                                               r  data_mem_RAM_21[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.394ns  (logic 1.373ns (40.457%)  route 2.021ns (59.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.645     1.565    Data_mem/clk
    SLICE_X36Y189        FDRE                                         r  Data_mem/RAM_reg[21][11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y189        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  Data_mem/RAM_reg[21][11]_lopt_replica/Q
                         net (fo=1, routed)           2.021     3.727    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         1.232     4.959 r  data_mem_RAM_21_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.959    data_mem_RAM_21[11]
    T16                                                               r  data_mem_RAM_21[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.444ns  (logic 1.417ns (41.144%)  route 2.027ns (58.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.643     1.563    Data_mem/clk
    SLICE_X38Y191        FDRE                                         r  Data_mem/RAM_reg[21][10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y191        FDRE (Prop_fdre_C_Q)         0.164     1.727 r  Data_mem/RAM_reg[21][10]_lopt_replica/Q
                         net (fo=1, routed)           2.027     3.754    lopt_1
    U14                  OBUF (Prop_obuf_I_O)         1.253     5.007 r  data_mem_RAM_21_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.007    data_mem_RAM_21[10]
    U14                                                               r  data_mem_RAM_21[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.491ns  (logic 1.396ns (39.983%)  route 2.095ns (60.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.645     1.565    Data_mem/clk
    SLICE_X37Y189        FDRE                                         r  Data_mem/RAM_reg[21][13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y189        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  Data_mem/RAM_reg[21][13]_lopt_replica/Q
                         net (fo=1, routed)           2.095     3.801    lopt_4
    V14                  OBUF (Prop_obuf_I_O)         1.255     5.056 r  data_mem_RAM_21_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.056    data_mem_RAM_21[13]
    V14                                                               r  data_mem_RAM_21[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][17]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.645ns  (logic 1.303ns (35.733%)  route 2.343ns (64.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.646     1.566    Data_mem/clk
    SLICE_X37Y190        FDRE                                         r  Data_mem/RAM_reg[21][17]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y190        FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Data_mem/RAM_reg[21][17]_lopt_replica/Q
                         net (fo=1, routed)           2.343     4.049    lopt_8
    T8                   OBUF (Prop_obuf_I_O)         1.162     5.211 r  data_mem_RAM_21_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.211    data_mem_RAM_21[17]
    T8                                                                r  data_mem_RAM_21[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_mem/RAM_reg[21][21]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_RAM_21[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.662ns  (logic 1.313ns (35.850%)  route 2.349ns (64.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2204, routed)        0.646     1.566    Data_mem/clk
    SLICE_X35Y190        FDRE                                         r  Data_mem/RAM_reg[21][21]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y190        FDRE (Prop_fdre_C_Q)         0.141     1.707 r  Data_mem/RAM_reg[21][21]_lopt_replica/Q
                         net (fo=1, routed)           2.349     4.056    lopt_13
    U6                   OBUF (Prop_obuf_I_O)         1.172     5.228 r  data_mem_RAM_21_OBUF[21]_inst/O
                         net (fo=0)                   0.000     5.228    data_mem_RAM_21[21]
    U6                                                                r  data_mem_RAM_21[21] (OUT)
  -------------------------------------------------------------------    -------------------





