#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov 14 16:08:20 2022
# Process ID: 2420
# Current directory: C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39384 C:\Users\86157\Desktop\Study\digital logic\shiyan2\reg8file\reg8file.xpr
# Log file: C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/vivado.log
# Journal file: C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/reg8file.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 904.574 ; gain = 245.074
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/reg8file.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'reg8file_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/reg8file.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj reg8file_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/dff8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/reg8file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg8file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg8file_sim
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/reg8file.sim/sim_1/behav/xsim'
"xelab -wto ca5731e0957e4720a0c1a144def2b4b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg8file_sim_behav xil_defaultlib.reg8file_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ca5731e0957e4720a0c1a144def2b4b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg8file_sim_behav xil_defaultlib.reg8file_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/dff8.v" Line 1. Module dff8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/dff8.v" Line 1. Module dff8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/dff8.v" Line 1. Module dff8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/dff8.v" Line 1. Module dff8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/dff8.v" Line 1. Module dff8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/dff8.v" Line 1. Module dff8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/dff8.v" Line 1. Module dff8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/dff8.v" Line 1. Module dff8 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dff8
Compiling module xil_defaultlib.reg8file
Compiling module xil_defaultlib.reg8file_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg8file_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/reg8file.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "reg8file_sim_behav -key {Behavioral:sim_1:Functional:reg8file_sim} -tclbatch {reg8file_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source reg8file_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'reg8file_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.664 ; gain = 52.504
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/reg8file.runs/synth_1

launch_runs synth_1 -jobs 16
[Mon Nov 14 16:13:52 2022] Launched synth_1...
Run output will be captured here: C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/reg8file.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Nov 14 16:14:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/reg8file.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Nov 14 16:16:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/86157/Desktop/Study/digital logic/shiyan2/reg8file/reg8file.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1265.102 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1926.383 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1926.383 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1926.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2110.324 ; gain = 1093.660
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 14 16:21:33 2022...
