
---------- Begin Simulation Statistics ----------
final_tick                               926050041129500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  26760                       # Simulator instruction rate (inst/s)
host_mem_usage                                 829604                       # Number of bytes of host memory used
host_op_rate                                    45023                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   373.69                       # Real time elapsed on the host
host_tick_rate                               27931514                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16825012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010438                       # Number of seconds simulated
sim_ticks                                 10437847000                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       164035                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        332424                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5069867                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       576396                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      6158807                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2876281                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5069867                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2193586                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         6182419                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               1                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       272579                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          16340560                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12175962                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       576396                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1009319                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19717324                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824994                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17840577                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.943075                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.139358                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     13469195     75.50%     75.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1210446      6.78%     82.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       794763      4.45%     86.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       499133      2.80%     89.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       257292      1.44%     90.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       316692      1.78%     92.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       145716      0.82%     93.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       138021      0.77%     94.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1009319      5.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17840577                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806537                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871375                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350129     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853031     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824994                       # Class of committed instruction
system.switch_cpus.commit.refs                2445456                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.087567                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.087567                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       9249520                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       43746674                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3956590                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6482551                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         577626                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        606660                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3298866                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370688                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1045800                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3324                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             6182419                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4731385                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              15266126                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        172139                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29686152                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1155252                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.296154                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5029200                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2876282                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.422045                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     20872952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.310351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.231457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12324489     59.05%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           695122      3.33%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           863393      4.14%     66.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           966598      4.63%     71.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           478988      2.29%     73.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           433090      2.07%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           978489      4.69%     80.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           112461      0.54%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4020322     19.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     20872952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18401                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18594                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2722                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       652076                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3652744                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.510399                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4842332                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1044661                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2677682                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4034037                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        63839                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1529304                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     36542473                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3797671                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1295166                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      31530596                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           8701                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           159                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         577626                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         11529                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       131206                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       123366                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1429                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1899                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2162644                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       955220                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1899                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       451358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       200718                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30144087                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              30480401                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.724317                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21833888                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.460092                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               30616603                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         41266490                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25752146                       # number of integer regfile writes
system.switch_cpus.ipc                       0.479026                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.479026                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       127090      0.39%      0.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27600532     84.08%     84.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13813      0.04%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3976979     12.12%     96.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1069623      3.26%     99.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19293      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18434      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       32825764                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38305                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76041                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36812                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49528                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              484733                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014767                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          416040     85.83%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     85.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          67903     14.01%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           212      0.04%     99.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          555      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           23      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       33145102                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     87051313                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30443589                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     56211953                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           36542473                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          32825764                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19717324                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       118143                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     19593002                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     20872952                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.572646                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.194430                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11964401     57.32%     57.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1184472      5.67%     62.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1648621      7.90%     70.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1572327      7.53%     78.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1567467      7.51%     85.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1207112      5.78%     91.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       962319      4.61%     96.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       582137      2.79%     99.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       184096      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     20872952                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.572441                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4731385                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       489398                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       576386                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4034037                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1529304                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        13071576                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 20875674                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8890431                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843697                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         114101                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4382219                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents              5                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        268606                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     100763600                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41144902                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     50784950                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6524789                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            305                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         577626                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        497882                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29941038                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        22996                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     57927749                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1774652                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             53373576                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            76137906                       # The number of ROB writes
system.switch_cpus.timesIdled                      27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296529                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       113057                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       594137                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         113057                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926050041129500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             168384                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6635                       # Transaction distribution
system.membus.trans_dist::CleanEvict           157400                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        168385                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       500812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       500812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 500812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11201472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11201472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11201472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            168389                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  168389    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              168389                       # Request fanout histogram
system.membus.reqLayer2.occupancy           398462500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          905688250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  10437847000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926050041129500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926050041129500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926050041129500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            297045                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23584                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          442469                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              559                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             559                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            51                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       296998                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                891741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20128128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20131392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          169524                       # Total snoops (count)
system.tol2bus.snoopTraffic                    424640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           467132                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.242024                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.428309                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 354075     75.80%     75.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 113057     24.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             467132                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          314015500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446326500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             73500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926050041129500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       129216                       # number of demand (read+write) hits
system.l2.demand_hits::total                   129216                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       129216                       # number of overall hits
system.l2.overall_hits::total                  129216                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           49                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       168339                       # number of demand (read+write) misses
system.l2.demand_misses::total                 168392                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           49                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       168339                       # number of overall misses
system.l2.overall_misses::total                168392                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3856500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  14991089500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14994946000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3856500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  14991089500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14994946000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297555                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297608                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297555                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297608                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.565741                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.565818                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.565741                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.565818                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78704.081633                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 89052.979405                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89047.852630                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78704.081633                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 89052.979405                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89047.852630                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6635                       # number of writebacks
system.l2.writebacks::total                      6635                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       168339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            168388                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       168339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           168388                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3366500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  13307739500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13311106000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3366500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  13307739500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13311106000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.565741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.565805                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.565741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.565805                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68704.081633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79053.217020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79050.205478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68704.081633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79053.217020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79050.205478                       # average overall mshr miss latency
system.l2.replacements                         169524                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        16949                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16949                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        16949                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16949                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       107569                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        107569                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data          555                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   555                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               559                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.007156                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.007156                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        76250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        76250                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       265000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       265000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.007156                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.007156                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        66250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        66250                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3856500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3856500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           49                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78704.081633                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75617.647059                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3366500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3366500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68704.081633                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68704.081633                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       128661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            128661                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       168335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          168337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  14990784500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14990784500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       296996                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        296998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.566792                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.566795                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89053.283631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89052.225595                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       168335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       168335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13307474500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13307474500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.566792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.566788                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79053.521252                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79053.521252                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926050041129500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4028.883736                       # Cycle average of tags in use
system.l2.tags.total_refs                      459952                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    169524                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.713197                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     145.269583                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.079477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.164485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.627943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3881.742249                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.035466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.947691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983614                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          297                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          621                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2514                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          663                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2550168                       # Number of tag accesses
system.l2.tags.data_accesses                  2550168                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926050041129500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10773504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10776896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       424640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          424640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       168336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              168389                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         6635                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6635                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             12263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             12263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       300445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1032157685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1032482657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        12263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       300445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           312708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       40682719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40682719                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       40682719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            12263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            12263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       300445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1032157685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1073165376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      6414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    167015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000533142250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          393                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          393                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              327020                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6010                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      168385                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6635                       # Number of write requests accepted
system.mem_ctrls.readBursts                    168385                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6635                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1321                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   221                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              375                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3243471000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  835320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6375921000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19414.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38164.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    92341                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5278                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                168385                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6635                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   68820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   31463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   10235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        75818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    146.349627                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.089127                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   153.632270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        46744     61.65%     61.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15489     20.43%     82.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5878      7.75%     89.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3455      4.56%     94.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2179      2.87%     97.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1253      1.65%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          530      0.70%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          187      0.25%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          103      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        75818                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     424.526718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    387.717641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    313.344679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            42     10.69%     10.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          271     68.96%     79.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           63     16.03%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           15      3.82%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.25%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           393                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.256997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.243245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.694445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              341     86.77%     86.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      2.04%     88.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               41     10.43%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.51%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           393                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10692096                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   84544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  408896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10776640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               424640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1024.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1032.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10437741500                       # Total gap between requests
system.mem_ctrls.avgGap                      59637.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10688960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       408896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 300445.101370043063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1024057930.720770239830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 39174362.299045003951                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           49                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       168336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         6635                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1350250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6374570750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 248710055500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27556.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     37868.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37484559.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            268428300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            142642665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           589335600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           17711460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     823617600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4250494560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        428742240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6520972425                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        624.743055                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1076589250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    348400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9012847750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273026460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145086645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           603501360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           15639120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     823617600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4231864680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        444431520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6537167385                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        626.294617                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1117556000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    348400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8971881000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10437837000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926050041129500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4731300                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4731309                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4731300                       # number of overall hits
system.cpu.icache.overall_hits::total         4731309                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           85                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             87                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           85                       # number of overall misses
system.cpu.icache.overall_misses::total            87                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6249500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6249500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6249500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6249500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4731385                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4731396                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4731385                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4731396                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000018                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000018                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73523.529412                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71833.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73523.529412                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71833.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           36                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           49                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           49                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3930500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3930500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3930500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3930500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80214.285714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80214.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80214.285714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80214.285714                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4731300                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4731309                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           85                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            87                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6249500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6249500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4731385                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4731396                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73523.529412                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71833.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           49                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3930500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3930500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80214.285714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80214.285714                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926050041129500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000566                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000023                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000544                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9462843                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9462843                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926050041129500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926050041129500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926050041129500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926050041129500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926050041129500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926050041129500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926050041129500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3296844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3296844                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3296844                       # number of overall hits
system.cpu.dcache.overall_hits::total         3296844                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       392983                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         392985                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       392983                       # number of overall misses
system.cpu.dcache.overall_misses::total        392985                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  20793407997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20793407997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  20793407997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20793407997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3689827                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3689829                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3689827                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3689829                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.106504                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.106505                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.106504                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.106505                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 52911.723909                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52911.454628                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 52911.723909                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52911.454628                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4693267                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2058                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            143132                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              39                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.789781                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    52.769231                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16949                       # number of writebacks
system.cpu.dcache.writebacks::total             16949                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        95428                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        95428                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        95428                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        95428                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297555                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297555                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297555                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297555                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16809991497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16809991497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  16809991497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16809991497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.080642                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.080642                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.080642                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.080642                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56493.728880                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56493.728880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56493.728880                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56493.728880                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296529                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2722762                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2722762                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       392423                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        392425                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  20785818500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20785818500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3115185                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3115187                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.125971                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.125972                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 52967.890516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52967.620564                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        95427                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        95427                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       296996                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       296996                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  16802965000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16802965000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.095338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.095338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 56576.401702                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56576.401702                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574082                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574082                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          560                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          560                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      7589497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7589497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574642                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000975                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13552.673214                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13552.673214                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          559                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      7026497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7026497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000973                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12569.762075                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12569.762075                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926050041129500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.011497                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3586166                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296529                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.093812                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.011497                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000011                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          342                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          646                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7677211                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7677211                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926118298119000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  31843                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830068                       # Number of bytes of host memory used
host_op_rate                                    51694                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1256.15                       # Real time elapsed on the host
host_tick_rate                               54338170                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      64935286                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.068257                       # Number of seconds simulated
sim_ticks                                 68256989500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       792241                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1584511                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     14104791                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1578324                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15694977                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      6911064                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     14104791                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7193727                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15766319                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               4                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       914175                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          46309474                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         33442177                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1578324                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701002                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2459497                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     51593259                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110274                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    128426515                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.374613                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.359123                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    114304185     89.00%     89.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4247924      3.31%     92.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3076671      2.40%     94.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1685193      1.31%     96.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1222153      0.95%     96.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       756604      0.59%     97.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       414195      0.32%     97.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       260093      0.20%     98.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2459497      1.92%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    128426515                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982685                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539103                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505966     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516247     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110274                       # Class of committed instruction
system.switch_cpus.commit.refs                7449545                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110274                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.550466                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.550466                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     108439907                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      121159070                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8518993                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15614998                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1582758                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2356521                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8838745                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518708                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3336169                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469418                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15766319                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10482688                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             123528074                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        387983                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               85262381                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3165516                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.115492                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11402345                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      6911068                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.624569                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    136513177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.985353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.443647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        114031315     83.53%     83.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1767596      1.29%     84.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1654391      1.21%     86.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1908361      1.40%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1351256      0.99%     88.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1065977      0.78%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2175145      1.59%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           546685      0.40%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         12012451      8.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    136513177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23114                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23140                       # number of floating regfile writes
system.switch_cpus.idleCycles                     802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1922560                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8760048                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.605925                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12883066                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3334447                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         6982614                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11301677                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       207478                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4846843                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     99703413                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9548619                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3641035                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      82717267                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          12661                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10434602                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1582758                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10508202                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       202363                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       432470                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11948                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6938                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5762577                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2936399                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         6938                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1385604                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       536956                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85934412                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              80589834                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.677177                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          58192839                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.590341                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               81066703                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        113841061                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        68204513                       # number of integer regfile writes
system.switch_cpus.ipc                       0.219758                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.219758                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       822879      0.95%      0.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      71884710     83.24%     84.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47240      0.05%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10093947     11.69%     95.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3462164      4.01%     99.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24182      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23185      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       86358307                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           48266                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95669                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        46089                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        60186                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1098054                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012715                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1006182     91.63%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     91.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          90479      8.24%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           494      0.04%     99.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          756      0.07%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          143      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       86585216                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    310582162                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     80543745                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    151242701                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           99703413                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          86358307                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     51593179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       349991                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     58999832                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    136513177                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.632601                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.600869                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    112493263     82.40%     82.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4223278      3.09%     85.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4636180      3.40%     88.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3532470      2.59%     91.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3447292      2.53%     94.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3452542      2.53%     96.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2514648      1.84%     98.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1582539      1.16%     99.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       630965      0.46%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    136513177                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.632597                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10482689                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     1                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1150562                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1087169                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11301677                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4846843                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        32720210                       # number of misc regfile reads
system.switch_cpus.numCycles                136513979                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        30841195                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106113                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         196365                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9882292                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           1167                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        472734                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     283284453                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      113566216                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    142478038                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16215108                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       76797078                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1582758                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      77991824                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         80371960                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28741                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    167531521                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           8074789                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            225670551                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           207588956                       # The number of ROB writes
system.switch_cpus.timesIdled                       4                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001412                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       630525                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2002825                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         630525                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  68256989500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             361229                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       450230                       # Transaction distribution
system.membus.trans_dist::CleanEvict           342010                       # Transaction distribution
system.membus.trans_dist::ReadExReq            431043                       # Transaction distribution
system.membus.trans_dist::ReadExResp           431043                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        361228                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2376783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2376783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2376783                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     79520128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     79520128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79520128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            792271                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  792271    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              792271                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3656606500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4390050750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  68256989500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  68256989500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  68256989500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  68256989500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516847                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       964695                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1217592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484571                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484571                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             7                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516836                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3004229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3004243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     97016064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               97016512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1180876                       # Total snoops (count)
system.tol2bus.snoopTraffic                  28814720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2182290                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.288929                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.453265                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1551764     71.11%     71.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 630526     28.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2182290                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1515877500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502116500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  68256989500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       209146                       # number of demand (read+write) hits
system.l2.demand_hits::total                   209146                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       209146                       # number of overall hits
system.l2.overall_hits::total                  209146                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       792261                       # number of demand (read+write) misses
system.l2.demand_misses::total                 792268                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       792261                       # number of overall misses
system.l2.overall_misses::total                792268                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       708000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  77501833500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      77502541500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       708000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  77501833500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     77502541500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001407                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001414                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001407                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001414                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.791148                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.791149                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.791148                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.791149                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 101142.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 97823.613052                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97823.642379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 101142.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 97823.613052                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97823.642379                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              450230                       # number of writebacks
system.l2.writebacks::total                    450230                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       792261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            792268                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       792261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           792268                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       638000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  69579183500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  69579821500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       638000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  69579183500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  69579821500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.791148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.791149                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.791148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.791149                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 91142.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 87823.562563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87823.591891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 91142.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 87823.562563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87823.591891                       # average overall mshr miss latency
system.l2.replacements                        1180876                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       514465                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           514465                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       514465                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       514465                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       241888                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        241888                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        53528                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 53528                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       431043                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              431043                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  42704699000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   42704699000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484571                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.889535                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.889535                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99072.943999                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99072.943999                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       431043                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         431043                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  38394269000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  38394269000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.889535                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.889535                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89072.943999                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89072.943999                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       708000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       708000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 101142.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101142.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       638000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       638000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 91142.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91142.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       155618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            155618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       361218                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          361218                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  34797134500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  34797134500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516836                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.698903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.698903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96332.781035                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96332.781035                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       361218                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       361218                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  31184914500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  31184914500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.698903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.698903                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86332.670299                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86332.670299                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  68256989500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1787553                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1184972                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.508519                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     933.032822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.003123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3162.964055                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.227791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.772208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          660                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9192176                       # Number of tag accesses
system.l2.tags.data_accesses                  9192176                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  68256989500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     50704896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           50705344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     28814720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        28814720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       792264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              792271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       450230                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             450230                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         6563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    742852803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             742859367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         6563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             6563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      422150467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            422150467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      422150467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         6563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    742852803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1165009834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    449993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    790247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000436798250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        27479                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        27479                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1923726                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             423060                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      792271                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     450230                       # Number of write requests accepted
system.mem_ctrls.readBursts                    792271                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   450230                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2017                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   237                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             48511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             48728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             51816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             51308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             52268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             51514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             49014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             47254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            49092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            48839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            48573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            48439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            49047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            48922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             27240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             27942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             27958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             26831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            28006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28005                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21953781750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3951270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             36771044250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27780.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46530.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   134435                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85007                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 17.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                18.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                792271                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               450230                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  557141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  139723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   65648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   27740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  28511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  27997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  27808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  27575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  27564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  27517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1020808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     77.761961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.452998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    56.563692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       893499     87.53%     87.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       110699     10.84%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7338      0.72%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4084      0.40%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2526      0.25%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1334      0.13%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          631      0.06%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          258      0.03%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          439      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1020808                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        27479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.762546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.518267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.062036                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          26292     95.68%     95.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          161      0.59%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          184      0.67%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          279      1.02%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          220      0.80%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          145      0.53%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           82      0.30%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           42      0.15%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           23      0.08%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           13      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           20      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            8      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         27479                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        27479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.375960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.357772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.796376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21655     78.81%     78.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2212      8.05%     86.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2796     10.18%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              746      2.71%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.22%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         27479                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               50576256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  129088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                28799680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                50705344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             28814720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       740.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       421.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    742.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    422.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   68256698500                       # Total gap between requests
system.mem_ctrls.avgGap                      54934.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     50575808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     28799680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6563.430401512214                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 740961597.786260366440                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 421930123.361212670803                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       792264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       450230                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       350250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  36770694000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1679970895250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     50035.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     46412.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3731361.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    17.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3589406520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1907814810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2778745200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1155953340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5387934240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30143238180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        826904640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        45789996930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        670.847004                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1892835500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2279160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  64084994000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3699155460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1966151550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2863668360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1193020560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5387934240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30209877450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        770787360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46090594980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        675.250920                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1745042250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2279160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  64232787250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    78694826500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926118298119000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     15213980                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15213989                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     15213980                       # number of overall hits
system.cpu.icache.overall_hits::total        15213989                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           93                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             95                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           93                       # number of overall misses
system.cpu.icache.overall_misses::total            95                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      7041000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7041000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      7041000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7041000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     15214073                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15214084                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     15214073                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15214084                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75709.677419                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74115.789474                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75709.677419                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74115.789474                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           37                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           37                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4649000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4649000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4649000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4649000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83017.857143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83017.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83017.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83017.857143                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     15213980                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15213989                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           93                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            95                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      7041000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7041000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     15214073                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15214084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75709.677419                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74115.789474                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           37                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4649000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4649000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83017.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83017.857143                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926118298119000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004719                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15214047                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                58                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          262311.155172                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000170                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004549                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30428226                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30428226                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926118298119000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926118298119000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926118298119000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926118298119000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926118298119000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926118298119000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926118298119000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12278674                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12278674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12278674                       # number of overall hits
system.cpu.dcache.overall_hits::total        12278674                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1631602                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1631604                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1631602                       # number of overall misses
system.cpu.dcache.overall_misses::total       1631604                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 113922752997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 113922752997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 113922752997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 113922752997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13910276                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13910278                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13910276                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13910278                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.117295                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.117295                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.117295                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.117295                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69822.636278                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69822.550691                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69822.636278                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69822.550691                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     13849087                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3967                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            365400                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              77                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.901169                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    51.519481                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       531414                       # number of writebacks
system.cpu.dcache.writebacks::total            531414                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       332640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       332640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       332640                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       332640                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1298962                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1298962                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1298962                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1298962                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  98255884997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  98255884997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  98255884997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  98255884997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.093381                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.093381                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.093381                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.093381                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 75641.847103                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75641.847103                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 75641.847103                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75641.847103                       # average overall mshr miss latency
system.cpu.dcache.replacements                1297940                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10278080                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10278080                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1146468                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1146470                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  69217370000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  69217370000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11424548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11424550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.100351                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.100351                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 60374.445689                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60374.340367                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       332636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       332636                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       813832                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       813832                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  54035670000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  54035670000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.071235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.071235                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 66396.590451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66396.590451                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000594                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  44705382997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  44705382997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 92150.587254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92150.587254                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  44220214997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  44220214997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195166                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 91151.268726                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91151.268726                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926118298119000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.086967                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13577638                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1298964                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.452667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.086967                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000085                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          29119520                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         29119520                       # Number of data accesses

---------- End Simulation Statistics   ----------
