// Seed: 108769792
module module_0 (
    output supply1 id_0,
    input wor id_1
);
  assign id_0 = id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd80,
    parameter id_1 = 32'd26
) (
    input uwire _id_0,
    input tri1 _id_1,
    input wor id_2,
    input supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    input uwire id_7,
    input tri id_8,
    input supply0 id_9,
    input supply1 id_10
);
  assign id_6 = 1 | -1;
  module_0 modCall_1 (
      id_6,
      id_2
  );
  assign id_6 = -1;
  logic [7:0][1 : id_0  -  (  -1  ||  1 'd0 !=  id_1  )] id_12, id_13, id_14;
  assign id_12[(1)==?-1] = id_14;
endmodule
