// Seed: 974933876
module module_0 (
    output supply0 id_0,
    input wire id_1,
    input wire id_2,
    input wand id_3,
    input uwire id_4,
    output tri0 id_5,
    output wor id_6,
    output wire id_7,
    output supply0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wor id_11,
    output supply0 id_12
);
  assign id_7 = id_11;
  always_ff id_7 = id_2;
endmodule
macromodule module_1 (
    output tri0 id_0
    , id_30,
    output wor id_1,
    output tri id_2,
    input tri1 id_3,
    output tri1 id_4,
    output wire id_5,
    output wor id_6,
    input wor id_7,
    input tri id_8,
    input tri id_9,
    input uwire id_10,
    output tri1 id_11,
    input wor id_12,
    input tri id_13,
    input tri1 id_14,
    input uwire id_15,
    output wor id_16,
    input supply1 id_17,
    output supply0 id_18,
    input wand void id_19,
    input wor id_20,
    input tri1 id_21,
    output tri1 id_22,
    output wand id_23,
    input tri0 id_24,
    input tri0 id_25,
    input wand id_26,
    input wand id_27,
    input supply0 id_28
);
  if (id_24) assign id_6 = 1;
  module_0(
      id_6, id_27, id_3, id_25, id_27, id_16, id_16, id_4, id_11, id_24, id_5, id_7, id_4
  );
endmodule
