m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/FPGAJosieVivian/STM_CLK/simulation/modelsim
vIP_DIV
Z1 !s110 1549747045
!i10b 1
!s100 aG5Mc^@WTUc:[?`j51PX=3
IDL8C`zKTFU]CNKPD07?^e2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1549746737
8C:/FPGAJosieVivian/STM_CLK/IP_DIV_sim/IP_DIV.vo
FC:/FPGAJosieVivian/STM_CLK/IP_DIV_sim/IP_DIV.vo
L0 31
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1549747045.000000
!s107 C:/FPGAJosieVivian/STM_CLK/IP_DIV_sim/IP_DIV.vo|
!s90 -reportprogress|300|C:/FPGAJosieVivian/STM_CLK/IP_DIV_sim/IP_DIV.vo|
!i113 1
Z5 tCvgOpt 0
n@i@p_@d@i@v
vSTM_CLK
R1
!i10b 1
!s100 PO?E[NXd1nCX4_YW2L;aW1
Ij_93Rfh:Ye>L@HS92Qco63
R2
R0
w1549746857
8C:/FPGAJosieVivian/STM_CLK/STM_CLK.v
FC:/FPGAJosieVivian/STM_CLK/STM_CLK.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/FPGAJosieVivian/STM_CLK/STM_CLK.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/FPGAJosieVivian/STM_CLK|C:/FPGAJosieVivian/STM_CLK/STM_CLK.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/FPGAJosieVivian/STM_CLK
R5
n@s@t@m_@c@l@k
