# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab3_1_1.srcs/sources_1/imports/Lab4-1-1/add_two_values_procedure.vhd" \
"../../../../lab3_1_1.srcs/sim_1/imports/Lab4-1-1/add_two_values_procedure_tb.vhd" \

# Do not sort compile order
nosort
