****************************************
Report : qor
Design : ORCA_TOP
Version: O-2018.06
Date   : Sat May 27 23:49:30 2023
****************************************

  Timing Path Group '**clock_gating_default**' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   0.265
  Critical Path Slack:                    1.420
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'PCI_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.218
  Critical Path Slack:                    0.050
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SDRAM_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.235
  Critical Path Slack:                    0.023
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SD_DDR_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            5
  Critical Path Length:                   0.128
  Critical Path Slack:                    0.072
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_2x_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                   0.035
  Critical Path Slack:                    0.044
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'SYS_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   0.301
  Critical Path Slack:                    0.021
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'ate_clk' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   0.252
  Critical Path Slack:                    0.021
  Total Negative Slack:                   0.000
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'v_PCI_CLK' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                   0.270
  Critical Path Slack:                   -0.080
  Total Negative Slack:                  -2.308
  No. of Violating Paths:                    32
  ---------------------------------------------

  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                   63
  Hierarchical Port Count:                 3355
  Leaf Cell Count:                        45912
  ---------------------------------------------


  Area
  ---------------------------------------------
  Net Interconnect area:              67857.641
  Total cell area:                   383476.438
  Design Area:                       451334.062
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:           185479
  max_capacitance Count:                     34
  min_capacitance Count:                     16
  max_transition Count:                       1
  max_capacitance Cost:                -205.480
  min_capacitance Cost:                  -1.424
  max_transition Cost:                   -0.010
  Total DRC Cost:                      -206.914
  ---------------------------------------------

1
