Loading verilog file '/filespace/n/nmohapatra/ece755/MS5/pt_scripts/top.post_route.vg'
Loading db file '/cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn45gsbwp_120a/tcbn45gsbwptc.db'
Linking design top...
Information: 763 (91.27%) library cells are unused in library tcbn45gsbwptc..... (LNK-045)
Information: total 763 library cells are unused (LNK-046)
Design 'top' was successfully linked.
Information: There are 16437 leaf cells, ports, hiers and 21214 nets in the design (LNK-047)
1
