$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 8 # out [7:0] $end
  $var wire 1 $ enable $end
  $var wire 1 % clk $end
  $var wire 1 & reset $end
  $scope module demo $end
   $var wire 8 # out [7:0] $end
   $var wire 1 $ enable $end
   $var wire 1 % clk $end
   $var wire 1 & reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
0$
1%
1&
#5
0%
#10
1%
#15
0%
#20
1%
#21
0&
#25
0%
#30
1%
#31
1$
#35
0%
#40
b00000001 #
1%
#45
0%
#50
b00000010 #
1%
#55
0%
#60
b00000011 #
1%
#65
0%
#70
b00000100 #
1%
#75
0%
#80
b00000101 #
1%
#85
0%
#90
b00000110 #
1%
#95
0%
#100
b00000111 #
1%
#105
0%
#110
b00001000 #
1%
#115
0%
#120
b00001001 #
1%
#125
0%
#130
b00001010 #
1%
#135
0%
#140
b00001011 #
1%
#145
0%
#150
b00001100 #
1%
#155
0%
#160
b00001101 #
1%
#165
0%
#170
b00001110 #
1%
#175
0%
#180
b00001111 #
1%
#185
0%
#190
b00010000 #
1%
#195
0%
#200
b00010001 #
1%
#205
0%
#210
b00010010 #
1%
#215
0%
#220
b00010011 #
1%
#225
0%
#230
b00010100 #
1%
#235
0%
#240
b00010101 #
1%
#245
0%
#250
b00010110 #
1%
#255
0%
#260
b00010111 #
1%
#265
0%
#270
b00011000 #
1%
#275
0%
#280
b00011001 #
1%
#285
0%
#290
b00011010 #
1%
#295
0%
#300
b00011011 #
1%
#305
0%
#310
b00011100 #
1%
#315
0%
#320
b00011101 #
1%
#325
0%
#330
b00011110 #
1%
#335
0%
#340
b00011111 #
1%
#345
0%
#350
b00100000 #
1%
#355
0%
#360
b00100001 #
1%
#365
0%
#370
b00100010 #
1%
#375
0%
#380
b00100011 #
1%
#385
0%
#390
b00100100 #
1%
#395
0%
#400
b00100101 #
1%
#405
0%
#410
b00100110 #
1%
#415
0%
#420
b00100111 #
1%
#425
0%
#430
b00101000 #
1%
#435
0%
#440
b00101001 #
1%
#445
0%
#450
b00101010 #
1%
#455
0%
#460
b00101011 #
1%
#465
0%
#470
b00101100 #
1%
#475
0%
#480
b00101101 #
1%
#485
0%
#490
b00101110 #
1%
#495
0%
#499
