# Loading project ADC_Data_Acquisition
# Load canceled
# reading /home/andrey/intelFPGA/18.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project eth_test
# Compile of eth_tse_0_testbench_tb.v was successful.
vsim work.tb
# vsim work.tb 
# Start time: 13:50:22 on Mar 08,2020
# Loading work.tb
# ** Error: (vsim-3033) /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/eth_tse_0_testbench/eth_tse_0_testbench_tb.v(1083): Instantiation of 'eth_tse_0_testbench' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/eth_tse_0_testbench/eth_tse_0_testbench_tb.v
#         Searched libraries:
#             /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/work
# Error loading design
# End time: 13:50:23 on Mar 08,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
ls
# eth_test.mpf
# eth_tse_0_testbench
# models
# work
ls eth_tse_0_testbench
# eth_tse_0_testbench_tb.v
# eth_tse_0_testbench_wave.do
# run_eth_tse_0_testbench_tb.tcl
cd eth_tse_0_testbench
ld
# /usr/bin/ld: no input files
ls
# eth_test.mpf
# eth_tse_0_testbench
# models
# work
cd eth_tse_0_testbench
# reading /home/andrey/intelFPGA/18.1/modelsim_ase/linuxaloem/../modelsim.ini
ls
# eth_tse_0_testbench_tb.v
# eth_tse_0_testbench_wave.do
# run_eth_tse_0_testbench_tb.tcl
do run_eth_tse_0_testbench_tb.tcl
# ../eth_tse_0_testbench_sim
# eth_tse_0_testbench_wave.do
# ../models
# tb
# ** Error: couldn't read file "../eth_tse_0_testbench_sim/mentor/msim_setup.tcl": no such file or directory
# Error in macro ./run_eth_tse_0_testbench_tb.tcl line 24
# couldn't read file "../eth_tse_0_testbench_sim/mentor/msim_setup.tcl": no such file or directory
#     while executing
# "source $QSYS_SIMDIR/mentor/msim_setup.tcl"
cat run_eth_tse_0_testbench_tb.tcl
# (C) 2001-2018 Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions and other 
# software and tools, and its AMPP partner logic functions, and any output 
# files from any of the foregoing (including device programming or simulation 
# files), and any associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License Subscription 
# Agreement, Intel FPGA IP License Agreement, or other applicable 
# license agreement, including, without limitation, that your use is for the 
# sole purpose of programming logic devices manufactured by Intel and sold by 
# Intel or its authorized distributors.  Please refer to the applicable 
# agreement for further details.
# 
# 
# 
# global env;
# 
# RUN_SCRIPT_PARAMETERS
# set QSYS_SIMDIR ../eth_tse_0_testbench_sim
# set dut_wave_do eth_tse_0_testbench_wave.do
# set testbench_model_dir ../models
# 
# set TOP_LEVEL_NAME tb
# 
# source $QSYS_SIMDIR/mentor/msim_setup.tcl
# 
# Alias from msim_setup.tcl
# Compile device library files
# dev_com 
# 
# Compile the design files in correct order
# com
# 
# Compile testbench
# vlog -work work +incdir+$testbench_model_dir $testbench_model_dir/*.v
# vlog -work work *.v
# 
# Elaborate top level design
# elab_debug
# 
# do $dut_wave_do
# 
# Run the simulation
# run -all
# 
ls
# eth_tse_0_testbench_tb.v
# eth_tse_0_testbench_wave.do
# run_eth_tse_0_testbench_tb.tcl
do run_eth_tse_0_testbench_tb.tcl
# ../eth_tse_0_testbench_sim
# eth_tse_0_testbench_wave.do
# ../models
# tb
# ** Error: couldn't read file "../eth_tse_0_testbench_sim/mentor/msim_setup.tcl": no such file or directory
# Error in macro ./run_eth_tse_0_testbench_tb.tcl line 24
# couldn't read file "../eth_tse_0_testbench_sim/mentor/msim_setup.tcl": no such file or directory
#     while executing
# "source $QSYS_SIMDIR/mentor/msim_setup.tcl"
cd ..
# Loading project eth_test
# Compile of eth_tse_0_testbench_tb.v was successful.
vsim work.tb
# vsim work.tb 
# Start time: 14:12:17 on Mar 08,2020
# Loading work.tb
# ** Error: (vsim-3033) /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/eth_tse_0_testbench/eth_tse_0_testbench_tb.v(1083): Instantiation of 'eth_tse_0_testbench' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/eth_tse_0_testbench/eth_tse_0_testbench_tb.v
#         Searched libraries:
#             /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/work
# Error loading design
# End time: 14:12:17 on Mar 08,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.tb -L altera_lnsim_ver
# vsim work.tb -L altera_lnsim_ver 
# Start time: 14:12:54 on Mar 08,2020
# Loading work.tb
# ** Error: (vsim-3033) /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/eth_tse_0_testbench/eth_tse_0_testbench_tb.v(1083): Instantiation of 'eth_tse_0_testbench' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/eth_tse_0_testbench/eth_tse_0_testbench_tb.v
#         Searched libraries:
#             /home/andrey/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/work
# Error loading design
# End time: 14:12:54 on Mar 08,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -L altera_lnsim_ver -L 220model_ver -L altera_mf_ver work.tb
# vsim -L altera_lnsim_ver -L 220model_ver -L altera_mf_ver work.tb 
# Start time: 14:13:45 on Mar 08,2020
# Loading work.tb
# ** Error: (vsim-3033) /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/eth_tse_0_testbench/eth_tse_0_testbench_tb.v(1083): Instantiation of 'eth_tse_0_testbench' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/eth_tse_0_testbench/eth_tse_0_testbench_tb.v
#         Searched libraries:
#             /home/andrey/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/andrey/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             /home/andrey/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/work
# Error loading design
# End time: 14:13:45 on Mar 08,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -L altera_lnsim_ver -L 220model_ver -L altera_mf_ver -L cycloneiv_hssi_ver work.tb
# vsim -L altera_lnsim_ver -L 220model_ver -L altera_mf_ver -L cycloneiv_hssi_ver work.tb 
# Start time: 14:15:43 on Mar 08,2020
# Loading work.tb
# ** Error: (vsim-3033) /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/eth_tse_0_testbench/eth_tse_0_testbench_tb.v(1083): Instantiation of 'eth_tse_0_testbench' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/eth_tse_0_testbench/eth_tse_0_testbench_tb.v
#         Searched libraries:
#             /home/andrey/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             /home/andrey/intelFPGA/18.1/modelsim_ase/altera/verilog/220model
#             /home/andrey/intelFPGA/18.1/modelsim_ase/altera/verilog/altera_mf
#             /home/andrey/intelFPGA/18.1/modelsim_ase/altera/verilog/cycloneiv_hssi
#             /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/work
# Error loading design
# End time: 14:15:43 on Mar 08,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.tb
# vsim work.tb 
# Start time: 14:16:20 on Mar 08,2020
# Loading work.tb
# ** Error: (vsim-3033) /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/eth_tse_0_testbench/eth_tse_0_testbench_tb.v(1083): Instantiation of 'eth_tse_0_testbench' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/eth_tse_0_testbench/eth_tse_0_testbench_tb.v
#         Searched libraries:
#             /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/work
# Error loading design
# End time: 14:16:20 on Mar 08,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -L cyclonev_hssi_ver
# No design specified
vsim -L cyclonev_hssi_ver eth_tse_0_testbench
# vsim -L cyclonev_hssi_ver eth_tse_0_testbench 
# Start time: 14:17:09 on Mar 08,2020
# ** Error: (vsim-3170) Could not find 'eth_tse_0_testbench'.
#         Searched libraries:
#             /home/andrey/intelFPGA/18.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             /home/andrey/FYP/sharedFiles/hdl/Novtech_FPGA_HDL/QSYS/eth_tse_0_testbench/testbench_verilog/work
# Error loading design
# End time: 14:17:09 on Mar 08,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
ls
# eth_test.cr.mti
# eth_test.mpf
# eth_tse_0_testbench
# models
# work
cd eth_tse_0_testbench
# reading /home/andrey/intelFPGA/18.1/modelsim_ase/linuxaloem/../modelsim.ini
ls
# eth_tse_0_testbench_tb.v
# eth_tse_0_testbench_wave.do
# run_eth_tse_0_testbench_tb.tcl
do run_eth_tse_0_testbench_tb.tcl
# ../eth_tse_0_testbench_sim
# eth_tse_0_testbench_wave.do
# ../models
# tb
# ** Error: couldn't read file "../eth_tse_0_testbench_sim/mentor/msim_setup.tcl": no such file or directory
# Error in macro ./run_eth_tse_0_testbench_tb.tcl line 24
# couldn't read file "../eth_tse_0_testbench_sim/mentor/msim_setup.tcl": no such file or directory
#     while executing
# "source $QSYS_SIMDIR/mentor/msim_setup.tcl"
do run_eth_tse_0_testbench_tb.tcl
# ../eth_tse_0_testbench_sim
# eth_tse_0_testbench_wave.do
# ../models
# tb
# ** Error: couldn't read file "../eth_tse_0_testbench_sim/mentor/msim_setup.tcl": no such file or directory
# Error in macro ./run_eth_tse_0_testbench_tb.tcl line 24
# couldn't read file "../eth_tse_0_testbench_sim/mentor/msim_setup.tcl": no such file or directory
#     while executing
# "source $QSYS_SIMDIR/mentor/msim_setup.tcl"
ls 
# eth_tse_0_testbench_tb.v
# eth_tse_0_testbench_wave.do
# run_eth_tse_0_testbench_tb.tcl
cd ..
ls
# eth_test.cr.mti
# eth_test.mpf
# eth_tse_0_testbench
# models
# work
cd models
ls
# ethgen2.v
# ethgen32.v
# ethgen.v
# ethmon2.v
# ethmon_32.v
# ethmon.v
# loopback_adapter_fifo.v
# loopback_adapter.v
# mdio_reg.v
# mdio_slave.v
# nf_phyip_reset_model.v
# timing_adapter_32.v
# timing_adapter_8.v
# timing_adapter_fifo_32.v
# timing_adapter_fifo_8.v
# top_ethgen32.v
# top_ethgen8.v
# top_ethmon32.v
# top_mdio_slave.v
