{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480401304820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480401304835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 12:05:04 2016 " "Processing started: Tue Nov 29 12:05:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480401304835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401304835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP_LEVEL -c TOP_LEVEL " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP_LEVEL -c TOP_LEVEL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401304836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480401307213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480401307214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_back_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WRITE_BACK_STAGE-Struct " "Found design unit 1: WRITE_BACK_STAGE-Struct" {  } { { "WRITE_BACK_STAGE.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/WRITE_BACK_STAGE.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343485 ""} { "Info" "ISGN_ENTITY_NAME" "1 WRITE_BACK_STAGE " "Found entity 1: WRITE_BACK_STAGE" {  } { { "WRITE_BACK_STAGE.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/WRITE_BACK_STAGE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_LEVEL-Struct " "Found design unit 1: TOP_LEVEL-Struct" {  } { { "TOP_LEVEL.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343501 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_LEVEL " "Found entity 1: TOP_LEVEL" {  } { { "TOP_LEVEL.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench_TOP_LEVEL-Behave " "Found design unit 1: Testbench_TOP_LEVEL-Behave" {  } { { "Testbench_TOP_LEVEL.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/Testbench_TOP_LEVEL.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343512 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench_TOP_LEVEL " "Found entity 1: Testbench_TOP_LEVEL" {  } { { "Testbench_TOP_LEVEL.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/Testbench_TOP_LEVEL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_pos_zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file set_pos_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SET_POS_ZERO-Struct " "Found design unit 1: SET_POS_ZERO-Struct" {  } { { "SET_POS_ZERO.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/SET_POS_ZERO.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343527 ""} { "Info" "ISGN_ENTITY_NAME" "1 SET_POS_ZERO " "Found entity 1: SET_POS_ZERO" {  } { { "SET_POS_ZERO.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/SET_POS_ZERO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE9-Struct " "Found design unit 1: SE9-Struct" {  } { { "SE9.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/SE9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343539 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE9 " "Found entity 1: SE9" {  } { { "SE9.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/SE9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE6-Struct " "Found design unit 1: SE6-Struct" {  } { { "SE6.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/SE6.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343554 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE6 " "Found entity 1: SE6" {  } { { "SE6.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/SE6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_read_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_read_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER_READ_STAGE-Struct " "Found design unit 1: REGISTER_READ_STAGE-Struct" {  } { { "REGISTER_READ_STAGE.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/REGISTER_READ_STAGE.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343574 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_READ_STAGE " "Found entity 1: REGISTER_READ_STAGE" {  } { { "REGISTER_READ_STAGE.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/REGISTER_READ_STAGE.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER_FILE-Behave " "Found design unit 1: REGISTER_FILE-Behave" {  } { { "REGISTER_FILE.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/REGISTER_FILE.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343591 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_FILE " "Found entity 1: REGISTER_FILE" {  } { { "REGISTER_FILE.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/REGISTER_FILE.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROGRAM_MEMORY-Behave " "Found design unit 1: PROGRAM_MEMORY-Behave" {  } { { "PROGRAM_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/PROGRAM_MEMORY.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343607 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM_MEMORY " "Found entity 1: PROGRAM_MEMORY" {  } { { "PROGRAM_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/PROGRAM_MEMORY.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priority_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRIORITY_ENCODER-Struct " "Found design unit 1: PRIORITY_ENCODER-Struct" {  } { { "PRIORITY_ENCODER.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/PRIORITY_ENCODER.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343621 ""} { "Info" "ISGN_ENTITY_NAME" "1 PRIORITY_ENCODER " "Found entity 1: PRIORITY_ENCODER" {  } { { "PRIORITY_ENCODER.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/PRIORITY_ENCODER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_16_8-Struct " "Found design unit 1: MUX_16_8-Struct" {  } { { "MUX_16_8.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/MUX_16_8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343632 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_16_8 " "Found entity 1: MUX_16_8" {  } { { "MUX_16_8.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/MUX_16_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_access_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_access_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORY_ACCESS_STAGE-Struct " "Found design unit 1: MEMORY_ACCESS_STAGE-Struct" {  } { { "MEMORY_ACCESS_STAGE.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/MEMORY_ACCESS_STAGE.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343649 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORY_ACCESS_STAGE " "Found entity 1: MEMORY_ACCESS_STAGE" {  } { { "MEMORY_ACCESS_STAGE.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/MEMORY_ACCESS_STAGE.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lh9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lh9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LH9-Struct " "Found design unit 1: LH9-Struct" {  } { { "LH9.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/LH9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343665 ""} { "Info" "ISGN_ENTITY_NAME" "1 LH9 " "Found entity 1: LH9" {  } { { "LH9.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/LH9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_fetch_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_FETCH_STAGE-Struct " "Found design unit 1: INSTRUCTION_FETCH_STAGE-Struct" {  } { { "INSTRUCTION_FETCH_STAGE.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_FETCH_STAGE.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343687 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_FETCH_STAGE " "Found entity 1: INSTRUCTION_FETCH_STAGE" {  } { { "INSTRUCTION_FETCH_STAGE.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_FETCH_STAGE.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decode_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_decode_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_DECODE_STAGE-Struct " "Found design unit 1: INSTRUCTION_DECODE_STAGE-Struct" {  } { { "INSTRUCTION_DECODE_STAGE.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_DECODE_STAGE.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343703 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_DECODE_STAGE " "Found entity 1: INSTRUCTION_DECODE_STAGE" {  } { { "INSTRUCTION_DECODE_STAGE.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_DECODE_STAGE.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "general_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file general_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 General_Components " "Found design unit 1: General_Components" {  } { { "General_Components.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/General_Components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FULL_ADDER-Struct " "Found design unit 1: FULL_ADDER-Struct" {  } { { "FULL_ADDER.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/FULL_ADDER.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343729 ""} { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "FULL_ADDER.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/FULL_ADDER.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execution_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execution_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXECUTION_STAGE-Struct " "Found design unit 1: EXECUTION_STAGE-Struct" {  } { { "EXECUTION_STAGE.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/EXECUTION_STAGE.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343741 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXECUTION_STAGE " "Found entity 1: EXECUTION_STAGE" {  } { { "EXECUTION_STAGE.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/EXECUTION_STAGE.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_register_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_register_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_REGISTER_16-Behave " "Found design unit 1: DATA_REGISTER_16-Behave" {  } { { "DATA_REGISTER_16.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_REGISTER_16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343754 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_REGISTER_16 " "Found entity 1: DATA_REGISTER_16" {  } { { "DATA_REGISTER_16.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_REGISTER_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_REGISTER-Behave " "Found design unit 1: DATA_REGISTER-Behave" {  } { { "DATA_REGISTER.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_REGISTER.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343769 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_REGISTER " "Found entity 1: DATA_REGISTER" {  } { { "DATA_REGISTER.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_REGISTER.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATA_MEMORY-Behave " "Found design unit 1: DATA_MEMORY-Behave" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343783 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEMORY " "Found entity 1: DATA_MEMORY" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file alu_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Components " "Found design unit 1: ALU_Components" {  } { { "ALU_Components.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/ALU_Components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "ALU.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/ALU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343818 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER_16-Struct " "Found design unit 1: ADDER_16-Struct" {  } { { "ADDER_16.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/ADDER_16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343830 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER_16 " "Found entity 1: ADDER_16" {  } { { "ADDER_16.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/ADDER_16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401343830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401343830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_LEVEL " "Elaborating entity \"TOP_LEVEL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480401344298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_FETCH_STAGE INSTRUCTION_FETCH_STAGE:IF_Stage " "Elaborating entity \"INSTRUCTION_FETCH_STAGE\" for hierarchy \"INSTRUCTION_FETCH_STAGE:IF_Stage\"" {  } { { "TOP_LEVEL.vhd" "IF_Stage" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401344603 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "T1 INSTRUCTION_FETCH_STAGE.vhd(41) " "Verilog HDL or VHDL warning at INSTRUCTION_FETCH_STAGE.vhd(41): object \"T1\" assigned a value but never read" {  } { { "INSTRUCTION_FETCH_STAGE.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_FETCH_STAGE.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480401344608 "|TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER_16 INSTRUCTION_FETCH_STAGE:IF_Stage\|ADDER_16:ADDER1 " "Elaborating entity \"ADDER_16\" for hierarchy \"INSTRUCTION_FETCH_STAGE:IF_Stage\|ADDER_16:ADDER1\"" {  } { { "INSTRUCTION_FETCH_STAGE.vhd" "ADDER1" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_FETCH_STAGE.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401344691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER INSTRUCTION_FETCH_STAGE:IF_Stage\|ADDER_16:ADDER1\|FULL_ADDER:FA1 " "Elaborating entity \"FULL_ADDER\" for hierarchy \"INSTRUCTION_FETCH_STAGE:IF_Stage\|ADDER_16:ADDER1\|FULL_ADDER:FA1\"" {  } { { "ADDER_16.vhd" "FA1" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/ADDER_16.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401344752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM_MEMORY INSTRUCTION_FETCH_STAGE:IF_Stage\|PROGRAM_MEMORY:PROGRAM_MEM " "Elaborating entity \"PROGRAM_MEMORY\" for hierarchy \"INSTRUCTION_FETCH_STAGE:IF_Stage\|PROGRAM_MEMORY:PROGRAM_MEM\"" {  } { { "INSTRUCTION_FETCH_STAGE.vhd" "PROGRAM_MEM" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_FETCH_STAGE.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401344839 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_16X128 PROGRAM_MEMORY.vhd(73) " "VHDL Process Statement warning at PROGRAM_MEMORY.vhd(73): signal \"MEM_16X128\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROGRAM_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/PROGRAM_MEMORY.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480401344873 "|TOP_LEVEL|INSTRUCTION_FETCH_STAGE:IF_Stage|PROGRAM_MEMORY:PROGRAM_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_REGISTER INSTRUCTION_FETCH_STAGE:IF_Stage\|DATA_REGISTER:PC " "Elaborating entity \"DATA_REGISTER\" for hierarchy \"INSTRUCTION_FETCH_STAGE:IF_Stage\|DATA_REGISTER:PC\"" {  } { { "INSTRUCTION_FETCH_STAGE.vhd" "PC" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_FETCH_STAGE.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401344915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_REGISTER_16 DATA_REGISTER_16:IF_ID_1 " "Elaborating entity \"DATA_REGISTER_16\" for hierarchy \"DATA_REGISTER_16:IF_ID_1\"" {  } { { "TOP_LEVEL.vhd" "IF_ID_1" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401344988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_DECODE_STAGE INSTRUCTION_DECODE_STAGE:ID_Stage " "Elaborating entity \"INSTRUCTION_DECODE_STAGE\" for hierarchy \"INSTRUCTION_DECODE_STAGE:ID_Stage\"" {  } { { "TOP_LEVEL.vhd" "ID_Stage" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401345055 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout INSTRUCTION_DECODE_STAGE.vhd(29) " "Verilog HDL or VHDL warning at INSTRUCTION_DECODE_STAGE.vhd(29): object \"Cout\" assigned a value but never read" {  } { { "INSTRUCTION_DECODE_STAGE.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_DECODE_STAGE.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480401345059 "|TOP_LEVEL|INSTRUCTION_DECODE_STAGE:ID_Stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE6 INSTRUCTION_DECODE_STAGE:ID_Stage\|SE6:SIGN_EXTENDER_6 " "Elaborating entity \"SE6\" for hierarchy \"INSTRUCTION_DECODE_STAGE:ID_Stage\|SE6:SIGN_EXTENDER_6\"" {  } { { "INSTRUCTION_DECODE_STAGE.vhd" "SIGN_EXTENDER_6" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_DECODE_STAGE.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401345260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE9 INSTRUCTION_DECODE_STAGE:ID_Stage\|SE9:SIGN_EXTENDER_9 " "Elaborating entity \"SE9\" for hierarchy \"INSTRUCTION_DECODE_STAGE:ID_Stage\|SE9:SIGN_EXTENDER_9\"" {  } { { "INSTRUCTION_DECODE_STAGE.vhd" "SIGN_EXTENDER_9" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_DECODE_STAGE.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401345383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LH9 INSTRUCTION_DECODE_STAGE:ID_Stage\|LH9:LHI_EXTENDER_9 " "Elaborating entity \"LH9\" for hierarchy \"INSTRUCTION_DECODE_STAGE:ID_Stage\|LH9:LHI_EXTENDER_9\"" {  } { { "INSTRUCTION_DECODE_STAGE.vhd" "LHI_EXTENDER_9" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_DECODE_STAGE.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401345454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRIORITY_ENCODER INSTRUCTION_DECODE_STAGE:ID_Stage\|PRIORITY_ENCODER:PRI_EN " "Elaborating entity \"PRIORITY_ENCODER\" for hierarchy \"INSTRUCTION_DECODE_STAGE:ID_Stage\|PRIORITY_ENCODER:PRI_EN\"" {  } { { "INSTRUCTION_DECODE_STAGE.vhd" "PRI_EN" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_DECODE_STAGE.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401345607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SET_POS_ZERO INSTRUCTION_DECODE_STAGE:ID_Stage\|SET_POS_ZERO:SPZ " "Elaborating entity \"SET_POS_ZERO\" for hierarchy \"INSTRUCTION_DECODE_STAGE:ID_Stage\|SET_POS_ZERO:SPZ\"" {  } { { "INSTRUCTION_DECODE_STAGE.vhd" "SPZ" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/INSTRUCTION_DECODE_STAGE.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401345696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_REGISTER DATA_REGISTER:ID_RR_2 " "Elaborating entity \"DATA_REGISTER\" for hierarchy \"DATA_REGISTER:ID_RR_2\"" {  } { { "TOP_LEVEL.vhd" "ID_RR_2" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401345858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_REGISTER DATA_REGISTER:ID_RR_6 " "Elaborating entity \"DATA_REGISTER\" for hierarchy \"DATA_REGISTER:ID_RR_6\"" {  } { { "TOP_LEVEL.vhd" "ID_RR_6" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401345910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_READ_STAGE REGISTER_READ_STAGE:RR_Stage " "Elaborating entity \"REGISTER_READ_STAGE\" for hierarchy \"REGISTER_READ_STAGE:RR_Stage\"" {  } { { "TOP_LEVEL.vhd" "RR_Stage" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401345958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_FILE REGISTER_READ_STAGE:RR_Stage\|REGISTER_FILE:REG_FILE " "Elaborating entity \"REGISTER_FILE\" for hierarchy \"REGISTER_READ_STAGE:RR_Stage\|REGISTER_FILE:REG_FILE\"" {  } { { "REGISTER_READ_STAGE.vhd" "REG_FILE" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/REGISTER_READ_STAGE.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401346115 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "GND REGISTER_FILE.vhd(26) " "VHDL Signal Declaration warning at REGISTER_FILE.vhd(26): used explicit default value for signal \"GND\" because signal was never assigned a value" {  } { { "REGISTER_FILE.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/REGISTER_FILE.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1480401346121 "|TOP_LEVEL|REGISTER_READ_STAGE:RR_Stage|REGISTER_FILE:REG_FILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_16_8 REGISTER_READ_STAGE:RR_Stage\|REGISTER_FILE:REG_FILE\|MUX_16_8:M1 " "Elaborating entity \"MUX_16_8\" for hierarchy \"REGISTER_READ_STAGE:RR_Stage\|REGISTER_FILE:REG_FILE\|MUX_16_8:M1\"" {  } { { "REGISTER_FILE.vhd" "M1" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/REGISTER_FILE.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401346252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXECUTION_STAGE EXECUTION_STAGE:EX_Stage " "Elaborating entity \"EXECUTION_STAGE\" for hierarchy \"EXECUTION_STAGE:EX_Stage\"" {  } { { "TOP_LEVEL.vhd" "EX_Stage" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401346310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXECUTION_STAGE:EX_Stage\|ALU:ALU_1 " "Elaborating entity \"ALU\" for hierarchy \"EXECUTION_STAGE:EX_Stage\|ALU:ALU_1\"" {  } { { "EXECUTION_STAGE.vhd" "ALU_1" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/EXECUTION_STAGE.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401346348 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "GND ALU.vhd(27) " "VHDL Signal Declaration warning at ALU.vhd(27): used explicit default value for signal \"GND\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/ALU.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1480401346349 "|TOP_LEVEL|EXECUTION_STAGE:EX_Stage|ALU:ALU_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_REGISTER DATA_REGISTER:EX_MA_2 " "Elaborating entity \"DATA_REGISTER\" for hierarchy \"DATA_REGISTER:EX_MA_2\"" {  } { { "TOP_LEVEL.vhd" "EX_MA_2" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401346414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_REGISTER DATA_REGISTER:EX_MA_4 " "Elaborating entity \"DATA_REGISTER\" for hierarchy \"DATA_REGISTER:EX_MA_4\"" {  } { { "TOP_LEVEL.vhd" "EX_MA_4" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401346443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORY_ACCESS_STAGE MEMORY_ACCESS_STAGE:MA_Stage " "Elaborating entity \"MEMORY_ACCESS_STAGE\" for hierarchy \"MEMORY_ACCESS_STAGE:MA_Stage\"" {  } { { "TOP_LEVEL.vhd" "MA_Stage" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401346467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_MEMORY MEMORY_ACCESS_STAGE:MA_Stage\|DATA_MEMORY:DATA_MEM " "Elaborating entity \"DATA_MEMORY\" for hierarchy \"MEMORY_ACCESS_STAGE:MA_Stage\|DATA_MEMORY:DATA_MEM\"" {  } { { "MEMORY_ACCESS_STAGE.vhd" "DATA_MEM" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/MEMORY_ACCESS_STAGE.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401346509 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEM_16X128 DATA_MEMORY.vhd(38) " "VHDL Process Statement warning at DATA_MEMORY.vhd(38): signal \"MEM_16X128\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480401346523 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dout DATA_MEMORY.vhd(33) " "VHDL Process Statement warning at DATA_MEMORY.vhd(33): inferring latch(es) for signal or variable \"Dout\", which holds its previous value in one or more paths through the process" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480401346526 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[0\] DATA_MEMORY.vhd(33) " "Inferred latch for \"Dout\[0\]\" at DATA_MEMORY.vhd(33)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401347091 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[1\] DATA_MEMORY.vhd(33) " "Inferred latch for \"Dout\[1\]\" at DATA_MEMORY.vhd(33)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401347091 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[2\] DATA_MEMORY.vhd(33) " "Inferred latch for \"Dout\[2\]\" at DATA_MEMORY.vhd(33)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401347092 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[3\] DATA_MEMORY.vhd(33) " "Inferred latch for \"Dout\[3\]\" at DATA_MEMORY.vhd(33)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401347092 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[4\] DATA_MEMORY.vhd(33) " "Inferred latch for \"Dout\[4\]\" at DATA_MEMORY.vhd(33)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401347093 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[5\] DATA_MEMORY.vhd(33) " "Inferred latch for \"Dout\[5\]\" at DATA_MEMORY.vhd(33)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401347094 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[6\] DATA_MEMORY.vhd(33) " "Inferred latch for \"Dout\[6\]\" at DATA_MEMORY.vhd(33)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401347094 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[7\] DATA_MEMORY.vhd(33) " "Inferred latch for \"Dout\[7\]\" at DATA_MEMORY.vhd(33)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401347095 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[8\] DATA_MEMORY.vhd(33) " "Inferred latch for \"Dout\[8\]\" at DATA_MEMORY.vhd(33)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401347095 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[9\] DATA_MEMORY.vhd(33) " "Inferred latch for \"Dout\[9\]\" at DATA_MEMORY.vhd(33)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401347096 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[10\] DATA_MEMORY.vhd(33) " "Inferred latch for \"Dout\[10\]\" at DATA_MEMORY.vhd(33)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401347097 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[11\] DATA_MEMORY.vhd(33) " "Inferred latch for \"Dout\[11\]\" at DATA_MEMORY.vhd(33)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401347098 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[12\] DATA_MEMORY.vhd(33) " "Inferred latch for \"Dout\[12\]\" at DATA_MEMORY.vhd(33)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401347099 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[13\] DATA_MEMORY.vhd(33) " "Inferred latch for \"Dout\[13\]\" at DATA_MEMORY.vhd(33)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401347101 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[14\] DATA_MEMORY.vhd(33) " "Inferred latch for \"Dout\[14\]\" at DATA_MEMORY.vhd(33)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401347102 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dout\[15\] DATA_MEMORY.vhd(33) " "Inferred latch for \"Dout\[15\]\" at DATA_MEMORY.vhd(33)" {  } { { "DATA_MEMORY.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/DATA_MEMORY.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401347102 "|TOP_LEVEL|MEMORY_ACCESS_STAGE:MA_Stage|DATA_MEMORY:DATA_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_REGISTER DATA_REGISTER:MA_WB_2 " "Elaborating entity \"DATA_REGISTER\" for hierarchy \"DATA_REGISTER:MA_WB_2\"" {  } { { "TOP_LEVEL.vhd" "MA_WB_2" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401347723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WRITE_BACK_STAGE WRITE_BACK_STAGE:WB_Stage " "Elaborating entity \"WRITE_BACK_STAGE\" for hierarchy \"WRITE_BACK_STAGE:WB_Stage\"" {  } { { "TOP_LEVEL.vhd" "WB_Stage" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/TOP_LEVEL.vhd" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401347745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q124 " "Found entity 1: altsyncram_q124" {  } { { "db/altsyncram_q124.tdf" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/altsyncram_q124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401353754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401353754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0tc " "Found entity 1: mux_0tc" {  } { { "db/mux_0tc.tdf" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/mux_0tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401354362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401354362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401354604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401354604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6ii " "Found entity 1: cntr_6ii" {  } { { "db/cntr_6ii.tdf" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cntr_6ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401354949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401354949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cmpr_tgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401355088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401355088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h6j " "Found entity 1: cntr_h6j" {  } { { "db/cntr_h6j.tdf" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cntr_h6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401355317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401355317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cntr_jgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401355736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401355736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401355968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401355968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401356124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401356124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401356298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401356298 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401357720 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1480401358065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.11.29.12:06:10 Progress: Loading slde81458d1/alt_sld_fab_wrapper_hw.tcl " "2016.11.29.12:06:10 Progress: Loading slde81458d1/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401370503 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401377032 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401377407 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401380879 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401381123 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401381388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401381686 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401381755 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401381757 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1480401382599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde81458d1/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde81458d1/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde81458d1/alt_sld_fab.v" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401384038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401384038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401384477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401384477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401384490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401384490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401384799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401384799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401385215 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401385215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401385215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/abhishek konale/Desktop/IITB_RISC_PIPELINE/db/ip/slde81458d1/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480401385592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401385592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401408853 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 271 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 271 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1480401435363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480401435853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480401435853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7478 " "Implemented 7478 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480401437580 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480401437580 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7336 " "Implemented 7336 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480401437580 ""} { "Info" "ICUT_CUT_TM_RAMS" "119 " "Implemented 119 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1480401437580 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480401437580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "930 " "Peak virtual memory: 930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480401437727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 12:07:17 2016 " "Processing ended: Tue Nov 29 12:07:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480401437727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:13 " "Elapsed time: 00:02:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480401437727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:15 " "Total CPU time (on all processors): 00:03:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480401437727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480401437727 ""}
