{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 13 10:44:42 2015 " "Info: Processing started: Wed May 13 10:44:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0 -c DE0 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0 -c DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COMPARATOR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file COMPARATOR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COMPARATOR-STRUCTURE " "Info: Found design unit 1: COMPARATOR-STRUCTURE" {  } { { "COMPARATOR.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/COMPARATOR.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COMPARATOR " "Info: Found entity 1: COMPARATOR" {  } { { "COMPARATOR.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/COMPARATOR.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADDER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ADDER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER-STRUCTURE " "Info: Found design unit 1: ADDER-STRUCTURE" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Info: Found entity 1: ADDER" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLK_SOURCE.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CLK_SOURCE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_SOURCE-STRUCTURE " "Info: Found design unit 1: CLK_SOURCE-STRUCTURE" {  } { { "CLK_SOURCE.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CLK_SOURCE.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CLK_SOURCE " "Info: Found entity 1: CLK_SOURCE" {  } { { "CLK_SOURCE.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CLK_SOURCE.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CONTROLLER_FSM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CONTROLLER_FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROLLER_FSM-STRUCTURE " "Info: Found design unit 1: CONTROLLER_FSM-STRUCTURE" {  } { { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CONTROLLER_FSM " "Info: Found entity 1: CONTROLLER_FSM" {  } { { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTER_BANK.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file REGISTER_BANK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTER_BANK-STRUCTURE " "Info: Found design unit 1: REGISTER_BANK-STRUCTURE" {  } { { "REGISTER_BANK.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/REGISTER_BANK.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_BANK " "Info: Found entity 1: REGISTER_BANK" {  } { { "REGISTER_BANK.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/REGISTER_BANK.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BYTE_REGISTER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file BYTE_REGISTER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BYTE_REGISTER-STRUCTURE " "Info: Found design unit 1: BYTE_REGISTER-STRUCTURE" {  } { { "BYTE_REGISTER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/BYTE_REGISTER.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BYTE_REGISTER " "Info: Found entity 1: BYTE_REGISTER" {  } { { "BYTE_REGISTER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/BYTE_REGISTER.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D_FLIPFLOP.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file D_FLIPFLOP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FLIPFLOP-STRUCTURE " "Info: Found design unit 1: D_FLIPFLOP-STRUCTURE" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_FLIPFLOP " "Info: Found entity 1: D_FLIPFLOP" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7SEG_DISPLAY.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file 7SEG_DISPLAY.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEG_DISPLAY-STRUCTURE " "Info: Found design unit 1: SEG_DISPLAY-STRUCTURE" {  } { { "7SEG_DISPLAY.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/7SEG_DISPLAY.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SEG_DISPLAY " "Info: Found entity 1: SEG_DISPLAY" {  } { { "7SEG_DISPLAY.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/7SEG_DISPLAY.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DE0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0-structure " "Info: Found design unit 1: DE0-structure" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 95 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DE0 " "Info: Found entity 1: DE0" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INSTRUCTION_READER.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file INSTRUCTION_READER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_READER-STRUCTURE " "Info: Found design unit 1: INSTRUCTION_READER-STRUCTURE" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_READER " "Info: Found entity 1: INSTRUCTION_READER" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0 " "Info: Elaborating entity \"DE0\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_READER INSTRUCTION_READER:instr0 " "Info: Elaborating entity \"INSTRUCTION_READER\" for hierarchy \"INSTRUCTION_READER:instr0\"" {  } { { "DE0.vhd" "instr0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 299 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_INSTR_NUMBER INSTRUCTION_READER.vhd(114) " "Warning (10631): VHDL Process Statement warning at INSTRUCTION_READER.vhd(114): inferring latch(es) for signal or variable \"NEXT_INSTR_NUMBER\", which holds its previous value in one or more paths through the process" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 114 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_BANK REGISTER_BANK:bank0 " "Info: Elaborating entity \"REGISTER_BANK\" for hierarchy \"REGISTER_BANK:bank0\"" {  } { { "DE0.vhd" "bank0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 306 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BYTE_REGISTER REGISTER_BANK:bank0\|BYTE_REGISTER:reg0 " "Info: Elaborating entity \"BYTE_REGISTER\" for hierarchy \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg0\"" {  } { { "REGISTER_BANK.vhd" "reg0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/REGISTER_BANK.vhd" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FLIPFLOP REGISTER_BANK:bank0\|BYTE_REGISTER:reg0\|D_FLIPFLOP:flipflop0 " "Info: Elaborating entity \"D_FLIPFLOP\" for hierarchy \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg0\|D_FLIPFLOP:flipflop0\"" {  } { { "BYTE_REGISTER.vhd" "flipflop0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/BYTE_REGISTER.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG_DISPLAY SEG_DISPLAY:disp0 " "Info: Elaborating entity \"SEG_DISPLAY\" for hierarchy \"SEG_DISPLAY:disp0\"" {  } { { "DE0.vhd" "disp0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 310 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROLLER_FSM CONTROLLER_FSM:contr0 " "Info: Elaborating entity \"CONTROLLER_FSM\" for hierarchy \"CONTROLLER_FSM:contr0\"" {  } { { "DE0.vhd" "contr0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 315 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:arith0 " "Info: Elaborating entity \"ADDER\" for hierarchy \"ADDER:arith0\"" {  } { { "DE0.vhd" "arith0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 327 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARATOR COMPARATOR:comp0 " "Info: Elaborating entity \"COMPARATOR\" for hierarchy \"COMPARATOR:comp0\"" {  } { { "DE0.vhd" "comp0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 331 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_SOURCE CLK_SOURCE:clk0 " "Info: Elaborating entity \"CLK_SOURCE\" for hierarchy \"CLK_SOURCE:clk0\"" {  } { { "DE0.vhd" "clk0" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 335 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 1 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FL_DQ15_AM1 " "Warning: Inserted always-enabled tri-state buffer between \"FL_DQ15_AM1\" and its non-tri-state driver." {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 30 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 1 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning: The following bidir pins have no drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX0_DP " "Warning: Bidir \"HEX0_DP\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 56 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX1_DP " "Warning: Bidir \"HEX1_DP\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 57 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX2_DP " "Warning: Bidir \"HEX2_DP\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 58 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX3_DP " "Warning: Bidir \"HEX3_DP\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 59 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[31\] " "Warning: Bidir \"GPIO0_D\[31\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[30\] " "Warning: Bidir \"GPIO0_D\[30\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[29\] " "Warning: Bidir \"GPIO0_D\[29\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[28\] " "Warning: Bidir \"GPIO0_D\[28\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[27\] " "Warning: Bidir \"GPIO0_D\[27\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[26\] " "Warning: Bidir \"GPIO0_D\[26\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[25\] " "Warning: Bidir \"GPIO0_D\[25\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[24\] " "Warning: Bidir \"GPIO0_D\[24\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[23\] " "Warning: Bidir \"GPIO0_D\[23\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[22\] " "Warning: Bidir \"GPIO0_D\[22\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[21\] " "Warning: Bidir \"GPIO0_D\[21\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[20\] " "Warning: Bidir \"GPIO0_D\[20\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[19\] " "Warning: Bidir \"GPIO0_D\[19\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[18\] " "Warning: Bidir \"GPIO0_D\[18\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[17\] " "Warning: Bidir \"GPIO0_D\[17\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[16\] " "Warning: Bidir \"GPIO0_D\[16\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[15\] " "Warning: Bidir \"GPIO0_D\[15\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[14\] " "Warning: Bidir \"GPIO0_D\[14\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[13\] " "Warning: Bidir \"GPIO0_D\[13\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[12\] " "Warning: Bidir \"GPIO0_D\[12\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[11\] " "Warning: Bidir \"GPIO0_D\[11\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[10\] " "Warning: Bidir \"GPIO0_D\[10\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[9\] " "Warning: Bidir \"GPIO0_D\[9\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[8\] " "Warning: Bidir \"GPIO0_D\[8\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[7\] " "Warning: Bidir \"GPIO0_D\[7\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[6\] " "Warning: Bidir \"GPIO0_D\[6\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[5\] " "Warning: Bidir \"GPIO0_D\[5\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[4\] " "Warning: Bidir \"GPIO0_D\[4\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[3\] " "Warning: Bidir \"GPIO0_D\[3\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[2\] " "Warning: Bidir \"GPIO0_D\[2\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[1\] " "Warning: Bidir \"GPIO0_D\[1\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0_D\[0\] " "Warning: Bidir \"GPIO0_D\[0\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_RY " "Warning: Bidir \"FL_RY\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 27 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_WP_N " "Warning: Bidir \"FL_WP_N\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 29 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Warning: Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Warning: Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Warning: Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Warning: Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Warning: Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Warning: Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Warning: Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Warning: Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[8\] " "Warning: Bidir \"FL_DQ\[8\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[9\] " "Warning: Bidir \"FL_DQ\[9\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[10\] " "Warning: Bidir \"FL_DQ\[10\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[11\] " "Warning: Bidir \"FL_DQ\[11\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[12\] " "Warning: Bidir \"FL_DQ\[12\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[13\] " "Warning: Bidir \"FL_DQ\[13\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[14\] " "Warning: Bidir \"FL_DQ\[14\]\" has no driver" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } }  } 0 0 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 0 "The following bidir pins have no drivers" 1 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "Warning: The following tri-state nodes are fed by constants" { { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "FL_BYTE_N GND pin " "Warning: The pin \"FL_BYTE_N\" is fed by GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 23 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "FL_RST_N VCC pin " "Warning: The pin \"FL_RST_N\" is fed by VCC" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 26 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "FL_WE_N VCC pin " "Warning: The pin \"FL_WE_N\" is fed by VCC" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 28 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following tri-state nodes are fed by constants" 1 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SEG_DISPLAY:disp0\|D_FLIPFLOP:ff0\|Q SEG_DISPLAY:disp0\|HEX0_D " "Warning: Converted the fan-out from the tri-state buffer \"SEG_DISPLAY:disp0\|D_FLIPFLOP:ff0\|Q\" to the node \"SEG_DISPLAY:disp0\|HEX0_D\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BYTE_REGISTER:specreg0\|D_FLIPFLOP:flipflop3\|Q REG_RE_ADDR\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"BYTE_REGISTER:specreg0\|D_FLIPFLOP:flipflop3\|Q\" to the node \"REG_RE_ADDR\[3\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BYTE_REGISTER:specreg0\|D_FLIPFLOP:flipflop2\|Q REG_RE_ADDR\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"BYTE_REGISTER:specreg0\|D_FLIPFLOP:flipflop2\|Q\" to the node \"REG_RE_ADDR\[2\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BYTE_REGISTER:specreg0\|D_FLIPFLOP:flipflop1\|Q REG_RE_ADDR\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"BYTE_REGISTER:specreg0\|D_FLIPFLOP:flipflop1\|Q\" to the node \"REG_RE_ADDR\[1\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "BYTE_REGISTER:specreg0\|D_FLIPFLOP:flipflop0\|Q REG_RE_ADDR\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"BYTE_REGISTER:specreg0\|D_FLIPFLOP:flipflop0\|Q\" to the node \"REG_RE_ADDR\[0\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 1 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "COMPARATOR:comp0\|DATA\[0\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"COMPARATOR:comp0\|DATA\[0\]\" to the node \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\]\" into an OR gate" {  } { { "COMPARATOR.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/COMPARATOR.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ADDER:arith0\|DATA\[1\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"ADDER:arith0\|DATA\[1\]\" to the node \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\]\" into an OR gate" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ADDER:arith0\|DATA\[2\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"ADDER:arith0\|DATA\[2\]\" to the node \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\]\" into an OR gate" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ADDER:arith0\|DATA\[3\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"ADDER:arith0\|DATA\[3\]\" to the node \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\]\" into an OR gate" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ADDER:arith0\|DATA\[4\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"ADDER:arith0\|DATA\[4\]\" to the node \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\]\" into an OR gate" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ADDER:arith0\|DATA\[5\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"ADDER:arith0\|DATA\[5\]\" to the node \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\]\" into an OR gate" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ADDER:arith0\|DATA\[6\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"ADDER:arith0\|DATA\[6\]\" to the node \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\]\" into an OR gate" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "ADDER:arith0\|DATA\[7\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"ADDER:arith0\|DATA\[7\]\" to the node \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\]\" into an OR gate" {  } { { "ADDER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/ADDER.vhd" 16 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop0\|Q REGISTER_BANK:bank0\|D_INT\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop0\|Q\" to the node \"REGISTER_BANK:bank0\|D_INT\[0\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop1\|Q REGISTER_BANK:bank0\|D_INT\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop1\|Q\" to the node \"REGISTER_BANK:bank0\|D_INT\[1\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop2\|Q REGISTER_BANK:bank0\|D_INT\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop2\|Q\" to the node \"REGISTER_BANK:bank0\|D_INT\[2\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop3\|Q REGISTER_BANK:bank0\|D_INT\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop3\|Q\" to the node \"REGISTER_BANK:bank0\|D_INT\[3\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop4\|Q REGISTER_BANK:bank0\|D_INT\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop4\|Q\" to the node \"REGISTER_BANK:bank0\|D_INT\[4\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop5\|Q REGISTER_BANK:bank0\|D_INT\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop5\|Q\" to the node \"REGISTER_BANK:bank0\|D_INT\[5\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop6\|Q REGISTER_BANK:bank0\|D_INT\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop6\|Q\" to the node \"REGISTER_BANK:bank0\|D_INT\[6\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop7\|Q REGISTER_BANK:bank0\|D_INT\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop7\|Q\" to the node \"REGISTER_BANK:bank0\|D_INT\[7\]\" into an OR gate" {  } { { "D_FLIPFLOP.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/D_FLIPFLOP.vhd" 17 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 1 0 "" 0 -1}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "FL_DQ15_AM1 " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"FL_DQ15_AM1\" is moved to its source" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 30 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "7SEG_DISPLAY.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/7SEG_DISPLAY.vhd" 44 -1 0 } } { "7SEG_DISPLAY.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/7SEG_DISPLAY.vhd" 45 -1 0 } } { "7SEG_DISPLAY.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/7SEG_DISPLAY.vhd" 46 -1 0 } } { "7SEG_DISPLAY.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/7SEG_DISPLAY.vhd" 47 -1 0 } } { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 80 -1 0 } } { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 23 -1 0 } } { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 31 -1 0 } } { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 29 -1 0 } } { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 28 -1 0 } } { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 30 -1 0 } } { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 18 -1 0 } } { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 17 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\]~_emulated INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\]~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\]\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\]~_emulated\" and latch \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\]~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\]~_emulated INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\]~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\]\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\]~_emulated\" and latch \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\]~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\]~_emulated INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\]~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\]\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\]~_emulated\" and latch \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\]~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\]~_emulated INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\]~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\]\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\]~_emulated\" and latch \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\]~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\]~_emulated INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\]~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\]\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\]~_emulated\" and latch \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\]~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\]~_emulated INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\]~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\]\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\]~_emulated\" and latch \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\]~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\]~_emulated INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\]~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\]\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\]~_emulated\" and latch \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\]~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\] INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\]~_emulated INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\]~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\]\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\]~_emulated\" and latch \"INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\]~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "INSTRUCTION_READER:instr0\|DO_NORMAL_RESET INSTRUCTION_READER:instr0\|DO_NORMAL_RESET~_emulated INSTRUCTION_READER:instr0\|DO_NORMAL_RESET~latch " "Warning (13310): Register \"INSTRUCTION_READER:instr0\|DO_NORMAL_RESET\" is converted into an equivalent circuit using register \"INSTRUCTION_READER:instr0\|DO_NORMAL_RESET~_emulated\" and latch \"INSTRUCTION_READER:instr0\|DO_NORMAL_RESET~latch\"" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 118 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 1 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "FL_RST_N~synth " "Warning: Node \"FL_RST_N~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "FL_WE_N~synth " "Warning: Node \"FL_WE_N~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 28 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "FL_DQ15_AM1~synth " "Warning: Node \"FL_DQ15_AM1~synth\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 1 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Warning (13410): Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Warning (13410): Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Warning (13410): Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Warning (13410): Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Warning (13410): Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[13\] VCC " "Warning (13410): Pin \"FL_ADDR\[13\]\" is stuck at VCC" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Warning (13410): Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Warning (13410): Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Warning (13410): Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Warning (13410): Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Warning (13410): Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Warning (13410): Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Warning (13410): Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Warning (13410): Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 1 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "INSTRUCTION_READER:instr0\|CURR_STATE\[1\] Low " "Critical Warning: Register INSTRUCTION_READER:instr0\|CURR_STATE\[1\] will power up to Low" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 80 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "INSTRUCTION_READER:instr0\|CURR_STATE\[2\] Low " "Critical Warning: Register INSTRUCTION_READER:instr0\|CURR_STATE\[2\] will power up to Low" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 80 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "INSTRUCTION_READER:instr0\|CURR_STATE\[0\] High " "Critical Warning: Register INSTRUCTION_READER:instr0\|CURR_STATE\[0\] will power up to High" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 80 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 1 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 10 " "Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.rst " "Info: Register \"CONTROLLER_FSM:contr0\|cs.rst\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.wr1 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.wr1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.cp1 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.cp1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.d01 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.d01\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.d11 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.d11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.ad4 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.ad4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.eq4 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.eq4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.ju1 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.ju1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.cj2 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.cj2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CONTROLLER_FSM:contr0\|cs.no1 " "Info: Register \"CONTROLLER_FSM:contr0\|cs.no1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_Default " "Warning: Ignored assignments for entity \"DE0_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 1 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.map.smsg " "Info: Generated suppressed messages file F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "131 " "Warning: Design contains 131 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "Warning (15610): No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "Warning (15610): No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_KBCLK " "Warning (15610): No output dependent on input pin \"PS2_KBCLK\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_KBDAT " "Warning (15610): No output dependent on input pin \"PS2_KBDAT\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_MSCLK " "Warning (15610): No output dependent on input pin \"PS2_MSCLK\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 34 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_MSDAT " "Warning (15610): No output dependent on input pin \"PS2_MSDAT\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 35 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "Warning (15610): No output dependent on input pin \"UART_RXD\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 37 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_TXD " "Warning (15610): No output dependent on input pin \"UART_TXD\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 38 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RTS " "Warning (15610): No output dependent on input pin \"UART_RTS\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "Warning (15610): No output dependent on input pin \"UART_CTS\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 40 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_CLK " "Warning (15610): No output dependent on input pin \"SD_CLK\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 42 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_CMD " "Warning (15610): No output dependent on input pin \"SD_CMD\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 43 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT0 " "Warning (15610): No output dependent on input pin \"SD_DAT0\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 44 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_DAT3 " "Warning (15610): No output dependent on input pin \"SD_DAT3\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 45 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "Warning (15610): No output dependent on input pin \"SD_WP_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 46 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_RW " "Warning (15610): No output dependent on input pin \"LCD_RW\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 48 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_RS " "Warning (15610): No output dependent on input pin \"LCD_RS\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 49 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_EN " "Warning (15610): No output dependent on input pin \"LCD_EN\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 50 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_BLON " "Warning (15610): No output dependent on input pin \"LCD_BLON\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 51 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_HS " "Warning (15610): No output dependent on input pin \"VGA_HS\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 53 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_VS " "Warning (15610): No output dependent on input pin \"VGA_VS\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 54 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CAS_N " "Warning (15610): No output dependent on input pin \"DRAM_CAS_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 61 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CS_N " "Warning (15610): No output dependent on input pin \"DRAM_CS_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CLK " "Warning (15610): No output dependent on input pin \"DRAM_CLK\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 63 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CKE " "Warning (15610): No output dependent on input pin \"DRAM_CKE\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 64 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_BA_0 " "Warning (15610): No output dependent on input pin \"DRAM_BA_0\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 65 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_BA_1 " "Warning (15610): No output dependent on input pin \"DRAM_BA_1\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 66 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_LDQM " "Warning (15610): No output dependent on input pin \"DRAM_LDQM\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 67 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_UDQM " "Warning (15610): No output dependent on input pin \"DRAM_UDQM\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 68 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_RAS_N " "Warning (15610): No output dependent on input pin \"DRAM_RAS_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 69 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_WE_N " "Warning (15610): No output dependent on input pin \"DRAM_WE_N\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 70 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_2 " "Warning (15610): No output dependent on input pin \"CLOCK_50_2\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 72 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKIN\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 78 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKIN\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 78 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKOUT\[1\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKOUT\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 79 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_CLKOUT\[0\] " "Warning (15610): No output dependent on input pin \"GPIO0_CLKOUT\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 79 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[1\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 80 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKIN\[0\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKIN\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 80 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKOUT\[1\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKOUT\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 81 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_CLKOUT\[0\] " "Warning (15610): No output dependent on input pin \"GPIO1_CLKOUT\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 81 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[31\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[31\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[30\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[30\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[29\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[29\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[28\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[28\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[27\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[27\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[26\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[26\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[25\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[25\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[24\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[24\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[23\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[23\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[22\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[22\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[21\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[21\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[20\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[20\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[19\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[19\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[18\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[18\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[17\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[17\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[16\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[16\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[15\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[15\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[14\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[14\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[13\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[13\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[12\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[12\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[11\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[11\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[10\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[10\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[9\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[9\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[8\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[8\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[7\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[7\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[6\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[6\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[5\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[5\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[4\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[4\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[3\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[2\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[1\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_D\[0\] " "Warning (15610): No output dependent on input pin \"GPIO1_D\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[7\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[7\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[6\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[6\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[5\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[5\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[4\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[4\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[3\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[2\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[1\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LCD_DATA\[0\] " "Warning (15610): No output dependent on input pin \"LCD_DATA\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[3\] " "Warning (15610): No output dependent on input pin \"VGA_G\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[2\] " "Warning (15610): No output dependent on input pin \"VGA_G\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[1\] " "Warning (15610): No output dependent on input pin \"VGA_G\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_G\[0\] " "Warning (15610): No output dependent on input pin \"VGA_G\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[3\] " "Warning (15610): No output dependent on input pin \"VGA_R\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[2\] " "Warning (15610): No output dependent on input pin \"VGA_R\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[1\] " "Warning (15610): No output dependent on input pin \"VGA_R\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_R\[0\] " "Warning (15610): No output dependent on input pin \"VGA_R\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[3\] " "Warning (15610): No output dependent on input pin \"VGA_B\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[2\] " "Warning (15610): No output dependent on input pin \"VGA_B\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[1\] " "Warning (15610): No output dependent on input pin \"VGA_B\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VGA_B\[0\] " "Warning (15610): No output dependent on input pin \"VGA_B\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[15\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[15\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[14\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[14\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[13\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[13\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[12\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[12\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[11\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[11\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[10\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[10\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[9\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[9\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[8\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[8\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[7\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[7\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[6\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[6\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[5\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[5\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[4\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[4\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[3\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[2\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[1\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_DQ\[0\] " "Warning (15610): No output dependent on input pin \"DRAM_DQ\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[12\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[12\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[11\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[11\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[10\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[10\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[9\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[9\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[8\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[8\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[7\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[7\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[6\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[6\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[5\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[5\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[4\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[4\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[3\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[3\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[2\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[2\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[1\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[1\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_ADDR\[0\] " "Warning (15610): No output dependent on input pin \"DRAM_ADDR\[0\]\"" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "902 " "Info: Implemented 902 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "133 " "Info: Implemented 133 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Info: Implemented 62 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Info: Implemented 57 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "650 " "Info: Implemented 650 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 13 10:44:45 2015 " "Info: Processing ended: Wed May 13 10:44:45 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 13 10:44:46 2015 " "Info: Processing started: Wed May 13 10:44:46 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0 -c DE0 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0 -c DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0 EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"DE0\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|INSTR_NUMBER_SIG\[0\]~latch\|combout " "Warning: Node \"instr0\|INSTR_NUMBER_SIG\[0\]~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|INSTR_NUMBER_SIG\[1\]~latch\|combout " "Warning: Node \"instr0\|INSTR_NUMBER_SIG\[1\]~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|DO_NORMAL_RESET~latch\|combout " "Warning: Node \"instr0\|DO_NORMAL_RESET~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 118 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|INSTR_NUMBER_SIG\[7\]~latch\|combout " "Warning: Node \"instr0\|INSTR_NUMBER_SIG\[7\]~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|INSTR_NUMBER_SIG\[5\]~latch\|combout " "Warning: Node \"instr0\|INSTR_NUMBER_SIG\[5\]~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|INSTR_NUMBER_SIG\[3\]~latch\|combout " "Warning: Node \"instr0\|INSTR_NUMBER_SIG\[3\]~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|INSTR_NUMBER_SIG\[4\]~latch\|combout " "Warning: Node \"instr0\|INSTR_NUMBER_SIG\[4\]~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|INSTR_NUMBER_SIG\[2\]~latch\|combout " "Warning: Node \"instr0\|INSTR_NUMBER_SIG\[2\]~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|INSTR_NUMBER_SIG\[6\]~latch\|combout " "Warning: Node \"instr0\|INSTR_NUMBER_SIG\[6\]~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 1 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DE0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "instr0\|DO_NORMAL_RESET~head_lut\|combout " "Warning: Node \"instr0\|DO_NORMAL_RESET~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "instr0\|DO_NORMAL_RESET~head_lut\|datad " "Warning: Node \"instr0\|DO_NORMAL_RESET~head_lut\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 118 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) BUTTON\[0\] (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to BUTTON\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) BUTTON\[0\] (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to BUTTON\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 1 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_SOURCE:clk0\|CPU_CLK_SIG  " "Info: Automatically promoted node CLK_SOURCE:clk0\|CPU_CLK_SIG " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_SOURCE:clk0\|CPU_CLK_SIG~0 " "Info: Destination node CLK_SOURCE:clk0\|CPU_CLK_SIG~0" {  } { { "CLK_SOURCE.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CLK_SOURCE.vhd" 24 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_SOURCE:clk0|CPU_CLK_SIG~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[9\]~output " "Info: Destination node LEDG\[9\]~output" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[9]~output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLK_SOURCE.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CLK_SOURCE.vhd" 24 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_SOURCE:clk0|CPU_CLK_SIG } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "INSTRUCTION_READER:instr0\|MEM_CLK  " "Info: Automatically promoted node INSTRUCTION_READER:instr0\|MEM_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "INSTRUCTION_READER:instr0\|MEM_CLK~1 " "Info: Destination node INSTRUCTION_READER:instr0\|MEM_CLK~1" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION_READER:instr0|MEM_CLK~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION_READER:instr0|MEM_CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE  " "Info: Automatically promoted node CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[8\]~output " "Info: Destination node LEDG\[8\]~output" {  } { { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG[8]~output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 37 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROLLER_FSM:contr0|INCR_INSTR_NUMBER_NE } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG  " "Info: Automatically promoted node INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\]~head_lut " "Info: Destination node INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\]~head_lut" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\]~head_lut " "Info: Destination node INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[1\]~head_lut" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[1]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\]~head_lut " "Info: Destination node INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[2\]~head_lut" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[2]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\]~head_lut " "Info: Destination node INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[3\]~head_lut" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[3]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\]~head_lut " "Info: Destination node INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[4\]~head_lut" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[4]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\]~head_lut " "Info: Destination node INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[5\]~head_lut" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[5]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\]~head_lut " "Info: Destination node INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[6\]~head_lut" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[6]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\]~head_lut " "Info: Destination node INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\]~head_lut" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7]~head_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\]~clear_lut " "Info: Destination node INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[0\]~clear_lut" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[0]~clear_lut } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\]~18 " "Info: Destination node INSTRUCTION_READER:instr0\|INSTR_NUMBER_SIG\[7\]~18" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION_READER:instr0|INSTR_NUMBER_SIG[7]~18 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 116 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION_READER:instr0|SET_INSTR_NUMBER_FLAG } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROLLER_FSM:contr0\|REG_CL_N  " "Info: Automatically promoted node CONTROLLER_FSM:contr0\|REG_CL_N " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg14\|D_FLIPFLOP:flipflop0\|process_0~3 " "Info: Destination node REGISTER_BANK:bank0\|BYTE_REGISTER:reg14\|D_FLIPFLOP:flipflop0\|process_0~3" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER_BANK:bank0|BYTE_REGISTER:reg14|D_FLIPFLOP:flipflop0|process_0~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg11\|D_FLIPFLOP:flipflop0\|process_0~3 " "Info: Destination node REGISTER_BANK:bank0\|BYTE_REGISTER:reg11\|D_FLIPFLOP:flipflop0\|process_0~3" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER_BANK:bank0|BYTE_REGISTER:reg11|D_FLIPFLOP:flipflop0|process_0~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg7\|D_FLIPFLOP:flipflop0\|process_0~3 " "Info: Destination node REGISTER_BANK:bank0\|BYTE_REGISTER:reg7\|D_FLIPFLOP:flipflop0\|process_0~3" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER_BANK:bank0|BYTE_REGISTER:reg7|D_FLIPFLOP:flipflop0|process_0~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg6\|D_FLIPFLOP:flipflop0\|process_0~3 " "Info: Destination node REGISTER_BANK:bank0\|BYTE_REGISTER:reg6\|D_FLIPFLOP:flipflop0\|process_0~3" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER_BANK:bank0|BYTE_REGISTER:reg6|D_FLIPFLOP:flipflop0|process_0~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop0\|process_0~3 " "Info: Destination node REGISTER_BANK:bank0\|BYTE_REGISTER:reg15\|D_FLIPFLOP:flipflop0\|process_0~3" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER_BANK:bank0|BYTE_REGISTER:reg15|D_FLIPFLOP:flipflop0|process_0~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg13\|D_FLIPFLOP:flipflop0\|process_0~3 " "Info: Destination node REGISTER_BANK:bank0\|BYTE_REGISTER:reg13\|D_FLIPFLOP:flipflop0\|process_0~3" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER_BANK:bank0|BYTE_REGISTER:reg13|D_FLIPFLOP:flipflop0|process_0~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg5\|D_FLIPFLOP:flipflop0\|process_0~3 " "Info: Destination node REGISTER_BANK:bank0\|BYTE_REGISTER:reg5\|D_FLIPFLOP:flipflop0\|process_0~3" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER_BANK:bank0|BYTE_REGISTER:reg5|D_FLIPFLOP:flipflop0|process_0~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg4\|D_FLIPFLOP:flipflop0\|process_0~3 " "Info: Destination node REGISTER_BANK:bank0\|BYTE_REGISTER:reg4\|D_FLIPFLOP:flipflop0\|process_0~3" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER_BANK:bank0|BYTE_REGISTER:reg4|D_FLIPFLOP:flipflop0|process_0~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg10\|D_FLIPFLOP:flipflop0\|process_0~3 " "Info: Destination node REGISTER_BANK:bank0\|BYTE_REGISTER:reg10\|D_FLIPFLOP:flipflop0\|process_0~3" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER_BANK:bank0|BYTE_REGISTER:reg10|D_FLIPFLOP:flipflop0|process_0~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "REGISTER_BANK:bank0\|BYTE_REGISTER:reg3\|D_FLIPFLOP:flipflop0\|process_0~3 " "Info: Destination node REGISTER_BANK:bank0\|BYTE_REGISTER:reg3\|D_FLIPFLOP:flipflop0\|process_0~3" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER_BANK:bank0|BYTE_REGISTER:reg3|D_FLIPFLOP:flipflop0|process_0~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CONTROLLER_FSM.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/CONTROLLER_FSM.vhd" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CONTROLLER_FSM:contr0|REG_CL_N } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "190 " "Warning: Following 190 pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL J6 " "Info: Pin SW\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SW[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL H5 " "Info: Pin SW\[1\] uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SW[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL H6 " "Info: Pin SW\[2\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SW[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL G4 " "Info: Pin SW\[3\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SW[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL G5 " "Info: Pin SW\[4\] uses I/O standard 3.3-V LVTTL at G5" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SW[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL J7 " "Info: Pin SW\[5\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SW[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL H7 " "Info: Pin SW\[6\] uses I/O standard 3.3-V LVTTL at H7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SW[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL E3 " "Info: Pin SW\[7\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SW[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL E4 " "Info: Pin SW\[8\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SW[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL D2 " "Info: Pin SW\[9\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SW[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[2\] 3.3-V LVTTL F1 " "Info: Pin BUTTON\[2\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { BUTTON[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUTTON\[2\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 17 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUTTON[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[1\] 3.3-V LVTTL G3 " "Info: Pin BUTTON\[1\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { BUTTON[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 17 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUTTON[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBCLK 3.3-V LVTTL P22 " "Info: Pin PS2_KBCLK uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { PS2_KBCLK } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 32 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_KBDAT 3.3-V LVTTL P21 " "Info: Pin PS2_KBDAT uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { PS2_KBDAT } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 33 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSCLK 3.3-V LVTTL R21 " "Info: Pin PS2_MSCLK uses I/O standard 3.3-V LVTTL at R21" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { PS2_MSCLK } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 34 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_MSDAT 3.3-V LVTTL R22 " "Info: Pin PS2_MSDAT uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { PS2_MSDAT } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 35 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL U22 " "Info: Pin UART_RXD uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { UART_RXD } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 37 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_TXD 3.3-V LVTTL U21 " "Info: Pin UART_TXD uses I/O standard 3.3-V LVTTL at U21" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { UART_TXD } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 38 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RTS 3.3-V LVTTL V22 " "Info: Pin UART_RTS uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { UART_RTS } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 39 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RTS } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_CTS 3.3-V LVTTL V21 " "Info: Pin UART_CTS uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { UART_CTS } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 40 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_CTS } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CLK 3.3-V LVTTL Y21 " "Info: Pin SD_CLK uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SD_CLK } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 42 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL Y22 " "Info: Pin SD_CMD uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 43 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT0 3.3-V LVTTL AA22 " "Info: Pin SD_DAT0 uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SD_DAT0 } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT0" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 44 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT3 3.3-V LVTTL W21 " "Info: Pin SD_DAT3 uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 45 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL W20 " "Info: Pin SD_WP_N uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { SD_WP_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 46 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_RW 3.3-V LVTTL E22 " "Info: Pin LCD_RW uses I/O standard 3.3-V LVTTL at E22" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_RW } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 48 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RW } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_RS 3.3-V LVTTL F22 " "Info: Pin LCD_RS uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_RS } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RS } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_EN 3.3-V LVTTL E21 " "Info: Pin LCD_EN uses I/O standard 3.3-V LVTTL at E21" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_EN } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 50 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_EN } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_BLON 3.3-V LVTTL F21 " "Info: Pin LCD_BLON uses I/O standard 3.3-V LVTTL at F21" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_BLON } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 51 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_BLON } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_HS 3.3-V LVTTL L21 " "Info: Pin VGA_HS uses I/O standard 3.3-V LVTTL at L21" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_HS } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 53 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_HS } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_VS 3.3-V LVTTL L22 " "Info: Pin VGA_VS uses I/O standard 3.3-V LVTTL at L22" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_VS } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 54 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_VS } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_CAS_N 3.3-V LVTTL G8 " "Info: Pin DRAM_CAS_N uses I/O standard 3.3-V LVTTL at G8" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_CAS_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 61 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CAS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_CS_N 3.3-V LVTTL G7 " "Info: Pin DRAM_CS_N uses I/O standard 3.3-V LVTTL at G7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_CS_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 62 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_CLK 3.3-V LVTTL E5 " "Info: Pin DRAM_CLK uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_CLK } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 63 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_CKE 3.3-V LVTTL E6 " "Info: Pin DRAM_CKE uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_CKE } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 64 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_CKE } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_BA_0 3.3-V LVTTL B5 " "Info: Pin DRAM_BA_0 uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_BA_0 } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 65 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_BA_0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_BA_1 3.3-V LVTTL A4 " "Info: Pin DRAM_BA_1 uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_BA_1 } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 66 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_BA_1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_LDQM 3.3-V LVTTL E7 " "Info: Pin DRAM_LDQM uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_LDQM } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 67 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_LDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_UDQM 3.3-V LVTTL B8 " "Info: Pin DRAM_UDQM uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_UDQM } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 68 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_UDQM } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_RAS_N 3.3-V LVTTL F7 " "Info: Pin DRAM_RAS_N uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_RAS_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 69 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_RAS_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_WE_N 3.3-V LVTTL D6 " "Info: Pin DRAM_WE_N uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_WE_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 70 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50_2 3.3-V LVTTL B12 " "Info: Pin CLOCK_50_2 uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CLOCK_50_2 } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 72 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50_2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_CLKIN\[1\] 3.3-V LVTTL AA12 " "Info: Pin GPIO0_CLKIN\[1\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_CLKIN[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 78 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKIN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_CLKIN\[0\] 3.3-V LVTTL AB12 " "Info: Pin GPIO0_CLKIN\[0\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_CLKIN[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKIN\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 78 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKIN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_CLKOUT\[1\] 3.3-V LVTTL AA3 " "Info: Pin GPIO0_CLKOUT\[1\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_CLKOUT[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKOUT\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 79 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKOUT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_CLKOUT\[0\] 3.3-V LVTTL AB3 " "Info: Pin GPIO0_CLKOUT\[0\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_CLKOUT[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_CLKOUT\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 79 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_CLKOUT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_CLKIN\[1\] 3.3-V LVTTL AA11 " "Info: Pin GPIO1_CLKIN\[1\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_CLKIN[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 80 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKIN[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_CLKIN\[0\] 3.3-V LVTTL AB11 " "Info: Pin GPIO1_CLKIN\[0\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_CLKIN[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKIN\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 80 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKIN[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_CLKOUT\[1\] 3.3-V LVTTL T16 " "Info: Pin GPIO1_CLKOUT\[1\] uses I/O standard 3.3-V LVTTL at T16" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_CLKOUT[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKOUT\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 81 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKOUT[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_CLKOUT\[0\] 3.3-V LVTTL R16 " "Info: Pin GPIO1_CLKOUT\[0\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_CLKOUT[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_CLKOUT\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 81 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_CLKOUT[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[31\] 3.3-V LVTTL V7 " "Info: Pin GPIO1_D\[31\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[31] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[31\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[30\] 3.3-V LVTTL V6 " "Info: Pin GPIO1_D\[30\] uses I/O standard 3.3-V LVTTL at V6" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[30] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[30\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[29\] 3.3-V LVTTL U8 " "Info: Pin GPIO1_D\[29\] uses I/O standard 3.3-V LVTTL at U8" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[29] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[29\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[28\] 3.3-V LVTTL Y7 " "Info: Pin GPIO1_D\[28\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[28] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[28\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[27\] 3.3-V LVTTL T9 " "Info: Pin GPIO1_D\[27\] uses I/O standard 3.3-V LVTTL at T9" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[27] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[27\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[26\] 3.3-V LVTTL U9 " "Info: Pin GPIO1_D\[26\] uses I/O standard 3.3-V LVTTL at U9" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[26] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[26\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[25\] 3.3-V LVTTL T10 " "Info: Pin GPIO1_D\[25\] uses I/O standard 3.3-V LVTTL at T10" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[25] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[25\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[24\] 3.3-V LVTTL U10 " "Info: Pin GPIO1_D\[24\] uses I/O standard 3.3-V LVTTL at U10" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[24] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[24\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[23\] 3.3-V LVTTL R12 " "Info: Pin GPIO1_D\[23\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[23] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[23\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[22\] 3.3-V LVTTL R11 " "Info: Pin GPIO1_D\[22\] uses I/O standard 3.3-V LVTTL at R11" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[22] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[22\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[21\] 3.3-V LVTTL T12 " "Info: Pin GPIO1_D\[21\] uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[21] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[21\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[20\] 3.3-V LVTTL U12 " "Info: Pin GPIO1_D\[20\] uses I/O standard 3.3-V LVTTL at U12" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[20] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[20\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[19\] 3.3-V LVTTL R14 " "Info: Pin GPIO1_D\[19\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[19] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[19\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[18\] 3.3-V LVTTL T14 " "Info: Pin GPIO1_D\[18\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[18] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[18\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[17\] 3.3-V LVTTL AB7 " "Info: Pin GPIO1_D\[17\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[17] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[17\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[16\] 3.3-V LVTTL AA7 " "Info: Pin GPIO1_D\[16\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[16] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[16\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[15\] 3.3-V LVTTL AA9 " "Info: Pin GPIO1_D\[15\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[15] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[15\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[14\] 3.3-V LVTTL AB9 " "Info: Pin GPIO1_D\[14\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[14] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[14\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[13\] 3.3-V LVTTL V15 " "Info: Pin GPIO1_D\[13\] uses I/O standard 3.3-V LVTTL at V15" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[13] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[13\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[12\] 3.3-V LVTTL W15 " "Info: Pin GPIO1_D\[12\] uses I/O standard 3.3-V LVTTL at W15" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[12\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[11\] 3.3-V LVTTL T15 " "Info: Pin GPIO1_D\[11\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[11\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[10\] 3.3-V LVTTL U15 " "Info: Pin GPIO1_D\[10\] uses I/O standard 3.3-V LVTTL at U15" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[10] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[10\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[9\] 3.3-V LVTTL W17 " "Info: Pin GPIO1_D\[9\] uses I/O standard 3.3-V LVTTL at W17" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[9\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[8\] 3.3-V LVTTL Y17 " "Info: Pin GPIO1_D\[8\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[8\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[7\] 3.3-V LVTTL AB17 " "Info: Pin GPIO1_D\[7\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[7\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[6\] 3.3-V LVTTL AA17 " "Info: Pin GPIO1_D\[6\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[6\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[5\] 3.3-V LVTTL AA18 " "Info: Pin GPIO1_D\[5\] uses I/O standard 3.3-V LVTTL at AA18" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[5\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[4\] 3.3-V LVTTL AB18 " "Info: Pin GPIO1_D\[4\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[4\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[3\] 3.3-V LVTTL AB19 " "Info: Pin GPIO1_D\[3\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[3\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[2\] 3.3-V LVTTL AA19 " "Info: Pin GPIO1_D\[2\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[2\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[1\] 3.3-V LVTTL AB20 " "Info: Pin GPIO1_D\[1\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO1_D\[0\] 3.3-V LVTTL AA20 " "Info: Pin GPIO1_D\[0\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO1_D[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO1_D\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 82 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO1_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL C20 " "Info: Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at C20" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL D20 " "Info: Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at D20" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL B21 " "Info: Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL B22 " "Info: Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL C21 " "Info: Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL C22 " "Info: Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL D21 " "Info: Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL D22 " "Info: Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 84 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_G\[3\] 3.3-V LVTTL J21 " "Info: Pin VGA_G\[3\] uses I/O standard 3.3-V LVTTL at J21" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_G[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_G\[2\] 3.3-V LVTTL K17 " "Info: Pin VGA_G\[2\] uses I/O standard 3.3-V LVTTL at K17" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_G[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_G\[1\] 3.3-V LVTTL J17 " "Info: Pin VGA_G\[1\] uses I/O standard 3.3-V LVTTL at J17" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_G[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_G\[0\] 3.3-V LVTTL H22 " "Info: Pin VGA_G\[0\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_G[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 86 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_R\[3\] 3.3-V LVTTL H21 " "Info: Pin VGA_R\[3\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_R[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_R\[2\] 3.3-V LVTTL H20 " "Info: Pin VGA_R\[2\] uses I/O standard 3.3-V LVTTL at H20" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_R[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_R\[1\] 3.3-V LVTTL H17 " "Info: Pin VGA_R\[1\] uses I/O standard 3.3-V LVTTL at H17" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_R[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_R\[0\] 3.3-V LVTTL H19 " "Info: Pin VGA_R\[0\] uses I/O standard 3.3-V LVTTL at H19" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_R[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 87 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_B\[3\] 3.3-V LVTTL K18 " "Info: Pin VGA_B\[3\] uses I/O standard 3.3-V LVTTL at K18" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_B[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_B\[2\] 3.3-V LVTTL J22 " "Info: Pin VGA_B\[2\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_B[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_B\[1\] 3.3-V LVTTL K21 " "Info: Pin VGA_B\[1\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_B[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_B\[0\] 3.3-V LVTTL K22 " "Info: Pin VGA_B\[0\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { VGA_B[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 88 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F10 " "Info: Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL E10 " "Info: Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL A10 " "Info: Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL B10 " "Info: Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL C10 " "Info: Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL A9 " "Info: Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at A9" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL B9 " "Info: Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL A8 " "Info: Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL F8 " "Info: Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL H9 " "Info: Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at H9" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL G9 " "Info: Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at G9" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL F9 " "Info: Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL E9 " "Info: Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL H10 " "Info: Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL G10 " "Info: Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL D10 " "Info: Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 90 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[12\] 3.3-V LVTTL C8 " "Info: Pin DRAM_ADDR\[12\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[11\] 3.3-V LVTTL A7 " "Info: Pin DRAM_ADDR\[11\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[10\] 3.3-V LVTTL B4 " "Info: Pin DRAM_ADDR\[10\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[10] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[9\] 3.3-V LVTTL B7 " "Info: Pin DRAM_ADDR\[9\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[8\] 3.3-V LVTTL C7 " "Info: Pin DRAM_ADDR\[8\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[7\] 3.3-V LVTTL A6 " "Info: Pin DRAM_ADDR\[7\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[6\] 3.3-V LVTTL B6 " "Info: Pin DRAM_ADDR\[6\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[5\] 3.3-V LVTTL C6 " "Info: Pin DRAM_ADDR\[5\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[4\] 3.3-V LVTTL A5 " "Info: Pin DRAM_ADDR\[4\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[3\] 3.3-V LVTTL C3 " "Info: Pin DRAM_ADDR\[3\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[2\] 3.3-V LVTTL B3 " "Info: Pin DRAM_ADDR\[2\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[1\] 3.3-V LVTTL A3 " "Info: Pin DRAM_ADDR\[1\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[0\] 3.3-V LVTTL C4 " "Info: Pin DRAM_ADDR\[0\] uses I/O standard 3.3-V LVTTL at C4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { DRAM_ADDR[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 91 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_ADDR[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HEX0_DP 3.3-V LVTTL D13 " "Info: Pin HEX0_DP uses I/O standard 3.3-V LVTTL at D13" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX0_DP } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0_DP" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 56 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_DP } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HEX1_DP 3.3-V LVTTL B15 " "Info: Pin HEX1_DP uses I/O standard 3.3-V LVTTL at B15" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX1_DP } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_DP" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 57 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_DP } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HEX2_DP 3.3-V LVTTL A18 " "Info: Pin HEX2_DP uses I/O standard 3.3-V LVTTL at A18" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX2_DP } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_DP" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 58 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_DP } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HEX3_DP 3.3-V LVTTL G16 " "Info: Pin HEX3_DP uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX3_DP } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_DP" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 59 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_DP } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[31\] 3.3-V LVTTL U7 " "Info: Pin GPIO0_D\[31\] uses I/O standard 3.3-V LVTTL at U7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[31] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[30\] 3.3-V LVTTL V5 " "Info: Pin GPIO0_D\[30\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[30] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[29\] 3.3-V LVTTL W6 " "Info: Pin GPIO0_D\[29\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[29] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[28\] 3.3-V LVTTL W7 " "Info: Pin GPIO0_D\[28\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[28] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[27\] 3.3-V LVTTL V8 " "Info: Pin GPIO0_D\[27\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[27] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[26\] 3.3-V LVTTL T8 " "Info: Pin GPIO0_D\[26\] uses I/O standard 3.3-V LVTTL at T8" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[26] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[25\] 3.3-V LVTTL W10 " "Info: Pin GPIO0_D\[25\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[25] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[24\] 3.3-V LVTTL Y10 " "Info: Pin GPIO0_D\[24\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[24] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[23\] 3.3-V LVTTL V11 " "Info: Pin GPIO0_D\[23\] uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[23] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[22\] 3.3-V LVTTL R10 " "Info: Pin GPIO0_D\[22\] uses I/O standard 3.3-V LVTTL at R10" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[22] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[21\] 3.3-V LVTTL V12 " "Info: Pin GPIO0_D\[21\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[21] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[20\] 3.3-V LVTTL U13 " "Info: Pin GPIO0_D\[20\] uses I/O standard 3.3-V LVTTL at U13" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[20] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[19\] 3.3-V LVTTL W13 " "Info: Pin GPIO0_D\[19\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[19] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[18\] 3.3-V LVTTL Y13 " "Info: Pin GPIO0_D\[18\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[18] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[17\] 3.3-V LVTTL U14 " "Info: Pin GPIO0_D\[17\] uses I/O standard 3.3-V LVTTL at U14" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[17] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[16\] 3.3-V LVTTL V14 " "Info: Pin GPIO0_D\[16\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[16] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[15\] 3.3-V LVTTL AA4 " "Info: Pin GPIO0_D\[15\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[15] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[14\] 3.3-V LVTTL AB4 " "Info: Pin GPIO0_D\[14\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[14] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[13\] 3.3-V LVTTL AA5 " "Info: Pin GPIO0_D\[13\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[13] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[12\] 3.3-V LVTTL AB5 " "Info: Pin GPIO0_D\[12\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[11\] 3.3-V LVTTL AA8 " "Info: Pin GPIO0_D\[11\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[10\] 3.3-V LVTTL AB8 " "Info: Pin GPIO0_D\[10\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[10] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[9\] 3.3-V LVTTL AA10 " "Info: Pin GPIO0_D\[9\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[8\] 3.3-V LVTTL AB10 " "Info: Pin GPIO0_D\[8\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[7\] 3.3-V LVTTL AA13 " "Info: Pin GPIO0_D\[7\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[6\] 3.3-V LVTTL AB13 " "Info: Pin GPIO0_D\[6\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[5\] 3.3-V LVTTL AB14 " "Info: Pin GPIO0_D\[5\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[4\] 3.3-V LVTTL AA14 " "Info: Pin GPIO0_D\[4\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[3\] 3.3-V LVTTL AB15 " "Info: Pin GPIO0_D\[3\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[2\] 3.3-V LVTTL AA15 " "Info: Pin GPIO0_D\[2\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[1\] 3.3-V LVTTL AA16 " "Info: Pin GPIO0_D\[1\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO0_D\[0\] 3.3-V LVTTL AB16 " "Info: Pin GPIO0_D\[0\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_BYTE_N 3.3-V LVTTL AA1 " "Info: Pin FL_BYTE_N uses I/O standard 3.3-V LVTTL at AA1" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_BYTE_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_BYTE_N" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_BYTE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RST_N 3.3-V LVTTL R1 " "Info: Pin FL_RST_N uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_RST_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL M7 " "Info: Pin FL_RY uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_RY } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 27 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_WE_N 3.3-V LVTTL P4 " "Info: Pin FL_WE_N uses I/O standard 3.3-V LVTTL at P4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_WE_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 28 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_WP_N 3.3-V LVTTL T3 " "Info: Pin FL_WP_N uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_WP_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 29 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_WP_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ15_AM1 3.3-V LVTTL Y2 " "Info: Pin FL_DQ15_AM1 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ15_AM1 } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ15_AM1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL R7 " "Info: Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL P8 " "Info: Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at P8" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL R8 " "Info: Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL U1 " "Info: Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL V2 " "Info: Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL V3 " "Info: Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL W1 " "Info: Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL Y1 " "Info: Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[8\] 3.3-V LVTTL T5 " "Info: Pin FL_DQ\[8\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[9\] 3.3-V LVTTL T7 " "Info: Pin FL_DQ\[9\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[10\] 3.3-V LVTTL T4 " "Info: Pin FL_DQ\[10\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[10] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[11\] 3.3-V LVTTL U2 " "Info: Pin FL_DQ\[11\] uses I/O standard 3.3-V LVTTL at U2" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[12\] 3.3-V LVTTL V1 " "Info: Pin FL_DQ\[12\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[13\] 3.3-V LVTTL V4 " "Info: Pin FL_DQ\[13\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[13] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[14\] 3.3-V LVTTL W2 " "Info: Pin FL_DQ\[14\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[14] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[0\] 3.3-V LVTTL H2 " "Info: Pin BUTTON\[0\] uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { BUTTON[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 17 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUTTON[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL G21 " "Info: Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 14 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" 1 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "57 " "Warning: Following 57 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HEX0_DP a permanently disabled " "Info: Pin HEX0_DP has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX0_DP } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0_DP" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 56 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_DP } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HEX1_DP a permanently disabled " "Info: Pin HEX1_DP has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX1_DP } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_DP" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 57 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_DP } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HEX2_DP a permanently disabled " "Info: Pin HEX2_DP has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX2_DP } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_DP" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 58 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_DP } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HEX3_DP a permanently disabled " "Info: Pin HEX3_DP has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX3_DP } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_DP" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 59 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_DP } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[31\] a permanently disabled " "Info: Pin GPIO0_D\[31\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[31] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[30\] a permanently disabled " "Info: Pin GPIO0_D\[30\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[30] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[29\] a permanently disabled " "Info: Pin GPIO0_D\[29\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[29] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[28\] a permanently disabled " "Info: Pin GPIO0_D\[28\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[28] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[27\] a permanently disabled " "Info: Pin GPIO0_D\[27\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[27] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[26\] a permanently disabled " "Info: Pin GPIO0_D\[26\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[26] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[25\] a permanently disabled " "Info: Pin GPIO0_D\[25\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[25] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[24\] a permanently disabled " "Info: Pin GPIO0_D\[24\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[24] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[23\] a permanently disabled " "Info: Pin GPIO0_D\[23\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[23] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[22\] a permanently disabled " "Info: Pin GPIO0_D\[22\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[22] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[21\] a permanently disabled " "Info: Pin GPIO0_D\[21\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[21] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[20\] a permanently disabled " "Info: Pin GPIO0_D\[20\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[20] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[19\] a permanently disabled " "Info: Pin GPIO0_D\[19\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[19] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[18\] a permanently disabled " "Info: Pin GPIO0_D\[18\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[18] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[17\] a permanently disabled " "Info: Pin GPIO0_D\[17\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[17] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[16\] a permanently disabled " "Info: Pin GPIO0_D\[16\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[16] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[15\] a permanently disabled " "Info: Pin GPIO0_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[15] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[14\] a permanently disabled " "Info: Pin GPIO0_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[14] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[13\] a permanently disabled " "Info: Pin GPIO0_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[13] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[12\] a permanently disabled " "Info: Pin GPIO0_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[11\] a permanently disabled " "Info: Pin GPIO0_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[10\] a permanently disabled " "Info: Pin GPIO0_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[10] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[9\] a permanently disabled " "Info: Pin GPIO0_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[8\] a permanently disabled " "Info: Pin GPIO0_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[7\] a permanently disabled " "Info: Pin GPIO0_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[6\] a permanently disabled " "Info: Pin GPIO0_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[5\] a permanently disabled " "Info: Pin GPIO0_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[4\] a permanently disabled " "Info: Pin GPIO0_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[3\] a permanently disabled " "Info: Pin GPIO0_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[2\] a permanently disabled " "Info: Pin GPIO0_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[1\] a permanently disabled " "Info: Pin GPIO0_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO0_D\[0\] a permanently disabled " "Info: Pin GPIO0_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_BYTE_N a permanently enabled " "Info: Pin FL_BYTE_N has a permanently enabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_BYTE_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_BYTE_N" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_BYTE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_RST_N a permanently enabled " "Info: Pin FL_RST_N has a permanently enabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_RST_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_RY a permanently disabled " "Info: Pin FL_RY has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_RY } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 27 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_WE_N a permanently enabled " "Info: Pin FL_WE_N has a permanently enabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_WE_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 28 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_WP_N a permanently disabled " "Info: Pin FL_WP_N has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_WP_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 29 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_WP_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ15_AM1 a permanently enabled " "Info: Pin FL_DQ15_AM1 has a permanently enabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ15_AM1 } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ15_AM1" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 30 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ15_AM1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Info: Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Info: Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Info: Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Info: Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Info: Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Info: Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Info: Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Info: Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[8\] a permanently disabled " "Info: Pin FL_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[9\] a permanently disabled " "Info: Pin FL_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[10\] a permanently disabled " "Info: Pin FL_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[10] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[11\] a permanently disabled " "Info: Pin FL_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[12\] a permanently disabled " "Info: Pin FL_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[13\] a permanently disabled " "Info: Pin FL_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[13] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[14\] a permanently disabled " "Info: Pin FL_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[14] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 1 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "70 " "Warning: Following 70 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[8\] GND " "Info: Pin FL_ADDR\[8\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_ADDR[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[9\] GND " "Info: Pin FL_ADDR\[9\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_ADDR[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[10\] GND " "Info: Pin FL_ADDR\[10\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_ADDR[10] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[11\] GND " "Info: Pin FL_ADDR\[11\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_ADDR[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[12\] GND " "Info: Pin FL_ADDR\[12\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_ADDR[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[13\] VCC " "Info: Pin FL_ADDR\[13\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_ADDR[13] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[14\] GND " "Info: Pin FL_ADDR\[14\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_ADDR[14] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[15\] GND " "Info: Pin FL_ADDR\[15\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_ADDR[15] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[16\] GND " "Info: Pin FL_ADDR\[16\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_ADDR[16] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[17\] GND " "Info: Pin FL_ADDR\[17\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_ADDR[17] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[18\] GND " "Info: Pin FL_ADDR\[18\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_ADDR[18] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[19\] GND " "Info: Pin FL_ADDR\[19\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_ADDR[19] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[20\] GND " "Info: Pin FL_ADDR\[20\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_ADDR[20] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_ADDR\[21\] GND " "Info: Pin FL_ADDR\[21\] has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_ADDR[21] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 74 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_ADDR[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX0_DP VCC " "Info: Pin HEX0_DP has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX0_DP } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0_DP" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 56 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX0_DP } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX1_DP VCC " "Info: Pin HEX1_DP has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX1_DP } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1_DP" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 57 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX1_DP } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX2_DP VCC " "Info: Pin HEX2_DP has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX2_DP } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2_DP" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 58 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX2_DP } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HEX3_DP VCC " "Info: Pin HEX3_DP has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { HEX3_DP } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3_DP" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 59 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { HEX3_DP } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[31\] VCC " "Info: Pin GPIO0_D\[31\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[31] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[31\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[30\] VCC " "Info: Pin GPIO0_D\[30\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[30] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[30\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[29\] VCC " "Info: Pin GPIO0_D\[29\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[29] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[29\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[28\] VCC " "Info: Pin GPIO0_D\[28\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[28] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[28\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[27\] VCC " "Info: Pin GPIO0_D\[27\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[27] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[27\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[26\] VCC " "Info: Pin GPIO0_D\[26\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[26] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[26\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[25\] VCC " "Info: Pin GPIO0_D\[25\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[25] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[25\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[24\] VCC " "Info: Pin GPIO0_D\[24\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[24] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[24\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[23\] VCC " "Info: Pin GPIO0_D\[23\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[23] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[23\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[22\] VCC " "Info: Pin GPIO0_D\[22\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[22] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[22\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[21\] VCC " "Info: Pin GPIO0_D\[21\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[21] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[21\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[20\] VCC " "Info: Pin GPIO0_D\[20\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[20] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[20\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[19\] VCC " "Info: Pin GPIO0_D\[19\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[19] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[19\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[18\] VCC " "Info: Pin GPIO0_D\[18\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[18] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[18\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[17\] VCC " "Info: Pin GPIO0_D\[17\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[17] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[17\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[16\] VCC " "Info: Pin GPIO0_D\[16\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[16] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[16\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[15\] VCC " "Info: Pin GPIO0_D\[15\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[15] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[15\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[14\] VCC " "Info: Pin GPIO0_D\[14\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[14] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[14\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[13\] VCC " "Info: Pin GPIO0_D\[13\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[13] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[13\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[12\] VCC " "Info: Pin GPIO0_D\[12\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[12\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[11\] VCC " "Info: Pin GPIO0_D\[11\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[11\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[10\] VCC " "Info: Pin GPIO0_D\[10\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[10] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[10\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[9\] VCC " "Info: Pin GPIO0_D\[9\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[9\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[8\] VCC " "Info: Pin GPIO0_D\[8\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[8\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[7\] VCC " "Info: Pin GPIO0_D\[7\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[7\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[6\] VCC " "Info: Pin GPIO0_D\[6\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[6\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[5\] VCC " "Info: Pin GPIO0_D\[5\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[5\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[4\] VCC " "Info: Pin GPIO0_D\[4\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[4\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[3\] VCC " "Info: Pin GPIO0_D\[3\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[3\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[2\] VCC " "Info: Pin GPIO0_D\[2\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[2\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[1\] VCC " "Info: Pin GPIO0_D\[1\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "GPIO0_D\[0\] VCC " "Info: Pin GPIO0_D\[0\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { GPIO0_D[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO0_D\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 77 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO0_D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_BYTE_N GND " "Info: Pin FL_BYTE_N has GND driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_BYTE_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_BYTE_N" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 23 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_BYTE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_RST_N VCC " "Info: Pin FL_RST_N has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_RST_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 26 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RST_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_RY VCC " "Info: Pin FL_RY has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_RY } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 27 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_WE_N VCC " "Info: Pin FL_WE_N has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_WE_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 28 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_WE_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_WP_N VCC " "Info: Pin FL_WP_N has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_WP_N } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 29 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_WP_N } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[0\] VCC " "Info: Pin FL_DQ\[0\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[1\] VCC " "Info: Pin FL_DQ\[1\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[2\] VCC " "Info: Pin FL_DQ\[2\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[3\] VCC " "Info: Pin FL_DQ\[3\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[4\] VCC " "Info: Pin FL_DQ\[4\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[5\] VCC " "Info: Pin FL_DQ\[5\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[6\] VCC " "Info: Pin FL_DQ\[6\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[7\] VCC " "Info: Pin FL_DQ\[7\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[8\] VCC " "Info: Pin FL_DQ\[8\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[8] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[8\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[9\] VCC " "Info: Pin FL_DQ\[9\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[9] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[9\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[10\] VCC " "Info: Pin FL_DQ\[10\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[10] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[10\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[11\] VCC " "Info: Pin FL_DQ\[11\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[11] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[11\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[12\] VCC " "Info: Pin FL_DQ\[12\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[12] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[12\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[13\] VCC " "Info: Pin FL_DQ\[13\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[13] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[13\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FL_DQ\[14\] VCC " "Info: Pin FL_DQ\[14\] has VCC driving its datain port" {  } { { "c:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90sp2/quartus/bin/pin_planner.ppl" { FL_DQ[14] } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[14\]" } } } } { "DE0.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.vhd" 75 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 1 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.fit.smsg " "Info: Generated suppressed messages file F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 13 10:44:55 2015 " "Info: Processing ended: Wed May 13 10:44:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 13 10:44:56 2015 " "Info: Processing started: Wed May 13 10:44:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0 -c DE0 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0 -c DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 13 10:44:57 2015 " "Info: Processing ended: Wed May 13 10:44:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 13 10:44:58 2015 " "Info: Processing started: Wed May 13 10:44:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE0 -c DE0 " "Info: Command: quartus_sta DE0 -c DE0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_Default " "Warning: Ignored assignments for entity \"DE0_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_Default -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 1 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|INSTR_NUMBER_SIG\[1\]~latch\|combout " "Warning: Node \"instr0\|INSTR_NUMBER_SIG\[1\]~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|INSTR_NUMBER_SIG\[0\]~latch\|combout " "Warning: Node \"instr0\|INSTR_NUMBER_SIG\[0\]~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|DO_NORMAL_RESET~latch\|combout " "Warning: Node \"instr0\|DO_NORMAL_RESET~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 118 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|INSTR_NUMBER_SIG\[3\]~latch\|combout " "Warning: Node \"instr0\|INSTR_NUMBER_SIG\[3\]~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|INSTR_NUMBER_SIG\[4\]~latch\|combout " "Warning: Node \"instr0\|INSTR_NUMBER_SIG\[4\]~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|INSTR_NUMBER_SIG\[6\]~latch\|combout " "Warning: Node \"instr0\|INSTR_NUMBER_SIG\[6\]~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|INSTR_NUMBER_SIG\[2\]~latch\|combout " "Warning: Node \"instr0\|INSTR_NUMBER_SIG\[2\]~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|INSTR_NUMBER_SIG\[7\]~latch\|combout " "Warning: Node \"instr0\|INSTR_NUMBER_SIG\[7\]~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "instr0\|INSTR_NUMBER_SIG\[5\]~latch\|combout " "Warning: Node \"instr0\|INSTR_NUMBER_SIG\[5\]~latch\|combout\" is a latch" {  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 1 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE0.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DE0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 1 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "Info: create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_SOURCE:clk0\|CPU_CLK_SIG CLK_SOURCE:clk0\|CPU_CLK_SIG " "Info: create_clock -period 1.000 -name CLK_SOURCE:clk0\|CPU_CLK_SIG CLK_SOURCE:clk0\|CPU_CLK_SIG" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name INSTRUCTION_READER:instr0\|MEM_CLK INSTRUCTION_READER:instr0\|MEM_CLK " "Info: create_clock -period 1.000 -name INSTRUCTION_READER:instr0\|MEM_CLK INSTRUCTION_READER:instr0\|MEM_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER " "Info: create_clock -period 1.000 -name CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER " "Info: create_clock -period 1.000 -name CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE " "Info: create_clock -period 1.000 -name CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BUTTON\[0\] BUTTON\[0\] " "Info: create_clock -period 1.000 -name BUTTON\[0\] BUTTON\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG " "Info: create_clock -period 1.000 -name INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "instr0\|DO_NORMAL_RESET~head_lut\|combout " "Warning: Node \"instr0\|DO_NORMAL_RESET~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "instr0\|DO_NORMAL_RESET~head_lut\|dataa " "Warning: Node \"instr0\|DO_NORMAL_RESET~head_lut\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 118 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) BUTTON\[0\] (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to BUTTON\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) BUTTON\[0\] (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to BUTTON\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 1 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 1 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.471 " "Info: Worst-case setup slack is -9.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.471     -1674.845 CLK_SOURCE:clk0\|CPU_CLK_SIG  " "Info:    -9.471     -1674.845 CLK_SOURCE:clk0\|CPU_CLK_SIG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.275       -65.006 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE  " "Info:    -8.275       -65.006 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.498       -58.464 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG  " "Info:    -7.498       -58.464 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.134       -70.048 INSTRUCTION_READER:instr0\|MEM_CLK  " "Info:    -6.134       -70.048 INSTRUCTION_READER:instr0\|MEM_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.206       -67.322 CLOCK_50  " "Info:    -4.206       -67.322 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.386 " "Info: Worst-case hold slack is -2.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.386       -18.215 INSTRUCTION_READER:instr0\|MEM_CLK  " "Info:    -2.386       -18.215 INSTRUCTION_READER:instr0\|MEM_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.207        -8.266 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE  " "Info:    -1.207        -8.266 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075         0.000 CLOCK_50  " "Info:     0.075         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 CLK_SOURCE:clk0\|CPU_CLK_SIG  " "Info:     0.358         0.000 CLK_SOURCE:clk0\|CPU_CLK_SIG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.052         0.000 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG  " "Info:     2.052         0.000 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.698 " "Info: Worst-case recovery slack is -9.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.698        -9.698 CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER  " "Info:    -9.698        -9.698 CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.817      -365.098 CLK_SOURCE:clk0\|CPU_CLK_SIG  " "Info:    -2.817      -365.098 CLK_SOURCE:clk0\|CPU_CLK_SIG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.031       -13.795 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG  " "Info:    -2.031       -13.795 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.779       -14.232 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE  " "Info:    -1.779       -14.232 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.254        -1.254 BUTTON\[0\]  " "Info:    -1.254        -1.254 BUTTON\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.247        -0.247 CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER  " "Info:    -0.247        -0.247 CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018         0.000 INSTRUCTION_READER:instr0\|MEM_CLK  " "Info:     0.018         0.000 INSTRUCTION_READER:instr0\|MEM_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.806 " "Info: Worst-case removal slack is -2.806" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.806       -21.704 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG  " "Info:    -2.806       -21.704 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.911       -15.288 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE  " "Info:    -1.911       -15.288 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.266        -0.996 CLK_SOURCE:clk0\|CPU_CLK_SIG  " "Info:    -0.266        -0.996 CLK_SOURCE:clk0\|CPU_CLK_SIG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407         0.000 INSTRUCTION_READER:instr0\|MEM_CLK  " "Info:     0.407         0.000 INSTRUCTION_READER:instr0\|MEM_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834         0.000 CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER  " "Info:     0.834         0.000 CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.914         0.000 BUTTON\[0\]  " "Info:     0.914         0.000 BUTTON\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974         0.000 CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER  " "Info:     0.974         0.000 CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 1 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "instr0\|DO_NORMAL_RESET~head_lut\|combout " "Warning: Node \"instr0\|DO_NORMAL_RESET~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "instr0\|DO_NORMAL_RESET~head_lut\|dataa " "Warning: Node \"instr0\|DO_NORMAL_RESET~head_lut\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 118 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) BUTTON\[0\] (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to BUTTON\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) BUTTON\[0\] (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to BUTTON\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 1 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 1 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.657 " "Info: Worst-case setup slack is -8.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.657     -1519.764 CLK_SOURCE:clk0\|CPU_CLK_SIG  " "Info:    -8.657     -1519.764 CLK_SOURCE:clk0\|CPU_CLK_SIG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.456       -58.513 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE  " "Info:    -7.456       -58.513 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.814       -53.050 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG  " "Info:    -6.814       -53.050 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.421       -60.237 INSTRUCTION_READER:instr0\|MEM_CLK  " "Info:    -5.421       -60.237 INSTRUCTION_READER:instr0\|MEM_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.615       -56.358 CLOCK_50  " "Info:    -3.615       -56.358 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.178 " "Info: Worst-case hold slack is -2.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.178       -16.744 INSTRUCTION_READER:instr0\|MEM_CLK  " "Info:    -2.178       -16.744 INSTRUCTION_READER:instr0\|MEM_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.073        -7.363 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE  " "Info:    -1.073        -7.363 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083         0.000 CLOCK_50  " "Info:     0.083         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 CLK_SOURCE:clk0\|CPU_CLK_SIG  " "Info:     0.312         0.000 CLK_SOURCE:clk0\|CPU_CLK_SIG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.909         0.000 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG  " "Info:     1.909         0.000 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.652 " "Info: Worst-case recovery slack is -8.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.652        -8.652 CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER  " "Info:    -8.652        -8.652 CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.519      -327.213 CLK_SOURCE:clk0\|CPU_CLK_SIG  " "Info:    -2.519      -327.213 CLK_SOURCE:clk0\|CPU_CLK_SIG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.837       -12.549 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG  " "Info:    -1.837       -12.549 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583       -12.664 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE  " "Info:    -1.583       -12.664 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.006        -1.006 BUTTON\[0\]  " "Info:    -1.006        -1.006 BUTTON\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.117        -0.117 CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER  " "Info:    -0.117        -0.117 CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161         0.000 INSTRUCTION_READER:instr0\|MEM_CLK  " "Info:     0.161         0.000 INSTRUCTION_READER:instr0\|MEM_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.460 " "Info: Worst-case removal slack is -2.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.460       -19.058 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG  " "Info:    -2.460       -19.058 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.686       -13.488 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE  " "Info:    -1.686       -13.488 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.134        -0.463 CLK_SOURCE:clk0\|CPU_CLK_SIG  " "Info:    -0.134        -0.463 CLK_SOURCE:clk0\|CPU_CLK_SIG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330         0.000 INSTRUCTION_READER:instr0\|MEM_CLK  " "Info:     0.330         0.000 INSTRUCTION_READER:instr0\|MEM_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.743         0.000 CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER  " "Info:     0.743         0.000 CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833         0.000 BUTTON\[0\]  " "Info:     0.833         0.000 BUTTON\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.840         0.000 CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER  " "Info:     0.840         0.000 CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 1 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "instr0\|DO_NORMAL_RESET~head_lut\|combout " "Warning: Node \"instr0\|DO_NORMAL_RESET~head_lut\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "instr0\|DO_NORMAL_RESET~head_lut\|dataa " "Warning: Node \"instr0\|DO_NORMAL_RESET~head_lut\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "INSTRUCTION_READER.vhd" "" { Text "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/INSTRUCTION_READER.vhd" 118 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CLOCK_50 (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Fall) CLOCK_50 (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Fall) to CLOCK_50 (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLOCK_50 (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Fall) setup and hold " "Critical Warning: From CLOCK_50 (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) INSTRUCTION_READER:instr0\|MEM_CLK (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to INSTRUCTION_READER:instr0\|MEM_CLK (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Fall) INSTRUCTION_READER:instr0\|MEM_CLK (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Fall) to INSTRUCTION_READER:instr0\|MEM_CLK (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) BUTTON\[0\] (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to BUTTON\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) BUTTON\[0\] (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to BUTTON\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From CLK_SOURCE:clk0\|CPU_CLK_SIG (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|MEM_CLK (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|MEM_CLK (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "BUTTON\[0\] (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From BUTTON\[0\] (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Rise) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) setup and hold " "Critical Warning: From INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) to INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 1 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 1 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.072 " "Info: Worst-case setup slack is -5.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.072      -890.766 CLK_SOURCE:clk0\|CPU_CLK_SIG  " "Info:    -5.072      -890.766 CLK_SOURCE:clk0\|CPU_CLK_SIG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.386       -34.466 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE  " "Info:    -4.386       -34.466 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.046       -31.188 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG  " "Info:    -4.046       -31.188 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.364       -30.694 INSTRUCTION_READER:instr0\|MEM_CLK  " "Info:    -3.364       -30.694 INSTRUCTION_READER:instr0\|MEM_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.946       -26.024 CLOCK_50  " "Info:    -1.946       -26.024 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.426 " "Info: Worst-case hold slack is -1.426" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.426       -10.713 INSTRUCTION_READER:instr0\|MEM_CLK  " "Info:    -1.426       -10.713 INSTRUCTION_READER:instr0\|MEM_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.904        -6.218 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE  " "Info:    -0.904        -6.218 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082         0.000 CLOCK_50  " "Info:     0.082         0.000 CLOCK_50 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 CLK_SOURCE:clk0\|CPU_CLK_SIG  " "Info:     0.185         0.000 CLK_SOURCE:clk0\|CPU_CLK_SIG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.086         0.000 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG  " "Info:     1.086         0.000 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.372 " "Info: Worst-case recovery slack is -5.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.372        -5.372 CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER  " "Info:    -5.372        -5.372 CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.428      -189.334 CLK_SOURCE:clk0\|CPU_CLK_SIG  " "Info:    -1.428      -189.334 CLK_SOURCE:clk0\|CPU_CLK_SIG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.047        -6.901 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG  " "Info:    -1.047        -6.901 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.842        -6.736 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE  " "Info:    -0.842        -6.736 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.275        -0.275 BUTTON\[0\]  " "Info:    -0.275        -0.275 BUTTON\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301         0.000 CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER  " "Info:     0.301         0.000 CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433         0.000 INSTRUCTION_READER:instr0\|MEM_CLK  " "Info:     0.433         0.000 INSTRUCTION_READER:instr0\|MEM_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.704 " "Info: Worst-case removal slack is -1.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.704       -13.193 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG  " "Info:    -1.704       -13.193 INSTRUCTION_READER:instr0\|SET_INSTR_NUMBER_FLAG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.280       -10.240 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE  " "Info:    -1.280       -10.240 CONTROLLER_FSM:contr0\|INCR_INSTR_NUMBER_NE " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296        -3.717 CLK_SOURCE:clk0\|CPU_CLK_SIG  " "Info:    -0.296        -3.717 CLK_SOURCE:clk0\|CPU_CLK_SIG " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225         0.000 INSTRUCTION_READER:instr0\|MEM_CLK  " "Info:     0.225         0.000 INSTRUCTION_READER:instr0\|MEM_CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334         0.000 BUTTON\[0\]  " "Info:     0.334         0.000 BUTTON\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466         0.000 CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER  " "Info:     0.466         0.000 CONTROLLER_FSM:contr0\|RESET_INSTR_NUMBER " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524         0.000 CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER  " "Info:     0.524         0.000 CONTROLLER_FSM:contr0\|SET_INSTR_NUMBER " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 1 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.sta.smsg " "Info: Generated suppressed messages file F:/Google Drive/Second Year Engineering/E en E/Computer Systems/FPGA/Prac 7/DE0.sta.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 13 10:45:02 2015 " "Info: Processing ended: Wed May 13 10:45:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Info: Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
