Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/WIN/program/vivado2017.2/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto ccf05d7bc41744d9b703749fb726761f --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot lab3_4_sim_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.lab3_4_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "lab3_4_sim_time_synth.sdf", for root module "lab3_4_sim/mypipe".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "lab3_4_sim_time_synth.sdf", for root module "lab3_4_sim/mypipe".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.pipe3b
Compiling module xil_defaultlib.lab3_4_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_4_sim_time_synth
