GPGPU-Sim version 4.2.0 (build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a-modified_590.0) configured with AccelWattch.

----------------------------------------------------------------------------
INFO - If you only care about PTX execution, ignore this message. GPGPU-Sim supports PTX execution in modern CUDA.
If you want to run PTXPLUS (sm_1x SASS) with a modern card configuration - set the envronment variable
$PTXAS_CUDA_INSTALL_PATH to point a CUDA version compabible with your card configurations (i.e. 8+ for PASCAL, 9+ for VOLTA etc..)
For example: "export $PTXAS_CUDA_INSTALL_PATH=/usr/local/cuda-9.1"

The following text describes why:
If you are using PTXPLUS, only sm_1x is supported and it requires that the app and simulator binaries are compiled in CUDA 4.2 or less.
The simulator requires it since CUDA headers desribe struct sizes in the exec which change from gen to gen.
The apps require 4.2 because new versions of CUDA tools have dropped parsing support for generating sm_1x
When running using modern config (i.e. volta) and PTXPLUS with CUDA 4.2, the $PTXAS_CUDA_INSTALL_PATH env variable is required to get proper register usage
(and hence occupancy) using a version of CUDA that knows the register usage on the real card.

----------------------------------------------------------------------------
setup_environment succeeded


        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-13c67115070dc2f0876254a790d0238073ca364a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:1607.0:1607.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 16
addr_dec_mask[CHIP]  = 0000000000000700 	high:11 low:8
addr_dec_mask[BK]    = 0000000000038080 	high:18 low:7
addr_dec_mask[ROW]   = 000000007ffc0000 	high:31 low:18
addr_dec_mask[COL]   = 000000000000787f 	high:15 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1607000000.000000:1607000000.000000:1607000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000062227753578:0.00000000062227753578:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 20
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
e90e1593f550adeda12807e5bb92529b  /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/CUDAStream
Extracting PTX file and ptxas options    1: CUDAStream.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/CUDAStream
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/CUDAStream
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/CUDAStream
Running md5sum using "md5sum /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/CUDAStream "
self exe links to: /benchrun/accelsim-ptx/sm6_gtx1080/babelstream/input-arraysize-102400-numtimes-1/CUDAStream
Extracting specific PTX file named CUDAStream.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ : hostFun 0x0x55ce3e8104f1, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11copy_kernelIfEvPKT_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10add_kernelIfEvPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10mul_kernelIfEvPT_PKS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12triad_kernelIfEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14nstream_kernelIfEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10dot_kernelIfEvPKT_S2_PS0_iE6tb_sum" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10dot_kernelIfEvPKT_S2_PS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11copy_kernelIdEvPKT_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10add_kernelIdEvPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z10mul_kernelIdEvPT_PKS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z12triad_kernelIdEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14nstream_kernelIdEvPT_PKS0_S3_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ10dot_kernelIdEvPKT_S2_PS0_iE6tb_sum" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10dot_kernelIdEvPKT_S2_PS0_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from CUDAStream.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_' : regs=14, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z10dot_kernelIdEvPKT_S2_PS0_i' : regs=12, lmem=0, smem=8192, cmem=348
GPGPU-Sim PTX: Kernel '_Z14nstream_kernelIdEvPT_PKS0_S3_' : regs=12, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z12triad_kernelIdEvPT_PKS0_S3_' : regs=10, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z10mul_kernelIdEvPT_PKS0_' : regs=8, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z10add_kernelIdEvPKT_S2_PS0_' : regs=10, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z11copy_kernelIdEvPKT_PS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: Kernel '_Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_' : regs=10, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z10dot_kernelIfEvPKT_S2_PS0_i' : regs=12, lmem=0, smem=4096, cmem=348
GPGPU-Sim PTX: Kernel '_Z14nstream_kernelIfEvPT_PKS0_S3_' : regs=10, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Kernel '_Z12triad_kernelIfEvPT_PKS0_S3_' : regs=8, lmem=0, smem=0, cmem=348
GPGPU-Sim PTX: Kernel '_Z10mul_kernelIfEvPT_PKS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: Kernel '_Z10add_kernelIfEvPKT_S2_PS0_' : regs=8, lmem=0, smem=0, cmem=344
GPGPU-Sim PTX: Kernel '_Z11copy_kernelIfEvPKT_PS0_' : regs=6, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: __cudaRegisterFunction _Z10dot_kernelIdEvPKT_S2_PS0_i : hostFun 0x0x55ce3e8104bf, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14nstream_kernelIdEvPT_PKS0_S3_ : hostFun 0x0x55ce3e810491, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12triad_kernelIdEvPT_PKS0_S3_ : hostFun 0x0x55ce3e810463, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10mul_kernelIdEvPT_PKS0_ : hostFun 0x0x55ce3e81043d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10add_kernelIdEvPKT_S2_PS0_ : hostFun 0x0x55ce3e81040f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11copy_kernelIdEvPKT_PS0_ : hostFun 0x0x55ce3e8103e9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11init_kernelIfEvPT_S1_S1_S0_S0_S0_ : hostFun 0x0x55ce3e81039d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10dot_kernelIfEvPKT_S2_PS0_i : hostFun 0x0x55ce3e81036b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z14nstream_kernelIfEvPT_PKS0_S3_ : hostFun 0x0x55ce3e81033d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z12triad_kernelIfEvPT_PKS0_S3_ : hostFun 0x0x55ce3e81030f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10mul_kernelIfEvPT_PKS0_ : hostFun 0x0x55ce3e8102e9, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z10add_kernelIfEvPKT_S2_PS0_ : hostFun 0x0x55ce3e8102bb, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11copy_kernelIfEvPKT_PS0_ : hostFun 0x0x55ce3e810295, fat_cubin_handle = 1
BabelStream
Version: 4.0
Implementation: CUDA
Running kernels 1 times
Precision: double
Array size: 0.8 MB (=0.0 GB)
Total size: 2.5 MB (=0.0 GB)
Using CUDA device GPGPU-Sim_vGPGPU-Sim Simulator Version 4.2.0 
Driver: 10010
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078348..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078340..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078338..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078330..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078328..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078320..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ce3e8104f1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'.
GPGPU-Sim PTX: pushing kernel '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_' to stream 0, gridDim= (100,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_'
Destroy streams for kernel 1: size 0
kernel_name = _Z11init_kernelIdEvPT_S1_S1_S0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 30252
gpu_sim_insn = 2150400
gpu_ipc =      71.0829
gpu_tot_sim_cycle = 30252
gpu_tot_sim_insn = 2150400
gpu_tot_ipc =      71.0829
gpu_tot_issued_cta = 100
gpu_occupancy = 65.7575% 
gpu_tot_occupancy = 65.7575% 
max_total_param_size = 0
gpu_stall_dramfull = 171084
gpu_stall_icnt2sh    = 301
partiton_level_parallism =       0.6373
partiton_level_parallism_total  =       0.6373
partiton_level_parallism_util =       2.1335
partiton_level_parallism_util_total  =       2.1335
L2_BW  =      32.7732 GB/Sec
L2_BW_total  =      32.7732 GB/Sec
gpu_total_sim_rate=113178

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 35200
	L1I_total_cache_misses = 2050
	L1I_total_cache_miss_rate = 0.0582
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5489
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 19200
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0667
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3620
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 17920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3620
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33150
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2050
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5489
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1990
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 19200
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 35200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3620
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 5489
ctas_completed 100, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 63, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 42, 
gpgpu_n_tot_thrd_icount = 2150400
gpgpu_n_tot_w_icount = 67200
gpgpu_n_stall_shd_mem = 517393
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 19200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 307200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 614400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3620
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3620
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1002541	W0_Idle:96086	W0_Scoreboard:4863	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:67200
single_issue_nums: WS0:33600	WS1:33600	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2611200 {136:19200,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 153600 {8:19200,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmflatency = 3752 
max_icnt2mem_latency = 1169 
maxmrqlatency = 2694 
max_icnt2sh_latency = 24 
averagemflatency = 978 
avg_icnt2mem_latency = 114 
avg_mrq_latency = 317 
avg_icnt2sh_latency = 8 
mrq_lat_table:4041 	41 	415 	815 	1595 	2633 	4801 	6799 	8583 	6997 	1673 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16 	3407 	7721 	7608 	468 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	104 	7523 	3405 	2536 	2755 	2607 	348 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19193 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1 	33 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        20        20        16        16        16        16        22        22        18        18        18        18 
dram[1]:        32        32        16        16        16        16        20        18        12        14        20        22        26        26        12        12 
dram[2]:        22        18        22        22        24        24        16        16        16        16        22        22        18        18        12        16 
dram[3]:        32        32        22        22        24        24        16        16        12        12        22        22        24        24        10        10 
dram[4]:        16        16        18        18        20        20        18        18        18        18        22        22        24        24        16        16 
dram[5]:        32        32        18        18        20        20        22        22        16        16        24        24        28        28        12        12 
dram[6]:        18        18        16        16        14        14        12        12        12        12        26        26        26        26        16        16 
dram[7]:        32        32        12        14        20        20        20        20        12        12        28        28        22        22        14        14 
maximum service time to same row:
dram[0]:      2980      2985      2553      2558      4561      4535      1564      1539      2482      2466      4145      3983      2723      2716      3346      3340 
dram[1]:      5176      5165      3050      3066      2986      2988      2809      2821      3476      3464      4056      4056      3610      3635      6034      6024 
dram[2]:      3570      1872      2569      2553      3433      3702      1760      1758      2546      2530      3538      3495      2752      2747      4238      4237 
dram[3]:      5683      5683      3169      3163      3227      3228      2476      2476      4244      4242      4219      4218      2943      2933      5765      5764 
dram[4]:      3433      3434      2708      2588      3886      3871      1784      1769      3392      3080      4164      4164      3315      3310      4929      4924 
dram[5]:      5641      5639      2167      2167      3120      3113      3698      3698      4168      4169      4162      4164      3922      3938      6078      6072 
dram[6]:      4127      4128      2395      2393      3936      4035      1691      1690      2978      3445      4474      4491      3445      3436      6409      6398 
dram[7]:      6021      6022      2092      2100      3354      3326      3343      3356      4015      4145      4502      4490      3874      3873      6155      6150 
average row accesses per activate:
dram[0]:  5.015625  5.000000  5.614035  5.818182  5.714286  5.818182  5.236363  5.333333  4.500000  4.500000  5.333333  4.965517  6.127660  6.697674  4.571429  4.881356 
dram[1]:  3.764706  3.732558  4.210526  4.000000  5.333333  5.245902  6.400000  6.545455  5.142857  5.142857  5.236363  5.647059  5.538462  5.333333  4.430769  4.363636 
dram[2]:  4.280000  4.280000  5.614035  5.517241  6.956522  7.111111  5.538462  5.236363  4.500000  4.500000  5.333333  5.647059  5.647059  5.433962  3.840000  3.945205 
dram[3]:  3.855422  4.000000  4.155844  4.000000  6.808511  7.111111  6.127660  6.127660  4.800000  4.965517  5.538462  5.538462  5.433962  5.433962  3.945205  4.000000 
dram[4]:  4.848485  5.079365  6.400000  6.400000  7.111111  7.111111  5.877551  6.000000  4.800000  4.965517  5.236363  5.236363  4.800000  4.881356  4.571429  5.052631 
dram[5]:  4.155844  4.155844  4.571429  4.705883  5.818182  5.818182  6.400000  6.400000  5.142857  5.236363  5.333333  5.236363  5.142857  5.333333  3.789474  3.740260 
dram[6]:  5.000000  5.079365  5.000000  5.161290  5.925926  6.808511  4.721312  5.333333  5.052631  5.333333  4.881356  5.052631  5.538462  5.538462  4.363636  4.430769 
dram[7]:  4.155844  4.155844  4.266667  4.383562  5.079365  5.079365  5.433962  5.538462  4.965517  5.236363  4.571429  4.721312  6.545455  7.024390  3.740260  3.840000 
average row locality = 38404/7627 = 5.035269
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       644       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[1]:       640       644       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[2]:       644       644       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[3]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[4]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[5]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[6]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[7]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
total dram reads = 76816
bank skew: 644/576 = 1.12
chip skew: 9608/9600 = 1.00
number of total write accesses:
dram[0]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[1]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[2]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[3]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[4]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[5]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[6]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
dram[7]:       640       640       640       640       640       640       576       576       576       576       576       576       576       576       576       576 
total dram writes = 76800
bank skew: 640/576 = 1.11
chip skew: 9600/9600 = 1.00
average mf latency per bank:
dram[0]:        135       135       139       144       134       139       128       133       121       123       136       135       146       148       147       151
dram[1]:         78        81        97        97       121       127       148       154       126       131       120       125       109       110        84        88
dram[2]:        126       128       131       134       153       157       131       129       122       127       134       139       149       153       129       133
dram[3]:         82        86        89        93       114       121       125       130       119       126       113       119       105       110        88        93
dram[4]:        125       130       143       147       145       149       124       130       125       128       135       140       137       140       153       157
dram[5]:         78        83        81        86        96       101       123       127       108       115        95        97        97       102        85        89
dram[6]:        166       172       161       166       158       162       147       151       147       150       142       152       163       167       171       174
dram[7]:         75        79        75        78        81        85       100       104        95        98        82        85       106       110        88        91
maximum mf latency per bank:
dram[0]:       2080      2454      2336      2776      2624      2635      2365      2575      2083      2107      2180      2122      2567      2455      2436      2486
dram[1]:       1326      1353      2213      1797      2387      2654      3290      2776      2058      2125      1751      1939      1992      1960      1442      1540
dram[2]:       2045      2277      2397      2443      3342      3752      2489      2414      1944      2210      2209      2468      2564      2676      1861      1964
dram[3]:       1906      1458      1711      1677      2219      2339      2504      2516      1885      2033      1961      2079      1664      1925      1844      1853
dram[4]:       2071      1990      2479      2728      2566      2642      2275      2292      2223      2038      2383      2394      1902      2055      2532      2543
dram[5]:       1611      1622      1706      1728      1807      1881      2269      2664      2043      2061      1519      1597      1899      1937      1399      1423
dram[6]:       2632      2566      2948      2664      2722      2905      2249      2118      2365      2477      2072      2251      2280      2500      2328      2340
dram[7]:       1596      1752      1744      1903      1685      1702      2844      2859      1860      1875      1686      1623      2042      1973      1815      1826
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47062 n_nop=26401 n_act=913 n_pre=897 n_ref_event=0 n_req=4801 n_rd=4 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.8161
n_activity=42879 dram_eff=0.8957
bk0: 644a 16260i bk1: 640a 16181i bk2: 640a 15625i bk3: 640a 15327i bk4: 640a 15369i bk5: 640a 14948i bk6: 576a 18560i bk7: 576a 18100i bk8: 576a 18568i bk9: 576a 18308i bk10: 576a 18765i bk11: 576a 18599i bk12: 576a 18370i bk13: 576a 18477i bk14: 576a 18042i bk15: 576a 18214i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810040
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.620000
Bank_Level_Parallism = 11.219361
Bank_Level_Parallism_Col = 10.913300
Bank_Level_Parallism_Ready = 6.174966
write_to_read_ratio_blp_rw_average = 0.468134
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.816115 
total_CMD = 47062 
util_bw = 38408 
Wasted_Col = 4354 
Wasted_Row = 42 
Idle = 4258 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 807 
WTRc_limit = 22207 
RTWc_limit = 21444 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 22207 
RTWc_limit_alone = 21444 

Commands details: 
total_CMD = 47062 
n_nop = 26401 
Read = 4 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 913 
n_pre = 897 
n_ref = 0 
n_req = 4801 
total_req = 19204 

Dual Bus Interface Util: 
issued_total_row = 1810 
issued_total_col = 19204 
Row_Bus_Util =  0.038460 
CoL_Bus_Util = 0.408057 
Either_Row_CoL_Bus_Util = 0.439017 
Issued_on_Two_Bus_Simul_Util = 0.007501 
issued_two_Eff = 0.017085 
queue_avg = 54.229038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.229
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47062 n_nop=26243 n_act=992 n_pre=976 n_ref_event=0 n_req=4801 n_rd=4 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.8161
n_activity=43272 dram_eff=0.8876
bk0: 640a 18722i bk1: 644a 18375i bk2: 640a 17213i bk3: 640a 17197i bk4: 640a 16116i bk5: 640a 15825i bk6: 576a 17556i bk7: 576a 17860i bk8: 576a 18211i bk9: 576a 17742i bk10: 576a 17599i bk11: 576a 18096i bk12: 576a 18816i bk13: 576a 19142i bk14: 576a 20024i bk15: 576a 19554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793376
Row_Buffer_Locality_read = 0.999583
Row_Buffer_Locality_write = 0.587083
Bank_Level_Parallism = 10.890035
Bank_Level_Parallism_Col = 10.576666
Bank_Level_Parallism_Ready = 5.994153
write_to_read_ratio_blp_rw_average = 0.466124
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.816115 
total_CMD = 47062 
util_bw = 38408 
Wasted_Col = 4660 
Wasted_Row = 84 
Idle = 3910 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 948 
WTRc_limit = 22605 
RTWc_limit = 21072 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 22605 
RTWc_limit_alone = 21072 

Commands details: 
total_CMD = 47062 
n_nop = 26243 
Read = 4 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 992 
n_pre = 976 
n_ref = 0 
n_req = 4801 
total_req = 19204 

Dual Bus Interface Util: 
issued_total_row = 1968 
issued_total_col = 19204 
Row_Bus_Util =  0.041817 
CoL_Bus_Util = 0.408057 
Either_Row_CoL_Bus_Util = 0.442374 
Issued_on_Two_Bus_Simul_Util = 0.007501 
issued_two_Eff = 0.016956 
queue_avg = 47.024734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.0247
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47062 n_nop=26302 n_act=948 n_pre=932 n_ref_event=0 n_req=4802 n_rd=8 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.8163
n_activity=42772 dram_eff=0.8982
bk0: 644a 16405i bk1: 644a 15974i bk2: 640a 16551i bk3: 640a 15880i bk4: 640a 14470i bk5: 640a 14262i bk6: 576a 17657i bk7: 576a 17697i bk8: 576a 19212i bk9: 576a 18414i bk10: 576a 18227i bk11: 576a 18041i bk12: 576a 18735i bk13: 576a 18909i bk14: 576a 18373i bk15: 576a 17994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.802582
Row_Buffer_Locality_read = 0.998751
Row_Buffer_Locality_write = 0.606250
Bank_Level_Parallism = 11.270540
Bank_Level_Parallism_Col = 10.948879
Bank_Level_Parallism_Ready = 6.182984
write_to_read_ratio_blp_rw_average = 0.465048
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.816285 
total_CMD = 47062 
util_bw = 38416 
Wasted_Col = 4261 
Wasted_Row = 15 
Idle = 4370 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 806 
WTRc_limit = 22214 
RTWc_limit = 21047 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 22214 
RTWc_limit_alone = 21047 

Commands details: 
total_CMD = 47062 
n_nop = 26302 
Read = 8 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 948 
n_pre = 932 
n_ref = 0 
n_req = 4802 
total_req = 19208 

Dual Bus Interface Util: 
issued_total_row = 1880 
issued_total_col = 19208 
Row_Bus_Util =  0.039947 
CoL_Bus_Util = 0.408142 
Either_Row_CoL_Bus_Util = 0.441120 
Issued_on_Two_Bus_Simul_Util = 0.006970 
issued_two_Eff = 0.015800 
queue_avg = 54.979942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.9799
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47062 n_nop=26305 n_act=979 n_pre=963 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.8159
n_activity=43177 dram_eff=0.8894
bk0: 640a 17494i bk1: 640a 17610i bk2: 640a 16878i bk3: 640a 16522i bk4: 640a 16951i bk5: 640a 16604i bk6: 576a 18829i bk7: 576a 18586i bk8: 576a 17765i bk9: 576a 17611i bk10: 576a 19115i bk11: 576a 18683i bk12: 576a 19402i bk13: 576a 19504i bk14: 576a 19914i bk15: 576a 19695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796042
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.592083
Bank_Level_Parallism = 10.825638
Bank_Level_Parallism_Col = 10.500442
Bank_Level_Parallism_Ready = 5.958209
write_to_read_ratio_blp_rw_average = 0.466749
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.815945 
total_CMD = 47062 
util_bw = 38400 
Wasted_Col = 4653 
Wasted_Row = 54 
Idle = 3955 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 972 
WTRc_limit = 21970 
RTWc_limit = 21000 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21970 
RTWc_limit_alone = 21000 

Commands details: 
total_CMD = 47062 
n_nop = 26305 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 979 
n_pre = 963 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 1942 
issued_total_col = 19200 
Row_Bus_Util =  0.041265 
CoL_Bus_Util = 0.407972 
Either_Row_CoL_Bus_Util = 0.441056 
Issued_on_Two_Bus_Simul_Util = 0.008181 
issued_two_Eff = 0.018548 
queue_avg = 47.225109 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=47.2251
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47062 n_nop=26446 n_act=883 n_pre=867 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.8159
n_activity=42895 dram_eff=0.8952
bk0: 640a 17469i bk1: 640a 17135i bk2: 640a 15566i bk3: 640a 15221i bk4: 640a 15001i bk5: 640a 15345i bk6: 576a 19740i bk7: 576a 19576i bk8: 576a 19716i bk9: 576a 19518i bk10: 576a 18663i bk11: 576a 18406i bk12: 576a 18250i bk13: 576a 18474i bk14: 576a 18474i bk15: 576a 18534i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816042
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = 0.632083
Bank_Level_Parallism = 11.044531
Bank_Level_Parallism_Col = 10.752338
Bank_Level_Parallism_Ready = 6.058437
write_to_read_ratio_blp_rw_average = 0.471389
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.815945 
total_CMD = 47062 
util_bw = 38400 
Wasted_Col = 4375 
Wasted_Row = 36 
Idle = 4251 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 797 
WTRc_limit = 21698 
RTWc_limit = 21377 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21698 
RTWc_limit_alone = 21377 

Commands details: 
total_CMD = 47062 
n_nop = 26446 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 883 
n_pre = 867 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 1750 
issued_total_col = 19200 
Row_Bus_Util =  0.037185 
CoL_Bus_Util = 0.407972 
Either_Row_CoL_Bus_Util = 0.438060 
Issued_on_Two_Bus_Simul_Util = 0.007097 
issued_two_Eff = 0.016201 
queue_avg = 54.686203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=54.6862
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47062 n_nop=26286 n_act=975 n_pre=959 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.8159
n_activity=43404 dram_eff=0.8847
bk0: 640a 18267i bk1: 640a 17778i bk2: 640a 18195i bk3: 640a 17921i bk4: 640a 16604i bk5: 640a 16224i bk6: 576a 18071i bk7: 576a 18023i bk8: 576a 17559i bk9: 576a 17347i bk10: 576a 18296i bk11: 576a 18191i bk12: 576a 19659i bk13: 576a 19278i bk14: 576a 19481i bk15: 576a 19078i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796875
Row_Buffer_Locality_read = 0.999167
Row_Buffer_Locality_write = 0.594583
Bank_Level_Parallism = 10.813190
Bank_Level_Parallism_Col = 10.516251
Bank_Level_Parallism_Ready = 5.982679
write_to_read_ratio_blp_rw_average = 0.465258
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.815945 
total_CMD = 47062 
util_bw = 38400 
Wasted_Col = 4738 
Wasted_Row = 139 
Idle = 3785 

BW Util Bottlenecks: 
RCDc_limit = 1 
RCDWRc_limit = 987 
WTRc_limit = 22537 
RTWc_limit = 20612 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 22537 
RTWc_limit_alone = 20612 

Commands details: 
total_CMD = 47062 
n_nop = 26286 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 975 
n_pre = 959 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 1934 
issued_total_col = 19200 
Row_Bus_Util =  0.041095 
CoL_Bus_Util = 0.407972 
Either_Row_CoL_Bus_Util = 0.441460 
Issued_on_Two_Bus_Simul_Util = 0.007607 
issued_two_Eff = 0.017231 
queue_avg = 45.245720 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.2457
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents
MSHR: tag=0xc00c1e00, atomic=0 1 entries : 0x7f110b8c0af0 :  mf: uid=101894, sid18:w30, part=6, addr=0xc00c1e00, load , size=128, unknown  status = IN_PARTITION_DRAM (30249), 

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc00c1e80, atomic=0 1 entries : 0x7f110bb88590 :  mf: uid=101891, sid18:w30, part=6, addr=0xc00c1e80, load , size=128, unknown  status = IN_PARTITION_DRAM (30251), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47062 n_nop=26341 n_act=931 n_pre=915 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9597 n_write=9600 n_wr_bk=0 bw_util=0.8158
n_activity=42850 dram_eff=0.896
bk0: 640a 16331i bk1: 637a 16071i bk2: 640a 15312i bk3: 640a 15078i bk4: 640a 14729i bk5: 640a 14542i bk6: 576a 18500i bk7: 576a 18736i bk8: 576a 18980i bk9: 576a 18999i bk10: 576a 19212i bk11: 576a 18143i bk12: 576a 18575i bk13: 576a 18286i bk14: 576a 18813i bk15: 576a 18345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806042
Row_Buffer_Locality_read = 0.999583
Row_Buffer_Locality_write = 0.612500
Bank_Level_Parallism = 11.203984
Bank_Level_Parallism_Col = 10.897549
Bank_Level_Parallism_Ready = 6.154761
write_to_read_ratio_blp_rw_average = 0.469451
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.815817 
total_CMD = 47062 
util_bw = 38394 
Wasted_Col = 4335 
Wasted_Row = 51 
Idle = 4282 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 844 
WTRc_limit = 21828 
RTWc_limit = 21402 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21828 
RTWc_limit_alone = 21402 

Commands details: 
total_CMD = 47062 
n_nop = 26341 
Read = 0 
Write = 9600 
L2_Alloc = 9597 
L2_WB = 0 
n_act = 931 
n_pre = 915 
n_ref = 0 
n_req = 4800 
total_req = 19197 

Dual Bus Interface Util: 
issued_total_row = 1846 
issued_total_col = 19197 
Row_Bus_Util =  0.039225 
CoL_Bus_Util = 0.407909 
Either_Row_CoL_Bus_Util = 0.440292 
Issued_on_Two_Bus_Simul_Util = 0.006842 
issued_two_Eff = 0.015540 
queue_avg = 53.976837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=53.9768
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47062 n_nop=26210 n_act=1007 n_pre=991 n_ref_event=0 n_req=4800 n_rd=0 n_rd_L2_A=9600 n_write=9600 n_wr_bk=0 bw_util=0.8159
n_activity=43292 dram_eff=0.887
bk0: 640a 17919i bk1: 640a 18016i bk2: 640a 17645i bk3: 640a 17122i bk4: 640a 16674i bk5: 640a 16615i bk6: 576a 18887i bk7: 576a 18490i bk8: 576a 18133i bk9: 576a 17862i bk10: 576a 18445i bk11: 576a 18401i bk12: 576a 19070i bk13: 576a 18648i bk14: 576a 19620i bk15: 576a 19226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790208
Row_Buffer_Locality_read = 0.999583
Row_Buffer_Locality_write = 0.580833
Bank_Level_Parallism = 10.818677
Bank_Level_Parallism_Col = 10.492546
Bank_Level_Parallism_Ready = 5.976469
write_to_read_ratio_blp_rw_average = 0.466693
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.815945 
total_CMD = 47062 
util_bw = 38400 
Wasted_Col = 4689 
Wasted_Row = 89 
Idle = 3884 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 927 
WTRc_limit = 21922 
RTWc_limit = 20936 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 21922 
RTWc_limit_alone = 20936 

Commands details: 
total_CMD = 47062 
n_nop = 26210 
Read = 0 
Write = 9600 
L2_Alloc = 9600 
L2_WB = 0 
n_act = 1007 
n_pre = 991 
n_ref = 0 
n_req = 4800 
total_req = 19200 

Dual Bus Interface Util: 
issued_total_row = 1998 
issued_total_col = 19200 
Row_Bus_Util =  0.042455 
CoL_Bus_Util = 0.407972 
Either_Row_CoL_Bus_Util = 0.443075 
Issued_on_Two_Bus_Simul_Util = 0.007352 
issued_two_Eff = 0.016593 
queue_avg = 44.966129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.9661

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1220, Miss = 1201, Miss_rate = 0.984, Pending_hits = 19, Reservation_fails = 8
L2_cache_bank[1]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8
L2_cache_bank[2]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[3]: Access = 1220, Miss = 1201, Miss_rate = 0.984, Pending_hits = 19, Reservation_fails = 7
L2_cache_bank[4]: Access = 1220, Miss = 1201, Miss_rate = 0.984, Pending_hits = 19, Reservation_fails = 9
L2_cache_bank[5]: Access = 1220, Miss = 1201, Miss_rate = 0.984, Pending_hits = 19, Reservation_fails = 12
L2_cache_bank[6]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[7]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5
L2_cache_bank[8]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 14
L2_cache_bank[9]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[10]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[11]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[12]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13
L2_cache_bank[13]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[14]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4
L2_cache_bank[15]: Access = 1200, Miss = 1200, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1
L2_total_cache_accesses = 19280
L2_total_cache_misses = 19204
L2_total_cache_miss_rate = 0.9961
L2_total_cache_pending_hits = 76
L2_total_cache_reservation_fails = 122
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 19200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 57
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 19200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 60
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 122
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.159

icnt_total_pkts_mem_to_simt=19560
icnt_total_pkts_simt_to_mem=96080
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.919398
	minimum = 6.000000
	maximum = 1167.000000
Network latency average = 36.541909
	minimum = 6.000000
	maximum = 643.000000
Slowest packet = 810
Flit latency average = 44.535611
	minimum = 6.000000
	maximum = 639.000000
Slowest flit = 5781
Fragmentation average = 2.333999
	minimum = 0.000000
	maximum = 481.000000
Injected packet rate average = 0.025493
	minimum = 0.000000 (at node 36)
	maximum = 0.040328 (at node 20)
Accepted packet rate average = 0.025493
	minimum = 0.000000 (at node 36)
	maximum = 0.040328 (at node 20)
Injected flit rate average = 0.076451
	minimum = 0.000000 (at node 36)
	maximum = 0.190533 (at node 14)
Accepted flit rate average= 0.076451
	minimum = 0.000000 (at node 36)
	maximum = 0.198995 (at node 20)
Injected packet length average = 2.998963
Accepted packet length average = 2.998963
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 49.919398 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 1167.000000 (1 samples)
Network latency average = 36.541909 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 643.000000 (1 samples)
Flit latency average = 44.535611 (1 samples)
	minimum = 6.000000 (1 samples)
	maximum = 639.000000 (1 samples)
Fragmentation average = 2.333999 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 481.000000 (1 samples)
Injected packet rate average = 0.025493 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.040328 (1 samples)
Accepted packet rate average = 0.025493 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.040328 (1 samples)
Injected flit rate average = 0.076451 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.190533 (1 samples)
Accepted flit rate average = 0.076451 (1 samples)
	minimum = 0.000000 (1 samples)
	maximum = 0.198995 (1 samples)
Injected packet size average = 2.998963 (1 samples)
Accepted packet size average = 2.998963 (1 samples)
Hops average = 1.000000 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 113178 (inst/sec)
gpgpu_simulation_rate = 1592 (cycle/sec)
gpgpu_silicon_slowdown = 1009422x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078350..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ce3e8103e9 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11copy_kernelIdEvPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11copy_kernelIdEvPKT_PS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11copy_kernelIdEvPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11copy_kernelIdEvPKT_PS0_'.
GPGPU-Sim PTX: pushing kernel '_Z11copy_kernelIdEvPKT_PS0_' to stream 0, gridDim= (100,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11copy_kernelIdEvPKT_PS0_'
Destroy streams for kernel 2: size 0
kernel_name = _Z11copy_kernelIdEvPKT_PS0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 9754
gpu_sim_insn = 1433600
gpu_ipc =     146.9756
gpu_tot_sim_cycle = 40006
gpu_tot_sim_insn = 3584000
gpu_tot_ipc =      89.5866
gpu_tot_issued_cta = 200
gpu_occupancy = 73.9759% 
gpu_tot_occupancy = 67.7194% 
max_total_param_size = 0
gpu_stall_dramfull = 213002
gpu_stall_icnt2sh    = 57569
partiton_level_parallism =       1.3164
partiton_level_parallism_total  =       0.8029
partiton_level_parallism_util =       3.2738
partiton_level_parallism_util_total  =       2.4786
L2_BW  =      67.6937 GB/Sec
L2_BW_total  =      41.2873 GB/Sec
gpu_total_sim_rate=132740

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57600
	L1I_total_cache_misses = 3970
	L1I_total_cache_miss_rate = 0.0689
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13929
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25600
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0500
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3620
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 24320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3620
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 53630
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3970
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13929
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 3870
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25600
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 57600

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3620
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 13929
ctas_completed 200, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 74, 
gpgpu_n_tot_thrd_icount = 3584000
gpgpu_n_tot_w_icount = 112000
gpgpu_n_stall_shd_mem = 652852
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6400
gpgpu_n_mem_write_global = 25600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 102400
gpgpu_n_store_insn = 409600
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 819200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3620
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3620
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 16000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1202855	W0_Idle:175849	W0_Scoreboard:53498	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:112000
single_issue_nums: WS0:49600	WS1:49600	
dual_issue_nums: WS0:3200	WS1:3200	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51200 {8:6400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3481600 {136:25600,}
traffic_breakdown_coretomem[INST_ACC_R] = 800 {8:100,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 870400 {136:6400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 204800 {8:25600,}
traffic_breakdown_memtocore[INST_ACC_R] = 13600 {136:100,}
maxmflatency = 3752 
max_icnt2mem_latency = 1470 
maxmrqlatency = 2694 
max_icnt2sh_latency = 160 
averagemflatency = 792 
avg_icnt2mem_latency = 115 
avg_mrq_latency = 306 
avg_icnt2sh_latency = 17 
mrq_lat_table:5007 	72 	556 	977 	1957 	3101 	5446 	7719 	10046 	7768 	1751 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4248 	7825 	9984 	9479 	484 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	363 	11715 	7496 	4510 	3973 	3221 	398 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	22337 	4136 	4417 	1104 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	6 	39 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        32        32        22        20        32        32        22        22        18        18        18        18 
dram[1]:        32        32        16        16        30        30        32        32        32        32        20        22        26        26        12        12 
dram[2]:        22        18        22        22        32        32        24        24        32        32        22        22        18        18        12        16 
dram[3]:        32        32        22        22        26        26        32        32        32        32        22        22        24        24        10        10 
dram[4]:        16        16        18        18        32        32        24        24        32        32        22        22        24        24        16        16 
dram[5]:        32        32        18        18        26        26        32        32        32        32        32        32        28        28        12        12 
dram[6]:        18        18        16        16        32        32        24        20        32        32        32        32        26        26        16        16 
dram[7]:        32        32        15        15        24        24        32        32        32        32        32        32        22        22        14        14 
maximum service time to same row:
dram[0]:      2980      2985      2553      2558      4561      4535      1637      1540      2562      2608      4145      3983      2723      2716      3346      3340 
dram[1]:      5176      5165      3050      3066      2986      2988      2809      2821      3476      3464      4056      4056      3610      3635      6034      6024 
dram[2]:      3570      1872      3035      3047      3433      3702      1760      1758      2579      2577      3538      3495      2752      2747      4238      4237 
dram[3]:      5683      5683      3169      3163      3227      3228      2476      2476      4244      4242      4219      4218      2943      2933      5765      5764 
dram[4]:      3433      3434      3155      3156      3886      3871      1784      1769      3392      3080      4164      4164      3315      3310      4929      4924 
dram[5]:      5641      5639      2679      2669      3120      3113      3698      3698      4168      4169      4162      4164      3922      3938      6078      6072 
dram[6]:      4127      4128      3092      3092      3936      4035      1691      1690      2978      3445      4474      4491      3445      3436      6409      6398 
dram[7]:      6021      6022      2092      2100      3354      3326      3343      3356      4015      4145      4502      4490      3874      3873      6155      6150 
average row accesses per activate:
dram[0]:  4.855263  4.972973  5.800000  6.000000  6.474576  6.586207  6.033898  5.836066  5.094594  5.385714  5.818182  5.423729  6.666667  7.272727  4.846154  5.163934 
dram[1]:  3.884211  3.936170  4.487179  4.268293  5.937500  5.846154  7.145833  7.297873  5.636364  5.636364  5.714286  6.153846  6.037736  5.818182  4.727273  4.656716 
dram[2]:  4.279070  4.267442  5.737705  5.645161  7.795918  8.000000  6.263158  5.950000  5.236111  5.094594  5.818182  6.153846  6.153846  5.925926  4.078948  4.189189 
dram[3]:  4.202247  4.348837  4.481013  4.317073  7.411765  7.714286  6.660000  6.660000  5.485294  5.651515  6.037736  6.037736  5.925926  5.925926  4.189189  4.246575 
dram[4]:  4.779221  4.972973  6.653846  6.653846  8.000000  8.000000  6.392857  6.509091  5.385714  5.529412  5.714286  5.714286  5.245902  5.333333  4.784616  5.271186 
dram[5]:  4.313953  4.313953  4.861111  5.000000  6.474576  6.474576  7.062500  7.062500  5.285714  5.873016  5.732143  5.631579  5.614035  5.818182  4.051948  4.000000 
dram[6]:  4.945946  5.013699  5.132353  5.287879  6.719298  7.660000  5.424242  5.868853  5.641791  5.906250  5.262295  5.440678  6.037736  6.037736  4.661765  4.731343 
dram[7]:  4.329412  4.329412  4.512821  4.631579  5.746269  5.746269  5.982143  6.090909  5.796875  6.081967  4.938461  5.095238  7.111111  7.619048  4.025641  4.131579 
average row locality = 44412/8152 = 5.447988
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       784       780       724       724       792       792       744       744       808       808       640       640       640       640       632       632 
dram[1]:       788       792       732       732       792       792       716       716       792       792       640       640       640       640       624       624 
dram[2]:       780       776       728       728       792       796       744       744       808       808       640       640       640       640       620       620 
dram[3]:       792       792       740       740       788       788       688       688       792       792       640       640       640       640       620       620 
dram[4]:       780       780       712       712       796       796       748       748       808       804       640       640       640       640       624       624 
dram[5]:       792       792       728       728       796       796       700       700       784       784       644       644       640       640       624       624 
dram[6]:       772       772       724       724       792       792       748       748       808       808       644       644       640       640       636       636 
dram[7]:       784       784       736       736       800       800       692       692       784       784       644       644       640       640       628       628 
total dram reads = 91732
bank skew: 808/620 = 1.30
chip skew: 11528/11400 = 1.01
number of total write accesses:
dram[0]:       692       692       668       668       736       736       680       680       700       700       640       640       640       640       628       628 
dram[1]:       688       688       668       668       728       728       656       656       696       696       640       640       640       640       624       624 
dram[2]:       692       692       672       672       736       740       684       684       700       700       640       640       640       640       620       620 
dram[3]:       704       704       676       676       724       724       644       644       700       700       640       640       640       640       620       620 
dram[4]:       692       692       672       672       740       740       684       684       700       700       640       640       640       640       620       620 
dram[5]:       692       692       672       672       732       732       656       656       696       696       640       640       640       640       624       624 
dram[6]:       692       692       672       672       740       740       684       684       704       704       640       640       640       640       632       632 
dram[7]:       688       688       672       672       740       740       648       648       700       700       640       640       640       640       628       628 
total dram writes = 85916
bank skew: 740/620 = 1.19
chip skew: 10808/10680 = 1.01
average mf latency per bank:
dram[0]:        168       162       163       164       156       150       152       145       133       128       169       158       176       166       178       177
dram[1]:        104       108       118       121       134       142       153       165       129       136       145       153       129       134       111       117
dram[2]:        151       153       149       154       166       172       143       143       126       132       159       165       169       173       154       160
dram[3]:        106       110       111       115       128       134       136       140       123       129       138       144       125       130       114       119
dram[4]:        151       159       161       169       161       168       139       148       133       137       159       169       157       165       179       185
dram[5]:        108       115       108       114       116       123       140       148       116       127       125       133       121       129       115       122
dram[6]:        188       196       176       184       171       177       160       164       148       152       167       178       182       187       193       202
dram[7]:        107       109       103       104       104       106       121       123       106       109       114       117       130       133       117       119
maximum mf latency per bank:
dram[0]:       2080      2454      2336      2776      2624      2635      2503      2575      2083      2107      2180      2122      2567      2455      2436      2486
dram[1]:       1644      1658      2213      1797      2387      2654      3290      2776      2058      2125      1751      1939      1992      1960      1602      1620
dram[2]:       2045      2277      2397      2443      3342      3752      2489      2414      1944      2210      2209      2468      2564      2676      1861      1964
dram[3]:       1906      1698      1711      1677      2219      2339      2504      2516      1885      2033      1961      2079      1664      1925      1844      1853
dram[4]:       2071      1990      2479      2728      2566      2642      2275      2292      2223      2038      2383      2394      1902      2055      2532      2543
dram[5]:       1708      1754      1706      1728      1807      1881      2269      2664      2043      2061      2804      3041      1899      1937      1561      1642
dram[6]:       2632      2566      2948      2664      2722      2905      2249      2118      2365      2477      2072      2251      2280      2500      2328      2340
dram[7]:       1780      1764      1744      1903      1685      1702      2844      2859      1860      1875      2370      2326      2042      1973      1815      1826
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62235 n_nop=38358 n_act=982 n_pre=966 n_ref_event=0 n_req=5573 n_rd=756 n_rd_L2_A=10768 n_write=10768 n_wr_bk=0 bw_util=0.7164
n_activity=50465 dram_eff=0.8835
bk0: 784a 28163i bk1: 780a 27840i bk2: 724a 29481i bk3: 724a 28620i bk4: 792a 25650i bk5: 792a 25111i bk6: 744a 28554i bk7: 744a 28362i bk8: 808a 28702i bk9: 808a 28778i bk10: 640a 30690i bk11: 640a 30736i bk12: 640a 30278i bk13: 640a 30823i bk14: 632a 30757i bk15: 632a 30699i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.823973
Row_Buffer_Locality_read = 0.987504
Row_Buffer_Locality_write = 0.648960
Bank_Level_Parallism = 10.740958
Bank_Level_Parallism_Col = 10.495018
Bank_Level_Parallism_Ready = 6.016819
write_to_read_ratio_blp_rw_average = 0.454973
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.716381 
total_CMD = 62235 
util_bw = 44584 
Wasted_Col = 5348 
Wasted_Row = 199 
Idle = 12104 

BW Util Bottlenecks: 
RCDc_limit = 161 
RCDWRc_limit = 879 
WTRc_limit = 24959 
RTWc_limit = 24010 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24959 
RTWc_limit_alone = 24010 

Commands details: 
total_CMD = 62235 
n_nop = 38358 
Read = 756 
Write = 10768 
L2_Alloc = 10768 
L2_WB = 0 
n_act = 982 
n_pre = 966 
n_ref = 0 
n_req = 5573 
total_req = 22292 

Dual Bus Interface Util: 
issued_total_row = 1948 
issued_total_col = 22292 
Row_Bus_Util =  0.031301 
CoL_Bus_Util = 0.358191 
Either_Row_CoL_Bus_Util = 0.383659 
Issued_on_Two_Bus_Simul_Util = 0.005833 
issued_two_Eff = 0.015203 
queue_avg = 45.690769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.6908
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62235 n_nop=38375 n_act=1054 n_pre=1038 n_ref_event=0 n_req=5533 n_rd=772 n_rd_L2_A=10680 n_write=10680 n_wr_bk=0 bw_util=0.7112
n_activity=50580 dram_eff=0.8751
bk0: 788a 31241i bk1: 792a 31259i bk2: 732a 30380i bk3: 732a 30296i bk4: 792a 26500i bk5: 792a 26055i bk6: 716a 28425i bk7: 716a 28182i bk8: 792a 28172i bk9: 792a 27522i bk10: 640a 29492i bk11: 640a 29991i bk12: 640a 30596i bk13: 640a 30974i bk14: 624a 33110i bk15: 624a 32861i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809507
Row_Buffer_Locality_read = 0.989172
Row_Buffer_Locality_write = 0.616854
Bank_Level_Parallism = 10.515346
Bank_Level_Parallism_Col = 10.264493
Bank_Level_Parallism_Ready = 5.915409
write_to_read_ratio_blp_rw_average = 0.451594
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.711240 
total_CMD = 62235 
util_bw = 44264 
Wasted_Col = 5585 
Wasted_Row = 247 
Idle = 12139 

BW Util Bottlenecks: 
RCDc_limit = 175 
RCDWRc_limit = 1004 
WTRc_limit = 25051 
RTWc_limit = 23326 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 25051 
RTWc_limit_alone = 23326 

Commands details: 
total_CMD = 62235 
n_nop = 38375 
Read = 772 
Write = 10680 
L2_Alloc = 10680 
L2_WB = 0 
n_act = 1054 
n_pre = 1038 
n_ref = 0 
n_req = 5533 
total_req = 22132 

Dual Bus Interface Util: 
issued_total_row = 2092 
issued_total_col = 22132 
Row_Bus_Util =  0.033615 
CoL_Bus_Util = 0.355620 
Either_Row_CoL_Bus_Util = 0.383386 
Issued_on_Two_Bus_Simul_Util = 0.005849 
issued_two_Eff = 0.015256 
queue_avg = 39.869560 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.8696
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62235 n_nop=38281 n_act=1018 n_pre=1002 n_ref_event=0 n_req=5569 n_rd=732 n_rd_L2_A=10772 n_write=10772 n_wr_bk=0 bw_util=0.7159
n_activity=50156 dram_eff=0.8883
bk0: 780a 28709i bk1: 776a 28165i bk2: 728a 29981i bk3: 728a 29253i bk4: 792a 24888i bk5: 796a 24501i bk6: 744a 27703i bk7: 744a 27598i bk8: 808a 29712i bk9: 808a 28826i bk10: 640a 30238i bk11: 640a 30044i bk12: 640a 30802i bk13: 640a 30955i bk14: 620a 31249i bk15: 620a 30933i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817202
Row_Buffer_Locality_read = 0.986787
Row_Buffer_Locality_write = 0.636094
Bank_Level_Parallism = 10.788461
Bank_Level_Parallism_Col = 10.514692
Bank_Level_Parallism_Ready = 6.010575
write_to_read_ratio_blp_rw_average = 0.453545
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.715867 
total_CMD = 62235 
util_bw = 44552 
Wasted_Col = 5218 
Wasted_Row = 108 
Idle = 12357 

BW Util Bottlenecks: 
RCDc_limit = 163 
RCDWRc_limit = 853 
WTRc_limit = 25080 
RTWc_limit = 23515 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 25080 
RTWc_limit_alone = 23515 

Commands details: 
total_CMD = 62235 
n_nop = 38281 
Read = 732 
Write = 10772 
L2_Alloc = 10772 
L2_WB = 0 
n_act = 1018 
n_pre = 1002 
n_ref = 0 
n_req = 5569 
total_req = 22276 

Dual Bus Interface Util: 
issued_total_row = 2020 
issued_total_col = 22276 
Row_Bus_Util =  0.032458 
CoL_Bus_Util = 0.357934 
Either_Row_CoL_Bus_Util = 0.384896 
Issued_on_Two_Bus_Simul_Util = 0.005495 
issued_two_Eff = 0.014277 
queue_avg = 46.079941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.0799
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62235 n_nop=38484 n_act=1031 n_pre=1015 n_ref_event=0 n_req=5524 n_rd=704 n_rd_L2_A=10696 n_write=10696 n_wr_bk=0 bw_util=0.7101
n_activity=50318 dram_eff=0.8783
bk0: 792a 29330i bk1: 792a 29207i bk2: 740a 29599i bk3: 740a 29158i bk4: 788a 27404i bk5: 788a 27009i bk6: 688a 30168i bk7: 688a 29823i bk8: 792a 27638i bk9: 792a 27315i bk10: 640a 30882i bk11: 640a 30432i bk12: 640a 31478i bk13: 640a 31495i bk14: 620a 33183i bk15: 620a 33193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813360
Row_Buffer_Locality_read = 0.992281
Row_Buffer_Locality_write = 0.622663
Bank_Level_Parallism = 10.515496
Bank_Level_Parallism_Col = 10.250998
Bank_Level_Parallism_Ready = 5.883546
write_to_read_ratio_blp_rw_average = 0.453637
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.710083 
total_CMD = 62235 
util_bw = 44192 
Wasted_Col = 5483 
Wasted_Row = 196 
Idle = 12364 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 1040 
WTRc_limit = 24464 
RTWc_limit = 23347 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24464 
RTWc_limit_alone = 23347 

Commands details: 
total_CMD = 62235 
n_nop = 38484 
Read = 704 
Write = 10696 
L2_Alloc = 10696 
L2_WB = 0 
n_act = 1031 
n_pre = 1015 
n_ref = 0 
n_req = 5524 
total_req = 22096 

Dual Bus Interface Util: 
issued_total_row = 2046 
issued_total_col = 22096 
Row_Bus_Util =  0.032875 
CoL_Bus_Util = 0.355041 
Either_Row_CoL_Bus_Util = 0.381634 
Issued_on_Two_Bus_Simul_Util = 0.006283 
issued_two_Eff = 0.016462 
queue_avg = 39.882046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.882
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62235 n_nop=38414 n_act=957 n_pre=941 n_ref_event=0 n_req=5567 n_rd=716 n_rd_L2_A=10776 n_write=10776 n_wr_bk=0 bw_util=0.7156
n_activity=50436 dram_eff=0.883
bk0: 780a 29519i bk1: 780a 29076i bk2: 712a 28808i bk3: 712a 28633i bk4: 796a 25214i bk5: 796a 25481i bk6: 748a 29758i bk7: 748a 29449i bk8: 808a 29688i bk9: 804a 29397i bk10: 640a 30657i bk11: 640a 30340i bk12: 640a 30359i bk13: 640a 30394i bk14: 624a 31582i bk15: 624a 31648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.828094
Row_Buffer_Locality_read = 0.987470
Row_Buffer_Locality_write = 0.658129
Bank_Level_Parallism = 10.600200
Bank_Level_Parallism_Col = 10.367791
Bank_Level_Parallism_Ready = 5.921988
write_to_read_ratio_blp_rw_average = 0.459636
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.715610 
total_CMD = 62235 
util_bw = 44536 
Wasted_Col = 5413 
Wasted_Row = 201 
Idle = 12085 

BW Util Bottlenecks: 
RCDc_limit = 185 
RCDWRc_limit = 877 
WTRc_limit = 24458 
RTWc_limit = 24006 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24458 
RTWc_limit_alone = 24006 

Commands details: 
total_CMD = 62235 
n_nop = 38414 
Read = 716 
Write = 10776 
L2_Alloc = 10776 
L2_WB = 0 
n_act = 957 
n_pre = 941 
n_ref = 0 
n_req = 5567 
total_req = 22268 

Dual Bus Interface Util: 
issued_total_row = 1898 
issued_total_col = 22268 
Row_Bus_Util =  0.030497 
CoL_Bus_Util = 0.357805 
Either_Row_CoL_Bus_Util = 0.382759 
Issued_on_Two_Bus_Simul_Util = 0.005544 
issued_two_Eff = 0.014483 
queue_avg = 46.073288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.0733
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62235 n_nop=38417 n_act=1041 n_pre=1025 n_ref_event=0 n_req=5530 n_rd=712 n_rd_L2_A=10704 n_write=10704 n_wr_bk=0 bw_util=0.7109
n_activity=50712 dram_eff=0.8724
bk0: 792a 30601i bk1: 792a 29945i bk2: 728a 31490i bk3: 728a 31204i bk4: 796a 27501i bk5: 796a 26994i bk6: 700a 28637i bk7: 700a 28571i bk8: 784a 27720i bk9: 784a 27511i bk10: 644a 30272i bk11: 644a 29860i bk12: 640a 31813i bk13: 640a 31083i bk14: 624a 32983i bk15: 624a 32871i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811754
Row_Buffer_Locality_read = 0.987737
Row_Buffer_Locality_write = 0.624066
Bank_Level_Parallism = 10.388906
Bank_Level_Parallism_Col = 10.148425
Bank_Level_Parallism_Ready = 5.854994
write_to_read_ratio_blp_rw_average = 0.452420
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.710854 
total_CMD = 62235 
util_bw = 44240 
Wasted_Col = 5772 
Wasted_Row = 293 
Idle = 11930 

BW Util Bottlenecks: 
RCDc_limit = 182 
RCDWRc_limit = 1058 
WTRc_limit = 25139 
RTWc_limit = 23098 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 25139 
RTWc_limit_alone = 23098 

Commands details: 
total_CMD = 62235 
n_nop = 38417 
Read = 712 
Write = 10704 
L2_Alloc = 10704 
L2_WB = 0 
n_act = 1041 
n_pre = 1025 
n_ref = 0 
n_req = 5530 
total_req = 22120 

Dual Bus Interface Util: 
issued_total_row = 2066 
issued_total_col = 22120 
Row_Bus_Util =  0.033197 
CoL_Bus_Util = 0.355427 
Either_Row_CoL_Bus_Util = 0.382711 
Issued_on_Two_Bus_Simul_Util = 0.005913 
issued_two_Eff = 0.015450 
queue_avg = 38.578018 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.578
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62235 n_nop=38246 n_act=1007 n_pre=991 n_ref_event=0 n_req=5584 n_rd=720 n_rd_L2_A=10808 n_write=10808 n_wr_bk=0 bw_util=0.7178
n_activity=50566 dram_eff=0.8834
bk0: 772a 28346i bk1: 772a 28031i bk2: 724a 28516i bk3: 724a 28222i bk4: 792a 24924i bk5: 792a 24692i bk6: 748a 28463i bk7: 748a 28606i bk8: 808a 29213i bk9: 808a 29344i bk10: 644a 31039i bk11: 644a 29929i bk12: 640a 31037i bk13: 640a 30678i bk14: 636a 31317i bk15: 636a 30802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819663
Row_Buffer_Locality_read = 0.986468
Row_Buffer_Locality_write = 0.641747
Bank_Level_Parallism = 10.713131
Bank_Level_Parallism_Col = 10.452443
Bank_Level_Parallism_Ready = 5.988611
write_to_read_ratio_blp_rw_average = 0.458991
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.717795 
total_CMD = 62235 
util_bw = 44672 
Wasted_Col = 5449 
Wasted_Row = 150 
Idle = 11964 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 907 
WTRc_limit = 24668 
RTWc_limit = 24139 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24668 
RTWc_limit_alone = 24139 

Commands details: 
total_CMD = 62235 
n_nop = 38246 
Read = 720 
Write = 10808 
L2_Alloc = 10808 
L2_WB = 0 
n_act = 1007 
n_pre = 991 
n_ref = 0 
n_req = 5584 
total_req = 22336 

Dual Bus Interface Util: 
issued_total_row = 1998 
issued_total_col = 22336 
Row_Bus_Util =  0.032104 
CoL_Bus_Util = 0.358898 
Either_Row_CoL_Bus_Util = 0.385458 
Issued_on_Two_Bus_Simul_Util = 0.005544 
issued_two_Eff = 0.014382 
queue_avg = 45.363010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.363
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=62235 n_nop=38350 n_act=1063 n_pre=1047 n_ref_event=0 n_req=5532 n_rd=704 n_rd_L2_A=10712 n_write=10712 n_wr_bk=0 bw_util=0.7111
n_activity=50518 dram_eff=0.876
bk0: 784a 30245i bk1: 784a 30088i bk2: 736a 30869i bk3: 736a 30259i bk4: 800a 27261i bk5: 800a 27082i bk6: 692a 29709i bk7: 692a 29268i bk8: 784a 28401i bk9: 784a 27930i bk10: 644a 30380i bk11: 644a 30548i bk12: 640a 31042i bk13: 640a 30555i bk14: 628a 32943i bk15: 628a 32484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807845
Row_Buffer_Locality_read = 0.989839
Row_Buffer_Locality_write = 0.613891
Bank_Level_Parallism = 10.435261
Bank_Level_Parallism_Col = 10.164589
Bank_Level_Parallism_Ready = 5.863377
write_to_read_ratio_blp_rw_average = 0.454331
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.711111 
total_CMD = 62235 
util_bw = 44256 
Wasted_Col = 5616 
Wasted_Row = 212 
Idle = 12151 

BW Util Bottlenecks: 
RCDc_limit = 155 
RCDWRc_limit = 978 
WTRc_limit = 24500 
RTWc_limit = 23397 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 24500 
RTWc_limit_alone = 23397 

Commands details: 
total_CMD = 62235 
n_nop = 38350 
Read = 704 
Write = 10712 
L2_Alloc = 10712 
L2_WB = 0 
n_act = 1063 
n_pre = 1047 
n_ref = 0 
n_req = 5532 
total_req = 22128 

Dual Bus Interface Util: 
issued_total_row = 2110 
issued_total_col = 22128 
Row_Bus_Util =  0.033904 
CoL_Bus_Util = 0.355556 
Either_Row_CoL_Bus_Util = 0.383787 
Issued_on_Two_Bus_Simul_Util = 0.005672 
issued_two_Eff = 0.014779 
queue_avg = 38.209126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2091

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2020, Miss = 1441, Miss_rate = 0.713, Pending_hits = 19, Reservation_fails = 11
L2_cache_bank[1]: Access = 2000, Miss = 1440, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 11
L2_cache_bank[2]: Access = 2000, Miss = 1431, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[3]: Access = 2020, Miss = 1432, Miss_rate = 0.709, Pending_hits = 19, Reservation_fails = 7
L2_cache_bank[4]: Access = 2020, Miss = 1438, Miss_rate = 0.712, Pending_hits = 19, Reservation_fails = 10
L2_cache_bank[5]: Access = 2020, Miss = 1438, Miss_rate = 0.712, Pending_hits = 19, Reservation_fails = 13
L2_cache_bank[6]: Access = 2000, Miss = 1425, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[7]: Access = 2000, Miss = 1425, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[8]: Access = 2000, Miss = 1437, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 16
L2_cache_bank[9]: Access = 2000, Miss = 1436, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 18
L2_cache_bank[10]: Access = 2020, Miss = 1427, Miss_rate = 0.706, Pending_hits = 19, Reservation_fails = 10
L2_cache_bank[11]: Access = 2020, Miss = 1427, Miss_rate = 0.706, Pending_hits = 19, Reservation_fails = 15
L2_cache_bank[12]: Access = 2000, Miss = 1441, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 19
L2_cache_bank[13]: Access = 2000, Miss = 1441, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 14
L2_cache_bank[14]: Access = 2000, Miss = 1427, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[15]: Access = 2000, Miss = 1427, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 4
L2_total_cache_accesses = 32120
L2_total_cache_misses = 22933
L2_total_cache_miss_rate = 0.7140
L2_total_cache_pending_hits = 114
L2_total_cache_reservation_fails = 172
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4952
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21479
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 95
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 95
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6400
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 25600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 100
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 172
L2_cache_data_port_util = 0.057
L2_cache_fill_port_util = 0.143

icnt_total_pkts_mem_to_simt=58160
icnt_total_pkts_simt_to_mem=134520
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 60.916238
	minimum = 6.000000
	maximum = 1468.000000
Network latency average = 38.063240
	minimum = 6.000000
	maximum = 1364.000000
Slowest packet = 41028
Flit latency average = 27.319289
	minimum = 6.000000
	maximum = 1364.000000
Slowest flit = 118862
Fragmentation average = 0.388435
	minimum = 0.000000
	maximum = 1317.000000
Injected packet rate average = 0.052655
	minimum = 0.000000 (at node 36)
	maximum = 0.084068 (at node 30)
Accepted packet rate average = 0.052655
	minimum = 0.000000 (at node 36)
	maximum = 0.084068 (at node 30)
Injected flit rate average = 0.157966
	minimum = 0.000000 (at node 36)
	maximum = 0.256305 (at node 30)
Accepted flit rate average= 0.157966
	minimum = 0.000000 (at node 36)
	maximum = 0.248103 (at node 30)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 55.417818 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 1317.500000 (2 samples)
Network latency average = 37.302574 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 1003.500000 (2 samples)
Flit latency average = 35.927450 (2 samples)
	minimum = 6.000000 (2 samples)
	maximum = 1001.500000 (2 samples)
Fragmentation average = 1.361217 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 899.000000 (2 samples)
Injected packet rate average = 0.039074 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.062198 (2 samples)
Accepted packet rate average = 0.039074 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.062198 (2 samples)
Injected flit rate average = 0.117209 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.223419 (2 samples)
Accepted flit rate average = 0.117209 (2 samples)
	minimum = 0.000000 (2 samples)
	maximum = 0.223549 (2 samples)
Injected packet size average = 2.999662 (2 samples)
Accepted packet size average = 2.999662 (2 samples)
Hops average = 1.000000 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 132740 (inst/sec)
gpgpu_simulation_rate = 1481 (cycle/sec)
gpgpu_silicon_slowdown = 1085077x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078358..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078350..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ce3e81043d (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10mul_kernelIdEvPT_PKS0_'...
GPGPU-Sim PTX: reconvergence points for _Z10mul_kernelIdEvPT_PKS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10mul_kernelIdEvPT_PKS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10mul_kernelIdEvPT_PKS0_'.
GPGPU-Sim PTX: pushing kernel '_Z10mul_kernelIdEvPT_PKS0_' to stream 0, gridDim= (100,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z10mul_kernelIdEvPT_PKS0_'
Destroy streams for kernel 3: size 0
kernel_name = _Z10mul_kernelIdEvPT_PKS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 11655
gpu_sim_insn = 1536000
gpu_ipc =     131.7889
gpu_tot_sim_cycle = 51661
gpu_tot_sim_insn = 5120000
gpu_tot_ipc =      99.1076
gpu_tot_issued_cta = 300
gpu_occupancy = 70.8027% 
gpu_tot_occupancy = 68.4084% 
max_total_param_size = 0
gpu_stall_dramfull = 259996
gpu_stall_icnt2sh    = 97088
partiton_level_parallism =       1.1017
partiton_level_parallism_total  =       0.8703
partiton_level_parallism_util =       2.5929
partiton_level_parallism_util_total  =       2.5102
L2_BW  =      56.6524 GB/Sec
L2_BW_total  =      44.7537 GB/Sec
gpu_total_sim_rate=142222

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 83200
	L1I_total_cache_misses = 5890
	L1I_total_cache_miss_rate = 0.0708
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23109
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 32000
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0400
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3620
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30720
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3620
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 77310
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5890
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23109
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5750
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 83200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3620
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 23109
ctas_completed 300, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 156, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 119, 
gpgpu_n_tot_thrd_icount = 5120000
gpgpu_n_tot_w_icount = 160000
gpgpu_n_stall_shd_mem = 810983
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12800
gpgpu_n_mem_write_global = 32000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 204800
gpgpu_n_store_insn = 512000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1024000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3620
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3620
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22400
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1442109	W0_Idle:284238	W0_Scoreboard:100479	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:160000
single_issue_nums: WS0:73600	WS1:73600	
dual_issue_nums: WS0:3200	WS1:3200	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 102400 {8:12800,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4352000 {136:32000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1740800 {136:12800,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256000 {8:32000,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
maxmflatency = 3752 
max_icnt2mem_latency = 1470 
maxmrqlatency = 2694 
max_icnt2sh_latency = 164 
averagemflatency = 745 
avg_icnt2mem_latency = 119 
avg_mrq_latency = 308 
avg_icnt2sh_latency = 20 
mrq_lat_table:6180 	87 	699 	1148 	2434 	3815 	6830 	9899 	13696 	10498 	1912 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5387 	12515 	15226 	11176 	516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	653 	15807 	10215 	6358 	5819 	4544 	1120 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	27151 	8315 	7593 	1728 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	8 	58 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        30        30        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        28        28        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        26        26        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        24        24        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      3679      3896      2938      3105      4561      4535      2929      3210      2935      3105      4145      3983      3234      3500      3973      4070 
dram[1]:      5176      5165      3052      3066      2986      2988      3500      3441      3476      3464      4056      4056      3610      3635      6034      6024 
dram[2]:      4156      4150      3035      3047      3433      3702      3133      3186      3150      3150      3538      3495      3432      3436      4238      4237 
dram[3]:      5683      5683      3169      3163      3227      3228      3350      3335      4244      4242      4219      4218      3871      3881      5765      5764 
dram[4]:      4157      4177      3155      3156      3886      3871      3015      3021      3392      3166      4164      4164      3315      3310      4929      4924 
dram[5]:      5641      5639      2884      2895      3120      3113      3698      3698      4168      4169      4162      4164      3922      3938      6078      6072 
dram[6]:      4127      4128      3092      3092      3936      4035      3314      3315      2978      3445      4474      4491      3900      3905      6409      6398 
dram[7]:      6021      6022      3097      3200      3354      3326      3461      3428      4015      4145      4502      4490      3874      3873      6155      6150 
average row accesses per activate:
dram[0]:  5.886076  6.025974  7.323077  7.555555  7.587302  7.468750  7.290323  7.062500  6.142857  6.479452  7.172414  6.709677  8.156863  8.851064  6.044117  6.421875 
dram[1]:  4.744898  4.804124  5.623529  5.370787  6.704226  6.611111  8.607843  8.780000  6.782609  6.782609  7.050848  7.563636  7.428571  7.172414  5.913043  5.828571 
dram[2]:  5.213483  5.202247  6.927536  6.638889  8.851851  9.056603  7.550000  7.190476  6.306667  6.142857  7.172414  7.563636  7.563636  7.298245  5.113924  5.246753 
dram[3]:  5.108696  5.280899  5.477273  5.296703  8.172414  8.464286  8.094339  8.094339  6.605634  6.797101  7.428571  7.428571  7.298245  7.298245  5.272727  5.342105 
dram[4]:  5.800000  6.025974  8.172414  8.172414  8.888889  8.888889  7.694915  7.827586  6.479452  6.647887  7.050848  7.050848  6.500000  6.603175  5.985294  6.564516 
dram[5]:  5.247191  5.247191  5.975000  6.128205  7.242424  7.242424  8.529411  8.529411  6.213333  7.060606  7.067797  6.950000  6.933333  7.172414  5.100000  5.037037 
dram[6]:  5.935897  6.012987  6.276316  6.625000  7.603175  8.553572  6.579710  7.093750  6.771429  7.074627  6.515625  6.725806  7.428571  7.428571  5.816901  5.900000 
dram[7]:  5.272727  5.272727  5.647059  5.853659  6.328948  6.328948  7.305085  7.431035  6.970149  7.296875  6.132353  6.318182  8.666667  9.244445  5.061728  5.189873 
average row locality = 57210/8663 = 6.603948
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       976       972       980       980       984       984       936       936      1000      1000       832       832       832       832       824       824 
dram[1]:       980       984       988       988       984       984       908       908       984       984       832       832       832       832       816       816 
dram[2]:       972       968       984       984       984       988       936       936      1000      1000       832       832       832       832       808       808 
dram[3]:       984       984       996       996       980       980       880       880       984       984       832       832       832       832       812       812 
dram[4]:       972       972       968       968       988       988       940       940      1000       996       832       832       832       832       816       816 
dram[5]:       984       984       984       984       988       988       892       892       976       976       836       836       832       832       816       816 
dram[6]:       968       968       980       980       984       984       940       940      1000      1000       836       836       832       832       828       828 
dram[7]:       976       976       992       992       992       992       884       884       976       976       836       836       832       832       820       820 
total dram reads = 117332
bank skew: 1000/808 = 1.24
chip skew: 14736/14600 = 1.01
number of total write accesses:
dram[0]:       884       884       924       924       928       928       872       872       892       892       832       832       832       832       820       820 
dram[1]:       880       880       924       924       920       920       848       848       888       888       832       832       832       832       816       816 
dram[2]:       884       884       928       928       928       932       876       876       892       892       832       832       832       832       808       808 
dram[3]:       896       896       932       932       916       916       836       836       892       892       832       832       832       832       812       812 
dram[4]:       884       884       928       928       932       932       876       876       892       892       832       832       832       832       812       812 
dram[5]:       884       884       928       928       924       924       848       848       888       888       832       832       832       832       816       816 
dram[6]:       884       884       928       928       932       932       876       876       896       896       832       832       832       832       824       824 
dram[7]:       880       880       928       928       932       932       840       840       892       892       832       832       832       832       820       820 
total dram writes = 111508
bank skew: 932/808 = 1.15
chip skew: 14008/13880 = 1.01
average mf latency per bank:
dram[0]:        173       164       177       169       178       164       165       151       145       134       175       159       180       170       183       177
dram[1]:        115       117       122       123       137       143       151       161       131       133       145       150       133       136       117       122
dram[2]:        151       154       154       156       174       179       147       147       132       137       159       165       165       170       157       163
dram[3]:        112       115       115       118       132       136       139       142       125       131       138       141       131       135       119       126
dram[4]:        151       158       159       166       167       173       145       152       136       140       157       165       157       164       172       178
dram[5]:        116       123       114       119       125       131       144       153       120       130       128       135       129       137       121       127
dram[6]:        181       187       170       179       175       181       162       167       150       154       164       173       180       185       187       194
dram[7]:        114       115       110       112       112       114       125       126       112       114       119       121       136       138       121       124
maximum mf latency per bank:
dram[0]:       2080      2454      3228      3170      3052      2688      2503      2575      2083      2107      2180      2122      2567      2455      2436      2486
dram[1]:       1672      1658      2213      1986      2387      2654      3290      2776      2058      2125      1751      1939      1992      1960      1602      1620
dram[2]:       2045      2277      2397      2443      3342      3752      2489      2414      1944      2210      2209      2468      2564      2676      1861      1964
dram[3]:       1906      1698      1836      1912      2219      2339      2504      2516      1885      2033      1961      2079      1664      1925      1844      1853
dram[4]:       2071      1990      2479      2728      2566      2642      2275      2292      2223      2038      2383      2394      1902      2055      2532      2543
dram[5]:       1708      1754      1706      1728      1807      1881      2269      2664      2043      2061      2804      3041      1899      1937      1561      1642
dram[6]:       2632      2566      2948      2664      2722      2905      2249      2118      2365      2477      2072      2251      2280      2500      2328      2340
dram[7]:       1780      1764      1744      1984      1710      1821      2844      2859      1860      1875      2370      2326      2042      1973      1815      1826
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80366 n_nop=49990 n_act=1038 n_pre=1022 n_ref_event=0 n_req=7173 n_rd=756 n_rd_L2_A=13968 n_write=13968 n_wr_bk=0 bw_util=0.714
n_activity=64890 dram_eff=0.8843
bk0: 976a 37337i bk1: 972a 37241i bk2: 980a 36317i bk3: 980a 35691i bk4: 984a 34310i bk5: 984a 33906i bk6: 936a 37049i bk7: 936a 37146i bk8: 1000a 36836i bk9: 1000a 37959i bk10: 832a 39147i bk11: 832a 39656i bk12: 832a 38864i bk13: 832a 39715i bk14: 824a 39469i bk15: 824a 39367i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.855430
Row_Buffer_Locality_read = 0.990220
Row_Buffer_Locality_write = 0.713345
Bank_Level_Parallism = 10.746383
Bank_Level_Parallism_Col = 10.547725
Bank_Level_Parallism_Ready = 6.004372
write_to_read_ratio_blp_rw_average = 0.461570
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.714033 
total_CMD = 80366 
util_bw = 57384 
Wasted_Col = 6912 
Wasted_Row = 226 
Idle = 15844 

BW Util Bottlenecks: 
RCDc_limit = 161 
RCDWRc_limit = 942 
WTRc_limit = 32266 
RTWc_limit = 31288 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 32266 
RTWc_limit_alone = 31288 

Commands details: 
total_CMD = 80366 
n_nop = 49990 
Read = 756 
Write = 13968 
L2_Alloc = 13968 
L2_WB = 0 
n_act = 1038 
n_pre = 1022 
n_ref = 0 
n_req = 7173 
total_req = 28692 

Dual Bus Interface Util: 
issued_total_row = 2060 
issued_total_col = 28692 
Row_Bus_Util =  0.025633 
CoL_Bus_Util = 0.357017 
Either_Row_CoL_Bus_Util = 0.377971 
Issued_on_Two_Bus_Simul_Util = 0.004679 
issued_two_Eff = 0.012378 
queue_avg = 46.029541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.0295
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80366 n_nop=49985 n_act=1118 n_pre=1102 n_ref_event=0 n_req=7133 n_rd=772 n_rd_L2_A=13880 n_write=13880 n_wr_bk=0 bw_util=0.7101
n_activity=65107 dram_eff=0.8765
bk0: 980a 40486i bk1: 984a 40520i bk2: 988a 37371i bk3: 988a 37419i bk4: 984a 35814i bk5: 984a 35583i bk6: 908a 37202i bk7: 908a 36711i bk8: 984a 37249i bk9: 984a 36917i bk10: 832a 38815i bk11: 832a 39209i bk12: 832a 39651i bk13: 832a 39557i bk14: 816a 42113i bk15: 816a 42063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.843264
Row_Buffer_Locality_read = 0.991537
Row_Buffer_Locality_write = 0.686743
Bank_Level_Parallism = 10.480334
Bank_Level_Parallism_Col = 10.275883
Bank_Level_Parallism_Ready = 5.891548
write_to_read_ratio_blp_rw_average = 0.457490
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.710052 
total_CMD = 80366 
util_bw = 57064 
Wasted_Col = 7248 
Wasted_Row = 271 
Idle = 15783 

BW Util Bottlenecks: 
RCDc_limit = 175 
RCDWRc_limit = 1087 
WTRc_limit = 32661 
RTWc_limit = 30458 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 32661 
RTWc_limit_alone = 30458 

Commands details: 
total_CMD = 80366 
n_nop = 49985 
Read = 772 
Write = 13880 
L2_Alloc = 13880 
L2_WB = 0 
n_act = 1118 
n_pre = 1102 
n_ref = 0 
n_req = 7133 
total_req = 28532 

Dual Bus Interface Util: 
issued_total_row = 2220 
issued_total_col = 28532 
Row_Bus_Util =  0.027624 
CoL_Bus_Util = 0.355026 
Either_Row_CoL_Bus_Util = 0.378033 
Issued_on_Two_Bus_Simul_Util = 0.004616 
issued_two_Eff = 0.012212 
queue_avg = 39.729748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.7297
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80366 n_nop=49919 n_act=1082 n_pre=1066 n_ref_event=0 n_req=7165 n_rd=732 n_rd_L2_A=13964 n_write=13964 n_wr_bk=0 bw_util=0.7132
n_activity=64621 dram_eff=0.887
bk0: 972a 38264i bk1: 968a 37656i bk2: 984a 37246i bk3: 984a 36750i bk4: 984a 33639i bk5: 988a 33233i bk6: 936a 36317i bk7: 936a 36112i bk8: 1000a 38245i bk9: 1000a 37365i bk10: 832a 38718i bk11: 832a 38661i bk12: 832a 39961i bk13: 832a 39944i bk14: 808a 40499i bk15: 808a 40061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.848988
Row_Buffer_Locality_read = 0.989657
Row_Buffer_Locality_write = 0.700945
Bank_Level_Parallism = 10.746501
Bank_Level_Parallism_Col = 10.526136
Bank_Level_Parallism_Ready = 5.996216
write_to_read_ratio_blp_rw_average = 0.459429
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.713237 
total_CMD = 80366 
util_bw = 57320 
Wasted_Col = 6808 
Wasted_Row = 145 
Idle = 16093 

BW Util Bottlenecks: 
RCDc_limit = 163 
RCDWRc_limit = 930 
WTRc_limit = 32366 
RTWc_limit = 30636 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 32366 
RTWc_limit_alone = 30636 

Commands details: 
total_CMD = 80366 
n_nop = 49919 
Read = 732 
Write = 13964 
L2_Alloc = 13964 
L2_WB = 0 
n_act = 1082 
n_pre = 1066 
n_ref = 0 
n_req = 7165 
total_req = 28660 

Dual Bus Interface Util: 
issued_total_row = 2148 
issued_total_col = 28660 
Row_Bus_Util =  0.026728 
CoL_Bus_Util = 0.356618 
Either_Row_CoL_Bus_Util = 0.378854 
Issued_on_Two_Bus_Simul_Util = 0.004492 
issued_two_Eff = 0.011857 
queue_avg = 46.177052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.1771
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80366 n_nop=50093 n_act=1099 n_pre=1083 n_ref_event=0 n_req=7124 n_rd=704 n_rd_L2_A=13896 n_write=13896 n_wr_bk=0 bw_util=0.7092
n_activity=64733 dram_eff=0.8804
bk0: 984a 38353i bk1: 984a 38384i bk2: 996a 36430i bk3: 996a 35873i bk4: 980a 36721i bk5: 980a 36284i bk6: 880a 39030i bk7: 880a 38565i bk8: 984a 36437i bk9: 984a 35935i bk10: 832a 39288i bk11: 832a 38924i bk12: 832a 39805i bk13: 832a 39721i bk14: 812a 41807i bk15: 812a 41704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.845733
Row_Buffer_Locality_read = 0.993973
Row_Buffer_Locality_write = 0.689983
Bank_Level_Parallism = 10.588436
Bank_Level_Parallism_Col = 10.372773
Bank_Level_Parallism_Ready = 5.915209
write_to_read_ratio_blp_rw_average = 0.460709
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.709156 
total_CMD = 80366 
util_bw = 56992 
Wasted_Col = 7022 
Wasted_Row = 224 
Idle = 16128 

BW Util Bottlenecks: 
RCDc_limit = 113 
RCDWRc_limit = 1097 
WTRc_limit = 31729 
RTWc_limit = 30491 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31729 
RTWc_limit_alone = 30491 

Commands details: 
total_CMD = 80366 
n_nop = 50093 
Read = 704 
Write = 13896 
L2_Alloc = 13896 
L2_WB = 0 
n_act = 1099 
n_pre = 1083 
n_ref = 0 
n_req = 7124 
total_req = 28496 

Dual Bus Interface Util: 
issued_total_row = 2182 
issued_total_col = 28496 
Row_Bus_Util =  0.027151 
CoL_Bus_Util = 0.354578 
Either_Row_CoL_Bus_Util = 0.376689 
Issued_on_Two_Bus_Simul_Util = 0.005039 
issued_two_Eff = 0.013378 
queue_avg = 40.119167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=40.1192
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80366 n_nop=50043 n_act=1017 n_pre=1001 n_ref_event=0 n_req=7167 n_rd=716 n_rd_L2_A=13976 n_write=13976 n_wr_bk=0 bw_util=0.7134
n_activity=64839 dram_eff=0.8843
bk0: 972a 39179i bk1: 972a 38626i bk2: 968a 35616i bk3: 968a 35361i bk4: 988a 34151i bk5: 988a 34368i bk6: 940a 38073i bk7: 940a 37884i bk8: 1000a 38691i bk9: 996a 38435i bk10: 832a 39644i bk11: 832a 39376i bk12: 832a 39202i bk13: 832a 39202i bk14: 816a 40215i bk15: 816a 40627i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.858100
Row_Buffer_Locality_read = 0.990199
Row_Buffer_Locality_write = 0.719233
Bank_Level_Parallism = 10.611164
Bank_Level_Parallism_Col = 10.421261
Bank_Level_Parallism_Ready = 5.929159
write_to_read_ratio_blp_rw_average = 0.465123
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.713436 
total_CMD = 80366 
util_bw = 57336 
Wasted_Col = 6962 
Wasted_Row = 225 
Idle = 15843 

BW Util Bottlenecks: 
RCDc_limit = 185 
RCDWRc_limit = 928 
WTRc_limit = 31662 
RTWc_limit = 31409 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31662 
RTWc_limit_alone = 31409 

Commands details: 
total_CMD = 80366 
n_nop = 50043 
Read = 716 
Write = 13976 
L2_Alloc = 13976 
L2_WB = 0 
n_act = 1017 
n_pre = 1001 
n_ref = 0 
n_req = 7167 
total_req = 28668 

Dual Bus Interface Util: 
issued_total_row = 2018 
issued_total_col = 28668 
Row_Bus_Util =  0.025110 
CoL_Bus_Util = 0.356718 
Either_Row_CoL_Bus_Util = 0.377311 
Issued_on_Two_Bus_Simul_Util = 0.004517 
issued_two_Eff = 0.011971 
queue_avg = 46.051964 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.052
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc0189d80, atomic=0 1 entries : 0x7f1100b2cae0 :  mf: uid=214590, sid01:w61, part=5, addr=0xc0189d80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (51660), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80366 n_nop=50025 n_act=1109 n_pre=1093 n_ref_event=0 n_req=7130 n_rd=712 n_rd_L2_A=13904 n_write=13904 n_wr_bk=0 bw_util=0.7098
n_activity=65201 dram_eff=0.8748
bk0: 984a 39737i bk1: 984a 38765i bk2: 984a 38509i bk3: 984a 38189i bk4: 988a 37190i bk5: 988a 36367i bk6: 892a 37378i bk7: 892a 37204i bk8: 976a 37322i bk9: 976a 36476i bk10: 836a 39439i bk11: 836a 38720i bk12: 832a 40646i bk13: 832a 39768i bk14: 816a 42117i bk15: 816a 42042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.844460
Row_Buffer_Locality_read = 0.990421
Row_Buffer_Locality_write = 0.691024
Bank_Level_Parallism = 10.399710
Bank_Level_Parallism_Col = 10.199857
Bank_Level_Parallism_Ready = 5.855409
write_to_read_ratio_blp_rw_average = 0.459792
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.709753 
total_CMD = 80366 
util_bw = 57040 
Wasted_Col = 7417 
Wasted_Row = 305 
Idle = 15604 

BW Util Bottlenecks: 
RCDc_limit = 182 
RCDWRc_limit = 1118 
WTRc_limit = 32359 
RTWc_limit = 30344 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 32359 
RTWc_limit_alone = 30344 

Commands details: 
total_CMD = 80366 
n_nop = 50025 
Read = 712 
Write = 13904 
L2_Alloc = 13904 
L2_WB = 0 
n_act = 1109 
n_pre = 1093 
n_ref = 0 
n_req = 7130 
total_req = 28520 

Dual Bus Interface Util: 
issued_total_row = 2202 
issued_total_col = 28520 
Row_Bus_Util =  0.027400 
CoL_Bus_Util = 0.354876 
Either_Row_CoL_Bus_Util = 0.377535 
Issued_on_Two_Bus_Simul_Util = 0.004741 
issued_two_Eff = 0.012557 
queue_avg = 38.523304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.5233
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80366 n_nop=49862 n_act=1071 n_pre=1055 n_ref_event=0 n_req=7186 n_rd=728 n_rd_L2_A=14008 n_write=14008 n_wr_bk=0 bw_util=0.7153
n_activity=64992 dram_eff=0.8845
bk0: 968a 37156i bk1: 968a 36881i bk2: 980a 35355i bk3: 980a 34387i bk4: 984a 33629i bk5: 984a 33436i bk6: 940a 36815i bk7: 940a 36917i bk8: 1000a 37669i bk9: 1000a 37806i bk10: 836a 40049i bk11: 836a 38937i bk12: 832a 39873i bk13: 832a 39417i bk14: 828a 39936i bk15: 828a 39279i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.850960
Row_Buffer_Locality_read = 0.988599
Row_Buffer_Locality_write = 0.706168
Bank_Level_Parallism = 10.766118
Bank_Level_Parallism_Col = 10.557241
Bank_Level_Parallism_Ready = 6.011701
write_to_read_ratio_blp_rw_average = 0.464963
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.715327 
total_CMD = 80366 
util_bw = 57488 
Wasted_Col = 6951 
Wasted_Row = 198 
Idle = 15729 

BW Util Bottlenecks: 
RCDc_limit = 153 
RCDWRc_limit = 993 
WTRc_limit = 31973 
RTWc_limit = 31568 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31973 
RTWc_limit_alone = 31568 

Commands details: 
total_CMD = 80366 
n_nop = 49862 
Read = 728 
Write = 14008 
L2_Alloc = 14008 
L2_WB = 0 
n_act = 1071 
n_pre = 1055 
n_ref = 0 
n_req = 7186 
total_req = 28744 

Dual Bus Interface Util: 
issued_total_row = 2126 
issued_total_col = 28744 
Row_Bus_Util =  0.026454 
CoL_Bus_Util = 0.357664 
Either_Row_CoL_Bus_Util = 0.379564 
Issued_on_Two_Bus_Simul_Util = 0.004554 
issued_two_Eff = 0.011998 
queue_avg = 45.699238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.6992
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents
MSHR: tag=0xc0189f00, atomic=0 1 entries : 0x7f1101fa8fe0 :  mf: uid=214595, sid01:w63, part=7, addr=0xc0189f00, load , size=128, unknown  status = IN_PARTITION_DRAM (51660), 

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc0189f80, atomic=0 1 entries : 0x7f1100420870 :  mf: uid=214593, sid01:w63, part=7, addr=0xc0189f80, load , size=128, unknown  status = IN_PARTITION_DRAM (51659), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80366 n_nop=49960 n_act=1130 n_pre=1114 n_ref_event=0 n_req=7132 n_rd=704 n_rd_L2_A=13909 n_write=13912 n_wr_bk=0 bw_util=0.7099
n_activity=65007 dram_eff=0.8776
bk0: 976a 39423i bk1: 976a 39280i bk2: 989a 37958i bk3: 992a 37401i bk4: 992a 36830i bk5: 992a 36504i bk6: 884a 38986i bk7: 884a 38376i bk8: 976a 37807i bk9: 976a 37136i bk10: 836a 39295i bk11: 836a 39259i bk12: 832a 39729i bk13: 832a 39218i bk14: 820a 42322i bk15: 820a 41673i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.841559
Row_Buffer_Locality_read = 0.992063
Row_Buffer_Locality_write = 0.683439
Bank_Level_Parallism = 10.412551
Bank_Level_Parallism_Col = 10.191710
Bank_Level_Parallism_Ready = 5.845719
write_to_read_ratio_blp_rw_average = 0.460363
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.709877 
total_CMD = 80366 
util_bw = 57049 
Wasted_Col = 7267 
Wasted_Row = 237 
Idle = 15813 

BW Util Bottlenecks: 
RCDc_limit = 155 
RCDWRc_limit = 1031 
WTRc_limit = 31853 
RTWc_limit = 30540 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 31853 
RTWc_limit_alone = 30540 

Commands details: 
total_CMD = 80366 
n_nop = 49960 
Read = 704 
Write = 13912 
L2_Alloc = 13909 
L2_WB = 0 
n_act = 1130 
n_pre = 1114 
n_ref = 0 
n_req = 7132 
total_req = 28525 

Dual Bus Interface Util: 
issued_total_row = 2244 
issued_total_col = 28525 
Row_Bus_Util =  0.027922 
CoL_Bus_Util = 0.354939 
Either_Row_CoL_Bus_Util = 0.378344 
Issued_on_Two_Bus_Simul_Util = 0.004517 
issued_two_Eff = 0.011938 
queue_avg = 38.250431 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2504

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2820, Miss = 1841, Miss_rate = 0.653, Pending_hits = 19, Reservation_fails = 35
L2_cache_bank[1]: Access = 2800, Miss = 1840, Miss_rate = 0.657, Pending_hits = 0, Reservation_fails = 25
L2_cache_bank[2]: Access = 2800, Miss = 1831, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 16
L2_cache_bank[3]: Access = 2820, Miss = 1832, Miss_rate = 0.650, Pending_hits = 19, Reservation_fails = 10
L2_cache_bank[4]: Access = 2820, Miss = 1837, Miss_rate = 0.651, Pending_hits = 19, Reservation_fails = 15
L2_cache_bank[5]: Access = 2820, Miss = 1837, Miss_rate = 0.651, Pending_hits = 19, Reservation_fails = 17
L2_cache_bank[6]: Access = 2800, Miss = 1825, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 10
L2_cache_bank[7]: Access = 2800, Miss = 1825, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 11
L2_cache_bank[8]: Access = 2800, Miss = 1837, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 29
L2_cache_bank[9]: Access = 2800, Miss = 1836, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 29
L2_cache_bank[10]: Access = 2820, Miss = 1827, Miss_rate = 0.648, Pending_hits = 19, Reservation_fails = 26
L2_cache_bank[11]: Access = 2820, Miss = 1827, Miss_rate = 0.648, Pending_hits = 19, Reservation_fails = 30
L2_cache_bank[12]: Access = 2820, Miss = 1842, Miss_rate = 0.653, Pending_hits = 19, Reservation_fails = 24
L2_cache_bank[13]: Access = 2820, Miss = 1842, Miss_rate = 0.653, Pending_hits = 19, Reservation_fails = 20
L2_cache_bank[14]: Access = 2800, Miss = 1827, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 9
L2_cache_bank[15]: Access = 2800, Miss = 1827, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 8
L2_total_cache_accesses = 44960
L2_total_cache_misses = 29333
L2_total_cache_miss_rate = 0.6524
L2_total_cache_pending_hits = 152
L2_total_cache_reservation_fails = 314
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4123
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27877
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 314
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 133
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 133
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12800
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 140
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 314
L2_cache_data_port_util = 0.075
L2_cache_fill_port_util = 0.142

icnt_total_pkts_mem_to_simt=96760
icnt_total_pkts_simt_to_mem=172960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.504478
	minimum = 6.000000
	maximum = 965.000000
Network latency average = 41.165654
	minimum = 6.000000
	maximum = 725.000000
Slowest packet = 65452
Flit latency average = 28.774416
	minimum = 6.000000
	maximum = 725.000000
Slowest flit = 194670
Fragmentation average = 0.409307
	minimum = 0.000000
	maximum = 459.000000
Injected packet rate average = 0.044067
	minimum = 0.000000 (at node 36)
	maximum = 0.070356 (at node 32)
Accepted packet rate average = 0.044067
	minimum = 0.000000 (at node 36)
	maximum = 0.070356 (at node 32)
Injected flit rate average = 0.132201
	minimum = 0.000000 (at node 36)
	maximum = 0.214500 (at node 32)
Accepted flit rate average= 0.132201
	minimum = 0.000000 (at node 36)
	maximum = 0.207636 (at node 32)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 58.446705 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 1200.000000 (3 samples)
Network latency average = 38.590268 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 910.666667 (3 samples)
Flit latency average = 33.543105 (3 samples)
	minimum = 6.000000 (3 samples)
	maximum = 909.333333 (3 samples)
Fragmentation average = 1.043913 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 752.333333 (3 samples)
Injected packet rate average = 0.040738 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.064917 (3 samples)
Accepted packet rate average = 0.040738 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.064917 (3 samples)
Injected flit rate average = 0.122206 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.220446 (3 samples)
Accepted flit rate average = 0.122206 (3 samples)
	minimum = 0.000000 (3 samples)
	maximum = 0.218245 (3 samples)
Injected packet size average = 2.999784 (3 samples)
Accepted packet size average = 2.999784 (3 samples)
Hops average = 1.000000 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 36 sec (36 sec)
gpgpu_simulation_rate = 142222 (inst/sec)
gpgpu_simulation_rate = 1435 (cycle/sec)
gpgpu_silicon_slowdown = 1119860x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078338..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078330..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078328..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ce3e81040f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10add_kernelIdEvPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z10add_kernelIdEvPKT_S2_PS0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10add_kernelIdEvPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10add_kernelIdEvPKT_S2_PS0_'.
GPGPU-Sim PTX: pushing kernel '_Z10add_kernelIdEvPKT_S2_PS0_' to stream 0, gridDim= (100,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z10add_kernelIdEvPKT_S2_PS0_'
Destroy streams for kernel 4: size 0
kernel_name = _Z10add_kernelIdEvPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 15105
gpu_sim_insn = 1945600
gpu_ipc =     128.8050
gpu_tot_sim_cycle = 66766
gpu_tot_sim_insn = 7065600
gpu_tot_ipc =     105.8263
gpu_tot_issued_cta = 400
gpu_occupancy = 67.1111% 
gpu_tot_occupancy = 68.1194% 
max_total_param_size = 0
gpu_stall_dramfull = 349257
gpu_stall_icnt2sh    = 165986
partiton_level_parallism =       1.2711
partiton_level_parallism_total  =       0.9610
partiton_level_parallism_util =       2.8635
partiton_level_parallism_util_total  =       2.6064
L2_BW  =      65.3652 GB/Sec
L2_BW_total  =      49.4168 GB/Sec
gpu_total_sim_rate=147200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 115200
	L1I_total_cache_misses = 5890
	L1I_total_cache_miss_rate = 0.0511
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 23109
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 41600
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0308
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3620
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 40320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3620
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 109310
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5890
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 23109
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 5750
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 41600
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 115200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3620
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 23109
ctas_completed 400, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 216, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 179, 
gpgpu_n_tot_thrd_icount = 7065600
gpgpu_n_tot_w_icount = 220800
gpgpu_n_stall_shd_mem = 1026897
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25600
gpgpu_n_mem_write_global = 38400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 409600
gpgpu_n_store_insn = 614400
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1331200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3620
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3620
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 32000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1832914	W0_Idle:323148	W0_Scoreboard:180864	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:220800
single_issue_nums: WS0:100800	WS1:100800	
dual_issue_nums: WS0:4800	WS1:4800	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 204800 {8:25600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5222400 {136:38400,}
traffic_breakdown_coretomem[INST_ACC_R] = 1120 {8:140,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3481600 {136:25600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 307200 {8:38400,}
traffic_breakdown_memtocore[INST_ACC_R] = 19040 {136:140,}
maxmflatency = 4251 
max_icnt2mem_latency = 1531 
maxmrqlatency = 3888 
max_icnt2sh_latency = 164 
averagemflatency = 729 
avg_icnt2mem_latency = 131 
avg_mrq_latency = 298 
avg_icnt2sh_latency = 21 
mrq_lat_table:10649 	143 	976 	1528 	3231 	5029 	8674 	12443 	16507 	12264 	2732 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9198 	17003 	22279 	14601 	938 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	991 	19950 	15832 	9673 	7637 	7306 	1882 	889 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33937 	15790 	12076 	2163 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	13 	74 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        33        33        33        34        32        32        32        32        33        38        32        32        32        32 
dram[1]:        32        32        32        32        32        33        32        32        32        32        32        33        32        34        32        32 
dram[2]:        32        32        32        32        39        41        32        32        32        32        39        43        32        32        32        32 
dram[3]:        32        32        32        36        32        32        32        32        32        32        35        35        32        32        32        32 
dram[4]:        32        32        32        32        41        41        32        32        32        32        39        39        32        32        32        32 
dram[5]:        32        32        32        32        36        36        32        32        32        32        33        33        32        32        32        32 
dram[6]:        32        32        32        32        41        41        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        35        35        32        32        32        32        36        36        32        32        32        32 
maximum service time to same row:
dram[0]:      3679      3896      3486      3461      4561      4535      3637      3535      3436      3435      4145      3983      3234      3500      4105      4070 
dram[1]:      5176      5165      3120      3246      3244      3181      3552      3486      3653      3624      4056      4056      3610      3635      6034      6024 
dram[2]:      4156      4150      3035      3047      3433      3702      3792      3669      3789      3667      3538      3495      3432      3436      4238      4237 
dram[3]:      5683      5683      3169      3277      3288      3257      4000      3995      4244      4242      4219      4218      3871      3881      5765      5764 
dram[4]:      4157      4177      3155      3156      3886      3871      3850      3846      3867      3863      4164      4164      3315      3310      4929      4924 
dram[5]:      5641      5639      3190      3178      3550      3583      3972      3969      4168      4169      4162      4164      3922      3938      6078      6072 
dram[6]:      4127      4128      3092      3092      3936      4035      4206      4194      3929      3904      4474      4491      3900      3905      6409      6398 
dram[7]:      6021      6022      3471      3394      3615      3466      4153      4148      4015      4145      4502      4490      3874      3873      6155      6150 
average row accesses per activate:
dram[0]:  5.208696  5.427273  7.100000  7.430233  6.817204  6.165049  6.395349  6.250000  6.119565  6.471264  7.307693  6.951220  6.545455  7.024390  5.427083  5.663043 
dram[1]:  4.630769  4.674418  5.827273  5.525862  6.028572  6.145631  7.753623  7.753623  6.975000  6.975000  6.296703  6.741177  7.085366  7.172840  5.234694  5.288660 
dram[2]:  4.755906  4.748032  7.310345  6.913043  7.626506  7.650602  7.306667  6.682927  6.186813  6.053763  6.821429  7.640000  6.384615  6.384615  4.566372  4.777778 
dram[3]:  4.826772  4.826772  5.917431  5.863636  6.380000  7.168540  7.291667  7.291667  6.865854  7.126582  6.975610  6.729412  6.127660  6.260870  5.171717  4.740741 
dram[4]:  5.292036  5.537037  7.887500  7.511905  7.962500  7.962500  6.494118  6.571429  6.348315  6.635294  6.604651  6.926829  5.705883  5.878788  5.244898  5.586957 
dram[5]:  4.583333  4.583333  5.917431  6.142857  6.213592  6.037736  7.954545  7.291667  6.607143  7.400000  6.903615  6.662791  6.400000  6.857143  4.904762  4.858490 
dram[6]:  5.353982  5.601852  6.000000  6.235294  6.765957  7.458824  6.191011  6.559524  6.819277  7.256410  6.627907  6.785714  6.094737  5.969072  5.262626  5.316327 
dram[7]:  4.732284  4.769841  5.944445  6.233010  5.699115  5.723214  7.040000  6.769231  7.088608  7.368421  5.680000  5.795918  7.693333  7.797297  5.038462  5.188119 
average row locality = 74345/12057 = 6.166128
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1368      1360      1376      1376      1336      1340      1200      1200      1248      1248      1208      1208      1208      1208      1112      1112 
dram[1]:      1388      1392      1384      1384      1344      1344      1164      1164      1232      1232      1216      1216      1220      1220      1092      1092 
dram[2]:      1380      1376      1376      1376      1344      1348      1196      1196      1248      1248      1212      1212      1208      1208      1096      1096 
dram[3]:      1396      1396      1392      1392      1340      1340      1136      1136      1236      1236      1208      1208      1216      1216      1092      1092 
dram[4]:      1372      1372      1356      1356      1348      1348      1204      1204      1252      1248      1204      1204      1216      1216      1100      1100 
dram[5]:      1392      1392      1396      1396      1352      1352      1140      1140      1220      1220      1212      1212      1212      1212      1100      1100 
dram[6]:      1384      1384      1376      1376      1340      1340      1204      1204      1252      1252      1208      1208      1212      1212      1116      1116 
dram[7]:      1380      1380      1392      1392      1360      1360      1140      1140      1228      1228      1204      1204      1212      1212      1116      1116 
total dram reads = 160740
bank skew: 1396/1092 = 1.28
chip skew: 20184/20032 = 1.01
number of total write accesses:
dram[0]:      1028      1028      1180      1180      1200      1200      1000      1000      1004      1004      1072      1072      1096      1096       972       972 
dram[1]:      1020      1020      1180      1180      1188      1188       976       976      1000      1000      1076      1076      1104      1104       960       960 
dram[2]:      1036      1036      1168      1168      1188      1192       996       996      1004      1004      1080      1080      1116      1116       968       968 
dram[3]:      1056      1056      1188      1188      1212      1212       964       964      1016      1016      1080      1080      1088      1088       956       956 
dram[4]:      1020      1020      1168      1168      1200      1200      1004      1004      1008      1008      1068      1068      1112      1112       956       956 
dram[5]:      1028      1028      1184      1184      1208      1208       960       960      1000      1000      1080      1080      1092      1092       960       960 
dram[6]:      1036      1036      1168      1168      1204      1204      1000      1000      1012      1012      1072      1072      1104      1104       968       968 
dram[7]:      1024      1024      1176      1176      1216      1216       972       972      1012      1012      1068      1068      1096      1096       980       980 
total dram writes = 136660
bank skew: 1216/956 = 1.27
chip skew: 17128/17008 = 1.01
average mf latency per bank:
dram[0]:        183       179       181       178       186       174       178       168       168       163       192       185       177       171       188       183
dram[1]:        138       143       141       142       152       159       168       178       151       156       157       167       145       152       135       140
dram[2]:        162       165       162       164       176       178       163       161       151       155       170       178       164       168       163       165
dram[3]:        136       141       133       137       138       145       155       159       143       149       153       160       133       143       137       142
dram[4]:        162       169       162       163       168       173       154       159       151       156       168       174       151       158       174       179
dram[5]:        133       138       128       134       133       134       158       162       139       146       146       153       137       143       132       138
dram[6]:        179       187       167       173       173       178       169       173       165       176       170       178       164       167       187       191
dram[7]:        131       132       126       129       120       124       138       139       131       134       136       138       145       147       137       139
maximum mf latency per bank:
dram[0]:       2325      2616      3286      3348      3649      2721      2503      2575      2083      2567      3053      3325      2567      2455      2436      2486
dram[1]:       1944      2449      2591      2274      3377      3456      3290      2942      2058      2125      2266      3982      2555      2702      1716      1926
dram[2]:       2178      2477      3147      3125      3342      3752      2519      2414      1944      2362      3124      3413      2643      2676      2009      2120
dram[3]:       3249      3288      3461      3867      2219      3071      2698      2705      2280      2044      2962      2987      2121      2369      2517      2111
dram[4]:       2414      2651      2514      2728      2692      2699      2275      2292      2223      2457      2766      2926      2238      2373      2532      2543
dram[5]:       2428      2467      2819      2839      1847      1881      2269      2664      2074      2098      2952      3041      2691      2726      1791      1813
dram[6]:       2632      2742      2948      2664      2722      2905      2249      2118      2365      3691      3331      3384      2280      2500      2377      2341
dram[7]:       2435      2581      2722      2735      1857      1891      2844      2859      1860      1875      3914      4251      3296      3475      2084      2061
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=103864 n_nop=64214 n_act=1469 n_pre=1453 n_ref_event=0 n_req=9303 n_rd=4612 n_rd_L2_A=15496 n_write=15496 n_wr_bk=1608 bw_util=0.7166
n_activity=84466 dram_eff=0.8811
bk0: 1368a 52013i bk1: 1360a 51916i bk2: 1376a 48977i bk3: 1376a 47434i bk4: 1336a 46603i bk5: 1340a 45488i bk6: 1200a 52081i bk7: 1200a 51339i bk8: 1248a 53313i bk9: 1248a 53439i bk10: 1208a 51672i bk11: 1208a 51968i bk12: 1208a 51242i bk13: 1208a 51764i bk14: 1112a 54610i bk15: 1112a 55057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842201
Row_Buffer_Locality_read = 0.942312
Row_Buffer_Locality_write = 0.724509
Bank_Level_Parallism = 10.230279
Bank_Level_Parallism_Col = 10.012861
Bank_Level_Parallism_Ready = 5.640982
write_to_read_ratio_blp_rw_average = 0.451723
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.716552 
total_CMD = 103864 
util_bw = 74424 
Wasted_Col = 8560 
Wasted_Row = 428 
Idle = 20452 

BW Util Bottlenecks: 
RCDc_limit = 622 
RCDWRc_limit = 1077 
WTRc_limit = 37084 
RTWc_limit = 36137 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37084 
RTWc_limit_alone = 36137 

Commands details: 
total_CMD = 103864 
n_nop = 64214 
Read = 4612 
Write = 15496 
L2_Alloc = 15496 
L2_WB = 1608 
n_act = 1469 
n_pre = 1453 
n_ref = 0 
n_req = 9303 
total_req = 37212 

Dual Bus Interface Util: 
issued_total_row = 2922 
issued_total_col = 37212 
Row_Bus_Util =  0.028133 
CoL_Bus_Util = 0.358276 
Either_Row_CoL_Bus_Util = 0.381749 
Issued_on_Two_Bus_Simul_Util = 0.004660 
issued_two_Eff = 0.012207 
queue_avg = 44.352768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.3528
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=103864 n_nop=64221 n_act=1525 n_pre=1509 n_ref_event=0 n_req=9273 n_rd=4676 n_rd_L2_A=15408 n_write=15408 n_wr_bk=1600 bw_util=0.7142
n_activity=84778 dram_eff=0.875
bk0: 1388a 55019i bk1: 1392a 54445i bk2: 1384a 48223i bk3: 1384a 48220i bk4: 1344a 47905i bk5: 1344a 47370i bk6: 1164a 51887i bk7: 1164a 51531i bk8: 1232a 52429i bk9: 1232a 52093i bk10: 1216a 50054i bk11: 1216a 50168i bk12: 1220a 51106i bk13: 1220a 50476i bk14: 1092a 57209i bk15: 1092a 56916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835544
Row_Buffer_Locality_read = 0.946027
Row_Buffer_Locality_write = 0.705080
Bank_Level_Parallism = 10.151593
Bank_Level_Parallism_Col = 9.937477
Bank_Level_Parallism_Ready = 5.643798
write_to_read_ratio_blp_rw_average = 0.448658
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.714242 
total_CMD = 103864 
util_bw = 74184 
Wasted_Col = 8781 
Wasted_Row = 516 
Idle = 20383 

BW Util Bottlenecks: 
RCDc_limit = 583 
RCDWRc_limit = 1264 
WTRc_limit = 37378 
RTWc_limit = 35781 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37378 
RTWc_limit_alone = 35781 

Commands details: 
total_CMD = 103864 
n_nop = 64221 
Read = 4676 
Write = 15408 
L2_Alloc = 15408 
L2_WB = 1600 
n_act = 1525 
n_pre = 1509 
n_ref = 0 
n_req = 9273 
total_req = 37092 

Dual Bus Interface Util: 
issued_total_row = 3034 
issued_total_col = 37092 
Row_Bus_Util =  0.029211 
CoL_Bus_Util = 0.357121 
Either_Row_CoL_Bus_Util = 0.381682 
Issued_on_Two_Bus_Simul_Util = 0.004650 
issued_two_Eff = 0.012184 
queue_avg = 39.100517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.1005
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=103864 n_nop=64122 n_act=1502 n_pre=1486 n_ref_event=0 n_req=9309 n_rd=4628 n_rd_L2_A=15492 n_write=15492 n_wr_bk=1624 bw_util=0.717
n_activity=84029 dram_eff=0.8863
bk0: 1380a 52236i bk1: 1376a 51473i bk2: 1376a 49270i bk3: 1376a 48489i bk4: 1344a 45081i bk5: 1348a 44565i bk6: 1196a 51029i bk7: 1196a 51340i bk8: 1248a 53344i bk9: 1248a 53128i bk10: 1212a 50692i bk11: 1212a 50133i bk12: 1208a 51704i bk13: 1208a 50975i bk14: 1096a 55354i bk15: 1096a 54839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838651
Row_Buffer_Locality_read = 0.944533
Row_Buffer_Locality_write = 0.714186
Bank_Level_Parallism = 10.335941
Bank_Level_Parallism_Col = 10.092923
Bank_Level_Parallism_Ready = 5.674512
write_to_read_ratio_blp_rw_average = 0.452156
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.717015 
total_CMD = 103864 
util_bw = 74472 
Wasted_Col = 8303 
Wasted_Row = 299 
Idle = 20790 

BW Util Bottlenecks: 
RCDc_limit = 480 
RCDWRc_limit = 1093 
WTRc_limit = 37164 
RTWc_limit = 35744 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 37164 
RTWc_limit_alone = 35744 

Commands details: 
total_CMD = 103864 
n_nop = 64122 
Read = 4628 
Write = 15492 
L2_Alloc = 15492 
L2_WB = 1624 
n_act = 1502 
n_pre = 1486 
n_ref = 0 
n_req = 9309 
total_req = 37236 

Dual Bus Interface Util: 
issued_total_row = 2988 
issued_total_col = 37236 
Row_Bus_Util =  0.028768 
CoL_Bus_Util = 0.358507 
Either_Row_CoL_Bus_Util = 0.382635 
Issued_on_Two_Bus_Simul_Util = 0.004641 
issued_two_Eff = 0.012128 
queue_avg = 44.461208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=44.4612
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=103864 n_nop=64186 n_act=1527 n_pre=1511 n_ref_event=0 n_req=9288 n_rd=4584 n_rd_L2_A=15448 n_write=15448 n_wr_bk=1671 bw_util=0.7154
n_activity=84427 dram_eff=0.8801
bk0: 1396a 51072i bk1: 1396a 51543i bk2: 1392a 48003i bk3: 1392a 46801i bk4: 1340a 48915i bk5: 1340a 48326i bk6: 1136a 54124i bk7: 1136a 53061i bk8: 1236a 51802i bk9: 1236a 51091i bk10: 1208a 51350i bk11: 1208a 50904i bk12: 1216a 52176i bk13: 1216a 51338i bk14: 1092a 57170i bk15: 1092a 57070i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.835594
Row_Buffer_Locality_read = 0.946486
Row_Buffer_Locality_write = 0.705841
Bank_Level_Parallism = 10.169066
Bank_Level_Parallism_Col = 9.936612
Bank_Level_Parallism_Ready = 5.604777
write_to_read_ratio_blp_rw_average = 0.453796
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.715378 
total_CMD = 103864 
util_bw = 74301 
Wasted_Col = 8639 
Wasted_Row = 393 
Idle = 20531 

BW Util Bottlenecks: 
RCDc_limit = 451 
RCDWRc_limit = 1255 
WTRc_limit = 36287 
RTWc_limit = 36098 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36287 
RTWc_limit_alone = 36098 

Commands details: 
total_CMD = 103864 
n_nop = 64186 
Read = 4584 
Write = 15448 
L2_Alloc = 15448 
L2_WB = 1671 
n_act = 1527 
n_pre = 1511 
n_ref = 0 
n_req = 9288 
total_req = 37151 

Dual Bus Interface Util: 
issued_total_row = 3038 
issued_total_col = 37151 
Row_Bus_Util =  0.029250 
CoL_Bus_Util = 0.357689 
Either_Row_CoL_Bus_Util = 0.382019 
Issued_on_Two_Bus_Simul_Util = 0.004920 
issued_two_Eff = 0.012879 
queue_avg = 39.648281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=39.6483
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=103864 n_nop=64312 n_act=1447 n_pre=1431 n_ref_event=0 n_req=9293 n_rd=4636 n_rd_L2_A=15464 n_write=15464 n_wr_bk=1608 bw_util=0.7158
n_activity=84272 dram_eff=0.8822
bk0: 1372a 53985i bk1: 1372a 52996i bk2: 1356a 48221i bk3: 1356a 47842i bk4: 1348a 46818i bk5: 1348a 46959i bk6: 1204a 53178i bk7: 1204a 52491i bk8: 1252a 54554i bk9: 1248a 54181i bk10: 1204a 52595i bk11: 1204a 51998i bk12: 1216a 51224i bk13: 1216a 51356i bk14: 1100a 56649i bk15: 1100a 56081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.844291
Row_Buffer_Locality_read = 0.944677
Row_Buffer_Locality_write = 0.726101
Bank_Level_Parallism = 10.090493
Bank_Level_Parallism_Col = 9.867362
Bank_Level_Parallism_Ready = 5.573008
write_to_read_ratio_blp_rw_average = 0.456722
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.715782 
total_CMD = 103864 
util_bw = 74344 
Wasted_Col = 8649 
Wasted_Row = 350 
Idle = 20521 

BW Util Bottlenecks: 
RCDc_limit = 519 
RCDWRc_limit = 1062 
WTRc_limit = 36170 
RTWc_limit = 36635 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36170 
RTWc_limit_alone = 36635 

Commands details: 
total_CMD = 103864 
n_nop = 64312 
Read = 4636 
Write = 15464 
L2_Alloc = 15464 
L2_WB = 1608 
n_act = 1447 
n_pre = 1431 
n_ref = 0 
n_req = 9293 
total_req = 37172 

Dual Bus Interface Util: 
issued_total_row = 2878 
issued_total_col = 37172 
Row_Bus_Util =  0.027709 
CoL_Bus_Util = 0.357891 
Either_Row_CoL_Bus_Util = 0.380806 
Issued_on_Two_Bus_Simul_Util = 0.004795 
issued_two_Eff = 0.012591 
queue_avg = 43.734863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.7349
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=103864 n_nop=64233 n_act=1538 n_pre=1522 n_ref_event=0 n_req=9268 n_rd=4648 n_rd_L2_A=15400 n_write=15400 n_wr_bk=1624 bw_util=0.7139
n_activity=84434 dram_eff=0.8781
bk0: 1392a 53162i bk1: 1392a 52081i bk2: 1396a 49748i bk3: 1396a 48622i bk4: 1352a 47999i bk5: 1352a 47245i bk6: 1140a 52809i bk7: 1140a 52167i bk8: 1220a 53135i bk9: 1220a 52367i bk10: 1212a 51015i bk11: 1212a 50069i bk12: 1212a 53230i bk13: 1212a 51562i bk14: 1100a 58349i bk15: 1100a 57548i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.834053
Row_Buffer_Locality_read = 0.942937
Row_Buffer_Locality_write = 0.705827
Bank_Level_Parallism = 10.077948
Bank_Level_Parallism_Col = 9.845055
Bank_Level_Parallism_Ready = 5.548966
write_to_read_ratio_blp_rw_average = 0.455193
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.713857 
total_CMD = 103864 
util_bw = 74144 
Wasted_Col = 8885 
Wasted_Row = 422 
Idle = 20413 

BW Util Bottlenecks: 
RCDc_limit = 522 
RCDWRc_limit = 1223 
WTRc_limit = 36888 
RTWc_limit = 35567 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36888 
RTWc_limit_alone = 35567 

Commands details: 
total_CMD = 103864 
n_nop = 64233 
Read = 4648 
Write = 15400 
L2_Alloc = 15400 
L2_WB = 1624 
n_act = 1538 
n_pre = 1522 
n_ref = 0 
n_req = 9268 
total_req = 37072 

Dual Bus Interface Util: 
issued_total_row = 3060 
issued_total_col = 37072 
Row_Bus_Util =  0.029462 
CoL_Bus_Util = 0.356928 
Either_Row_CoL_Bus_Util = 0.381566 
Issued_on_Two_Bus_Simul_Util = 0.004824 
issued_two_Eff = 0.012642 
queue_avg = 38.239689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.2397
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents
MSHR: tag=0xc0239e00, atomic=0 1 entries : 0x7f110092d2c0 :  mf: uid=281693, sid07:w30, part=6, addr=0xc0239e00, load , size=128, unknown  status = IN_PARTITION_DRAM (66765), 

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc0239e80, atomic=0 1 entries : 0x7f1102426cf0 :  mf: uid=281691, sid07:w30, part=6, addr=0xc0239e80, load , size=128, unknown  status = IN_PARTITION_DRAM (66765), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=103864 n_nop=64061 n_act=1501 n_pre=1485 n_ref_event=0 n_req=9328 n_rd=4672 n_rd_L2_A=15504 n_write=15512 n_wr_bk=1598 bw_util=0.718
n_activity=84553 dram_eff=0.882
bk0: 1384a 51433i bk1: 1384a 50649i bk2: 1376a 48241i bk3: 1376a 46977i bk4: 1340a 45925i bk5: 1340a 45155i bk6: 1204a 51154i bk7: 1204a 51344i bk8: 1252a 53395i bk9: 1252a 53394i bk10: 1208a 52794i bk11: 1208a 51520i bk12: 1212a 52595i bk13: 1212a 51766i bk14: 1112a 55343i bk15: 1112a 54532i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.839052
Row_Buffer_Locality_read = 0.942331
Row_Buffer_Locality_write = 0.717290
Bank_Level_Parallism = 10.255467
Bank_Level_Parallism_Col = 10.022326
Bank_Level_Parallism_Ready = 5.674313
write_to_read_ratio_blp_rw_average = 0.452583
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.717977 
total_CMD = 103864 
util_bw = 74571 
Wasted_Col = 8560 
Wasted_Row = 355 
Idle = 20378 

BW Util Bottlenecks: 
RCDc_limit = 507 
RCDWRc_limit = 1161 
WTRc_limit = 36648 
RTWc_limit = 36655 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36648 
RTWc_limit_alone = 36655 

Commands details: 
total_CMD = 103864 
n_nop = 64061 
Read = 4672 
Write = 15512 
L2_Alloc = 15504 
L2_WB = 1598 
n_act = 1501 
n_pre = 1485 
n_ref = 0 
n_req = 9328 
total_req = 37286 

Dual Bus Interface Util: 
issued_total_row = 2986 
issued_total_col = 37286 
Row_Bus_Util =  0.028749 
CoL_Bus_Util = 0.358989 
Either_Row_CoL_Bus_Util = 0.383222 
Issued_on_Two_Bus_Simul_Util = 0.004516 
issued_two_Eff = 0.011783 
queue_avg = 43.865486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=43.8655
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=103864 n_nop=64144 n_act=1549 n_pre=1533 n_ref_event=0 n_req=9288 n_rd=4632 n_rd_L2_A=15432 n_write=15432 n_wr_bk=1642 bw_util=0.7151
n_activity=84467 dram_eff=0.8793
bk0: 1380a 53112i bk1: 1380a 52750i bk2: 1392a 50119i bk3: 1392a 49370i bk4: 1360a 47492i bk5: 1360a 46717i bk6: 1140a 53692i bk7: 1140a 52601i bk8: 1228a 53764i bk9: 1228a 53074i bk10: 1204a 51901i bk11: 1204a 52039i bk12: 1212a 50930i bk13: 1212a 49964i bk14: 1116a 57521i bk15: 1116a 56676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833172
Row_Buffer_Locality_read = 0.946571
Row_Buffer_Locality_write = 0.699930
Bank_Level_Parallism = 10.078345
Bank_Level_Parallism_Col = 9.833452
Bank_Level_Parallism_Ready = 5.541536
write_to_read_ratio_blp_rw_average = 0.453790
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.715127 
total_CMD = 103864 
util_bw = 74276 
Wasted_Col = 8762 
Wasted_Row = 358 
Idle = 20468 

BW Util Bottlenecks: 
RCDc_limit = 438 
RCDWRc_limit = 1168 
WTRc_limit = 36535 
RTWc_limit = 35837 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 36535 
RTWc_limit_alone = 35837 

Commands details: 
total_CMD = 103864 
n_nop = 64144 
Read = 4632 
Write = 15432 
L2_Alloc = 15432 
L2_WB = 1642 
n_act = 1549 
n_pre = 1533 
n_ref = 0 
n_req = 9288 
total_req = 37138 

Dual Bus Interface Util: 
issued_total_row = 3082 
issued_total_col = 37138 
Row_Bus_Util =  0.029673 
CoL_Bus_Util = 0.357564 
Either_Row_CoL_Bus_Util = 0.382423 
Issued_on_Two_Bus_Simul_Util = 0.004814 
issued_two_Eff = 0.012588 
queue_avg = 38.146076 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=38.1461

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4020, Miss = 2514, Miss_rate = 0.625, Pending_hits = 19, Reservation_fails = 39
L2_cache_bank[1]: Access = 4000, Miss = 2513, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 31
L2_cache_bank[2]: Access = 4000, Miss = 2510, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 22
L2_cache_bank[3]: Access = 4020, Miss = 2511, Miss_rate = 0.625, Pending_hits = 19, Reservation_fails = 14
L2_cache_bank[4]: Access = 4020, Miss = 2515, Miss_rate = 0.626, Pending_hits = 19, Reservation_fails = 19
L2_cache_bank[5]: Access = 4020, Miss = 2515, Miss_rate = 0.626, Pending_hits = 19, Reservation_fails = 28
L2_cache_bank[6]: Access = 4000, Miss = 2504, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 14
L2_cache_bank[7]: Access = 4000, Miss = 2504, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 17
L2_cache_bank[8]: Access = 4000, Miss = 2513, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 39
L2_cache_bank[9]: Access = 4000, Miss = 2512, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 35
L2_cache_bank[10]: Access = 4020, Miss = 2506, Miss_rate = 0.623, Pending_hits = 19, Reservation_fails = 28
L2_cache_bank[11]: Access = 4020, Miss = 2506, Miss_rate = 0.623, Pending_hits = 19, Reservation_fails = 34
L2_cache_bank[12]: Access = 4020, Miss = 2523, Miss_rate = 0.628, Pending_hits = 19, Reservation_fails = 26
L2_cache_bank[13]: Access = 4020, Miss = 2523, Miss_rate = 0.628, Pending_hits = 19, Reservation_fails = 23
L2_cache_bank[14]: Access = 4000, Miss = 2508, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 18
L2_cache_bank[15]: Access = 4000, Miss = 2508, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 17
L2_total_cache_accesses = 64160
L2_total_cache_misses = 40185
L2_total_cache_miss_rate = 0.6263
L2_total_cache_pending_hits = 152
L2_total_cache_reservation_fails = 404
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7487
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30913
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 374
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 133
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 133
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 140
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 30
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 374
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.150

icnt_total_pkts_mem_to_simt=167160
icnt_total_pkts_simt_to_mem=217760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 74.225521
	minimum = 6.000000
	maximum = 1331.000000
Network latency average = 44.974010
	minimum = 6.000000
	maximum = 1278.000000
Slowest packet = 91971
Flit latency average = 27.730069
	minimum = 6.000000
	maximum = 1278.000000
Slowest flit = 272658
Fragmentation average = 0.322656
	minimum = 0.000000
	maximum = 542.000000
Injected packet rate average = 0.050844
	minimum = 0.000000 (at node 36)
	maximum = 0.079444 (at node 20)
Accepted packet rate average = 0.050844
	minimum = 0.000000 (at node 36)
	maximum = 0.079444 (at node 20)
Injected flit rate average = 0.152532
	minimum = 0.000000 (at node 36)
	maximum = 0.291294 (at node 20)
Accepted flit rate average= 0.152532
	minimum = 0.000000 (at node 36)
	maximum = 0.279643 (at node 0)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 62.391409 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 1232.750000 (4 samples)
Network latency average = 40.186203 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 1002.500000 (4 samples)
Flit latency average = 32.089846 (4 samples)
	minimum = 6.000000 (4 samples)
	maximum = 1001.500000 (4 samples)
Fragmentation average = 0.863599 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 699.750000 (4 samples)
Injected packet rate average = 0.043265 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.068549 (4 samples)
Accepted packet rate average = 0.043265 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.068549 (4 samples)
Injected flit rate average = 0.129788 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.238158 (4 samples)
Accepted flit rate average = 0.129788 (4 samples)
	minimum = 0.000000 (4 samples)
	maximum = 0.233594 (4 samples)
Injected packet size average = 2.999847 (4 samples)
Accepted packet size average = 2.999847 (4 samples)
Hops average = 1.000000 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 147200 (inst/sec)
gpgpu_simulation_rate = 1390 (cycle/sec)
gpgpu_silicon_slowdown = 1156115x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078338..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078330..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078328..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ce3e810463 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12triad_kernelIdEvPT_PKS0_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z12triad_kernelIdEvPT_PKS0_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12triad_kernelIdEvPT_PKS0_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12triad_kernelIdEvPT_PKS0_S3_'.
GPGPU-Sim PTX: pushing kernel '_Z12triad_kernelIdEvPT_PKS0_S3_' to stream 0, gridDim= (100,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z12triad_kernelIdEvPT_PKS0_S3_'
Destroy streams for kernel 5: size 0
kernel_name = _Z12triad_kernelIdEvPT_PKS0_S3_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 19250
gpu_sim_insn = 1945600
gpu_ipc =     101.0701
gpu_tot_sim_cycle = 86016
gpu_tot_sim_insn = 9011200
gpu_tot_ipc =     104.7619
gpu_tot_issued_cta = 500
gpu_occupancy = 66.7869% 
gpu_tot_occupancy = 67.8242% 
max_total_param_size = 0
gpu_stall_dramfull = 472566
gpu_stall_icnt2sh    = 214058
partiton_level_parallism =       0.9984
partiton_level_parallism_total  =       0.9694
partiton_level_parallism_util =       2.2016
partiton_level_parallism_util_total  =       2.5004
L2_BW  =      51.3439 GB/Sec
L2_BW_total  =      49.8481 GB/Sec
gpu_total_sim_rate=145341

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 147200
	L1I_total_cache_misses = 6850
	L1I_total_cache_miss_rate = 0.0465
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 26629
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 51200
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3620
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 49920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3620
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 140350
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6850
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 26629
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 6690
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51200
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 147200

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3620
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 26629
ctas_completed 500, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 279, 277, 278, 278, 278, 278, 278, 277, 277, 220, 221, 221, 220, 221, 220, 221, 221, 221, 221, 220, 220, 220, 220, 220, 221, 220, 220, 220, 220, 221, 220, 221, 220, 220, 220, 220, 220, 220, 220, 220, 220, 
gpgpu_n_tot_thrd_icount = 9011200
gpgpu_n_tot_w_icount = 281600
gpgpu_n_stall_shd_mem = 1289592
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 38400
gpgpu_n_mem_write_global = 44800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 614400
gpgpu_n_store_insn = 716800
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1638400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3620
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3620
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 41600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2262209	W0_Idle:390005	W0_Scoreboard:354728	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:281600
single_issue_nums: WS0:125498	WS1:125522	
dual_issue_nums: WS0:7651	WS1:7639	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 307200 {8:38400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6092800 {136:44800,}
traffic_breakdown_coretomem[INST_ACC_R] = 1280 {8:160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5222400 {136:38400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 358400 {8:44800,}
traffic_breakdown_memtocore[INST_ACC_R] = 21760 {136:160,}
maxmflatency = 4257 
max_icnt2mem_latency = 2070 
maxmrqlatency = 3888 
max_icnt2sh_latency = 214 
averagemflatency = 787 
avg_icnt2mem_latency = 144 
avg_mrq_latency = 304 
avg_icnt2sh_latency = 21 
mrq_lat_table:15122 	173 	1235 	1958 	4281 	6891 	11407 	16294 	21428 	16047 	3997 	483 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9626 	19663 	31279 	20940 	1708 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1452 	23776 	20009 	12033 	10892 	11132 	2857 	1228 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	43215 	22077 	15026 	2790 	112 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	14 	100 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        33        33        33        34        32        32        32        32        33        38        32        32        32        32 
dram[1]:        32        32        32        32        32        33        32        32        32        32        32        33        32        34        32        32 
dram[2]:        32        32        32        32        39        41        32        32        32        32        39        43        32        32        32        32 
dram[3]:        32        32        32        36        32        32        32        32        32        32        35        35        32        32        32        32 
dram[4]:        32        32        32        32        41        41        32        32        32        32        39        39        32        32        32        32 
dram[5]:        32        32        32        32        36        36        32        32        32        32        33        33        32        32        32        32 
dram[6]:        32        32        32        32        41        41        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        35        35        32        32        32        32        36        36        32        32        32        32 
maximum service time to same row:
dram[0]:      3679      3896      3486      3461      4561      4535      3637      3535      3436      3435      4145      3983      3234      3500      4105      4070 
dram[1]:      5176      5165      3120      3246      3244      3181      3552      3486      3653      3624      4056      4056      3610      3635      6034      6024 
dram[2]:      4156      4150      3035      3047      3433      3702      3792      3669      3789      3667      3538      3495      3432      3436      4238      4237 
dram[3]:      5683      5683      3169      3277      3288      3257      4000      3995      4244      4242      4219      4218      3871      3881      5765      5764 
dram[4]:      4157      4177      3155      3156      3886      3871      3850      3846      3867      3863      4164      4164      3315      3310      4929      4924 
dram[5]:      5641      5639      3190      3178      3550      3583      3972      3969      4168      4169      4162      4164      3922      3938      6078      6072 
dram[6]:      4127      4128      3092      3092      3936      4035      4206      4194      3929      3904      4474      4491      3900      3905      6409      6398 
dram[7]:      6021      6022      3471      3394      3615      3466      4153      4148      4015      4145      4763      4770      3874      3873      6155      6150 
average row accesses per activate:
dram[0]:  4.789474  4.834320  5.476821  5.664383  6.043478  5.680272  5.607692  5.607692  5.923077  6.160000  6.327869  6.126984  5.740458  6.016000  4.964029  5.111111 
dram[1]:  4.728814  4.579235  5.048193  4.929412  5.626667  5.780822  6.701923  6.701923  6.428571  6.483051  5.804511  6.276423  6.247934  6.352941  4.708333  4.808511 
dram[2]:  4.666667  4.714286  5.477124  5.477124  6.664000  6.626984  6.429824  6.108333  5.401409  5.217687  5.953846  6.344262  6.056000  6.256198  4.159509  4.237500 
dram[3]:  4.737430  4.559140  5.158536  5.158536  5.741497  6.251852  6.403670  6.647619  6.070866  6.763158  6.450000  6.559322  5.634328  5.719697  4.912409  4.609589 
dram[4]:  4.881657  5.000000  5.872340  5.594594  6.629921  6.527132  5.934959  5.983606  5.922481  6.007874  5.613139  5.870229  5.345070  5.421429  4.705480  4.872340 
dram[5]:  4.431579  4.455027  5.306250  5.622517  5.768707  5.615894  6.990000  6.594340  6.055555  6.411765  6.833333  6.601695  5.719697  6.398305  4.715278  4.643836 
dram[6]:  5.012048  5.299363  5.030120  5.186336  5.600000  6.086957  5.848000  5.991803  6.119048  6.371901  5.968992  6.260163  5.067114  4.967105  4.503268  4.593333 
dram[7]:  4.417989  4.521739  5.184049  5.348101  4.994186  4.994186  6.685714  6.490741  6.243902  6.243902  6.209677  6.311475  6.120968  6.120968  4.490196  4.573333 
average row locality = 99316/17913 = 5.544353
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1908      1900      1916      1916      1868      1872      1616      1616      1768      1768      1756      1756      1672      1672      1532      1532 
dram[1]:      1976      1980      1960      1960      1904      1904      1564      1564      1732      1732      1756      1756      1680      1680      1500      1500 
dram[2]:      1932      1928      1944      1944      1872      1876      1632      1632      1768      1768      1760      1760      1692      1692      1504      1504 
dram[3]:      1980      1980      1976      1976      1904      1904      1564      1564      1752      1752      1764      1764      1684      1684      1496      1496 
dram[4]:      1932      1932      1908      1908      1892      1892      1628      1628      1760      1756      1748      1748      1700      1700      1544      1544 
dram[5]:      1980      1980      1984      1984      1908      1908      1572      1572      1732      1732      1780      1780      1684      1684      1508      1504 
dram[6]:      1944      1944      1932      1932      1880      1880      1628      1628      1772      1772      1752      1752      1692      1692      1540      1540 
dram[7]:      1960      1952      1976      1976      1940      1940      1576      1572      1744      1744      1752      1752      1700      1700      1516      1516 
total dram reads = 225772
bank skew: 1984/1496 = 1.33
chip skew: 28316/28068 = 1.01
number of total write accesses:
dram[0]:      1368      1368      1392      1392      1468      1468      1300      1300      1312      1312      1332      1332      1336      1336      1228      1228 
dram[1]:      1372      1372      1392      1392      1472      1472      1224      1224      1328      1328      1332      1332      1344      1344      1212      1212 
dram[2]:      1372      1372      1408      1408      1460      1464      1300      1300      1300      1300      1336      1336      1336      1336      1208      1208 
dram[3]:      1412      1412      1408      1408      1472      1472      1228      1228      1332      1332      1332      1332      1336      1336      1196      1196 
dram[4]:      1368      1368      1404      1404      1476      1476      1292      1292      1296      1296      1328      1328      1336      1336      1204      1204 
dram[5]:      1388      1388      1412      1412      1484      1484      1224      1224      1320      1320      1336      1336      1336      1336      1208      1208 
dram[6]:      1384      1384      1408      1408      1480      1480      1296      1296      1312      1312      1328      1328      1328      1328      1216      1216 
dram[7]:      1380      1376      1404      1404      1496      1496      1232      1232      1328      1328      1328      1328      1336      1336      1232      1228 
total dram writes = 171492
bank skew: 1496/1196 = 1.25
chip skew: 21504/21352 = 1.01
average mf latency per bank:
dram[0]:        178       179       178       178       185       180       175       170       171       168       185       181       178       175       178       177
dram[1]:        147       148       159       160       167       171       169       176       156       160       158       166       151       157       139       144
dram[2]:        161       167       166       169       183       186       166       168       157       160       172       179       173       178       165       168
dram[3]:        147       151       155       159       159       165       164       167       148       160       161       168       147       155       148       152
dram[4]:        166       175       170       176       172       179       165       171       164       170       174       180       162       170       172       180
dram[5]:        148       146       155       158       159       153       169       163       155       154       161       162       153       155       151       148
dram[6]:        177       183       172       177       177       182       177       179       167       176       171       178       163       168       183       185
dram[7]:        147       144       149       151       146       147       154       156       145       148       153       157       162       156       150       150
maximum mf latency per bank:
dram[0]:       2662      2737      3286      3348      3649      3450      3032      3042      3746      3753      3053      3325      2897      2920      2436      2486
dram[1]:       2623      2449      3876      3973      3377      3456      3290      2942      3163      3212      2633      3982      2818      2826      1739      1926
dram[2]:       2178      2477      3399      3435      3342      3752      3290      3301      2099      2362      3460      3467      3395      3412      2155      2191
dram[3]:       3249      3288      4127      4257      3691      3855      3075      3028      2280      3465      2962      2987      2851      2941      2517      2177
dram[4]:       2756      2784      3542      3833      3296      3324      3022      3029      3413      3420      3385      3403      3441      3454      2532      2543
dram[5]:       2432      2467      3280      3825      3177      3287      2729      2664      3429      3254      2952      3041      2691      2726      2549      2371
dram[6]:       2632      2742      3476      3492      3638      3653      3751      3482      3147      3691      3331      3384      2280      3199      2377      2341
dram[7]:       3578      2680      3149      3193      3512      3153      2884      2921      2593      2588      3914      4251      3296      3475      2241      2247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133810 n_nop=80613 n_act=2216 n_pre=2200 n_ref_event=0 n_req=12385 n_rd=9380 n_rd_L2_A=18688 n_write=18688 n_wr_bk=2784 bw_util=0.7405
n_activity=111769 dram_eff=0.8865
bk0: 1908a 62759i bk1: 1900a 62763i bk2: 1916a 62113i bk3: 1916a 60989i bk4: 1868a 58139i bk5: 1872a 56845i bk6: 1616a 65465i bk7: 1616a 64304i bk8: 1768a 65076i bk9: 1768a 64613i bk10: 1756a 65120i bk11: 1756a 64631i bk12: 1672a 63298i bk13: 1672a 63416i bk14: 1532a 70848i bk15: 1532a 70619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821155
Row_Buffer_Locality_read = 0.894969
Row_Buffer_Locality_write = 0.724665
Bank_Level_Parallism = 10.246204
Bank_Level_Parallism_Col = 9.974424
Bank_Level_Parallism_Ready = 5.539041
write_to_read_ratio_blp_rw_average = 0.457109
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.740453 
total_CMD = 133810 
util_bw = 99080 
Wasted_Col = 11062 
Wasted_Row = 488 
Idle = 23180 

BW Util Bottlenecks: 
RCDc_limit = 1061 
RCDWRc_limit = 1280 
WTRc_limit = 46627 
RTWc_limit = 45711 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 46627 
RTWc_limit_alone = 45711 

Commands details: 
total_CMD = 133810 
n_nop = 80613 
Read = 9380 
Write = 18688 
L2_Alloc = 18688 
L2_WB = 2784 
n_act = 2216 
n_pre = 2200 
n_ref = 0 
n_req = 12385 
total_req = 49540 

Dual Bus Interface Util: 
issued_total_row = 4416 
issued_total_col = 49540 
Row_Bus_Util =  0.033002 
CoL_Bus_Util = 0.370226 
Either_Row_CoL_Bus_Util = 0.397556 
Issued_on_Two_Bus_Simul_Util = 0.005672 
issued_two_Eff = 0.014268 
queue_avg = 45.538822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.5388
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133810 n_nop=80593 n_act=2218 n_pre=2202 n_ref_event=0 n_req=12375 n_rd=9564 n_rd_L2_A=18584 n_write=18584 n_wr_bk=2768 bw_util=0.7399
n_activity=112172 dram_eff=0.8826
bk0: 1976a 66979i bk1: 1980a 66168i bk2: 1960a 61290i bk3: 1960a 60408i bk4: 1904a 59320i bk5: 1904a 58462i bk6: 1564a 65736i bk7: 1564a 65348i bk8: 1732a 64469i bk9: 1732a 63375i bk10: 1756a 63247i bk11: 1756a 63049i bk12: 1680a 65002i bk13: 1680a 63527i bk14: 1500a 72750i bk15: 1500a 72300i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820768
Row_Buffer_Locality_read = 0.900242
Row_Buffer_Locality_write = 0.715999
Bank_Level_Parallism = 10.138501
Bank_Level_Parallism_Col = 9.882023
Bank_Level_Parallism_Ready = 5.518382
write_to_read_ratio_blp_rw_average = 0.455100
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.739855 
total_CMD = 133810 
util_bw = 99000 
Wasted_Col = 11227 
Wasted_Row = 575 
Idle = 23008 

BW Util Bottlenecks: 
RCDc_limit = 1056 
RCDWRc_limit = 1415 
WTRc_limit = 46715 
RTWc_limit = 45521 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 46715 
RTWc_limit_alone = 45521 

Commands details: 
total_CMD = 133810 
n_nop = 80593 
Read = 9564 
Write = 18584 
L2_Alloc = 18584 
L2_WB = 2768 
n_act = 2218 
n_pre = 2202 
n_ref = 0 
n_req = 12375 
total_req = 49500 

Dual Bus Interface Util: 
issued_total_row = 4420 
issued_total_col = 49500 
Row_Bus_Util =  0.033032 
CoL_Bus_Util = 0.369927 
Either_Row_CoL_Bus_Util = 0.397706 
Issued_on_Two_Bus_Simul_Util = 0.005254 
issued_two_Eff = 0.013210 
queue_avg = 41.820946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.8209
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133810 n_nop=80419 n_act=2253 n_pre=2237 n_ref_event=0 n_req=12413 n_rd=9556 n_rd_L2_A=18652 n_write=18652 n_wr_bk=2792 bw_util=0.7421
n_activity=111519 dram_eff=0.8905
bk0: 1932a 64295i bk1: 1928a 63322i bk2: 1944a 61241i bk3: 1944a 60523i bk4: 1872a 56122i bk5: 1876a 55103i bk6: 1632a 64043i bk7: 1632a 63947i bk8: 1768a 64794i bk9: 1768a 64390i bk10: 1760a 62264i bk11: 1760a 61355i bk12: 1692a 64461i bk13: 1692a 63694i bk14: 1504a 70468i bk15: 1504a 70012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818497
Row_Buffer_Locality_read = 0.895774
Row_Buffer_Locality_write = 0.716844
Bank_Level_Parallism = 10.361695
Bank_Level_Parallism_Col = 10.069967
Bank_Level_Parallism_Ready = 5.556149
write_to_read_ratio_blp_rw_average = 0.459026
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.742127 
total_CMD = 133810 
util_bw = 99304 
Wasted_Col = 10796 
Wasted_Row = 368 
Idle = 23342 

BW Util Bottlenecks: 
RCDc_limit = 866 
RCDWRc_limit = 1302 
WTRc_limit = 46848 
RTWc_limit = 45555 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 46848 
RTWc_limit_alone = 45555 

Commands details: 
total_CMD = 133810 
n_nop = 80419 
Read = 9556 
Write = 18652 
L2_Alloc = 18652 
L2_WB = 2792 
n_act = 2253 
n_pre = 2237 
n_ref = 0 
n_req = 12413 
total_req = 49652 

Dual Bus Interface Util: 
issued_total_row = 4490 
issued_total_col = 49652 
Row_Bus_Util =  0.033555 
CoL_Bus_Util = 0.371063 
Either_Row_CoL_Bus_Util = 0.399006 
Issued_on_Two_Bus_Simul_Util = 0.005612 
issued_two_Eff = 0.014066 
queue_avg = 46.024422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=46.0244
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133810 n_nop=80469 n_act=2217 n_pre=2201 n_ref_event=0 n_req=12418 n_rd=9600 n_rd_L2_A=18640 n_write=18640 n_wr_bk=2792 bw_util=0.7424
n_activity=112076 dram_eff=0.8864
bk0: 1980a 62825i bk1: 1980a 62755i bk2: 1976a 59149i bk3: 1976a 57939i bk4: 1904a 60507i bk5: 1904a 59988i bk6: 1564a 68085i bk7: 1564a 66811i bk8: 1752a 64578i bk9: 1752a 63457i bk10: 1764a 65038i bk11: 1764a 63749i bk12: 1684a 65114i bk13: 1684a 64374i bk14: 1496a 72981i bk15: 1496a 72609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821469
Row_Buffer_Locality_read = 0.901416
Row_Buffer_Locality_write = 0.716125
Bank_Level_Parallism = 10.138839
Bank_Level_Parallism_Col = 9.863852
Bank_Level_Parallism_Ready = 5.468137
write_to_read_ratio_blp_rw_average = 0.461387
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.742426 
total_CMD = 133810 
util_bw = 99344 
Wasted_Col = 11136 
Wasted_Row = 438 
Idle = 22892 

BW Util Bottlenecks: 
RCDc_limit = 979 
RCDWRc_limit = 1400 
WTRc_limit = 45655 
RTWc_limit = 45960 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45655 
RTWc_limit_alone = 45960 

Commands details: 
total_CMD = 133810 
n_nop = 80469 
Read = 9600 
Write = 18640 
L2_Alloc = 18640 
L2_WB = 2792 
n_act = 2217 
n_pre = 2201 
n_ref = 0 
n_req = 12418 
total_req = 49672 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 49672 
Row_Bus_Util =  0.033017 
CoL_Bus_Util = 0.371213 
Either_Row_CoL_Bus_Util = 0.398632 
Issued_on_Two_Bus_Simul_Util = 0.005597 
issued_two_Eff = 0.014042 
queue_avg = 42.753197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=42.7532
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133810 n_nop=80506 n_act=2217 n_pre=2201 n_ref_event=0 n_req=12407 n_rd=9612 n_rd_L2_A=18608 n_write=18608 n_wr_bk=2800 bw_util=0.7418
n_activity=111869 dram_eff=0.8873
bk0: 1932a 65104i bk1: 1932a 64462i bk2: 1908a 60011i bk3: 1908a 59387i bk4: 1892a 59538i bk5: 1892a 59833i bk6: 1628a 66014i bk7: 1628a 65657i bk8: 1760a 66073i bk9: 1756a 65302i bk10: 1748a 63970i bk11: 1748a 63260i bk12: 1700a 63540i bk13: 1700a 63030i bk14: 1544a 72563i bk15: 1544a 72329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.821311
Row_Buffer_Locality_read = 0.895677
Row_Buffer_Locality_write = 0.723281
Bank_Level_Parallism = 10.147134
Bank_Level_Parallism_Col = 9.872080
Bank_Level_Parallism_Ready = 5.502154
write_to_read_ratio_blp_rw_average = 0.461682
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.741768 
total_CMD = 133810 
util_bw = 99256 
Wasted_Col = 11106 
Wasted_Row = 430 
Idle = 23018 

BW Util Bottlenecks: 
RCDc_limit = 884 
RCDWRc_limit = 1302 
WTRc_limit = 45545 
RTWc_limit = 45919 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45545 
RTWc_limit_alone = 45919 

Commands details: 
total_CMD = 133810 
n_nop = 80506 
Read = 9612 
Write = 18608 
L2_Alloc = 18608 
L2_WB = 2800 
n_act = 2217 
n_pre = 2201 
n_ref = 0 
n_req = 12407 
total_req = 49628 

Dual Bus Interface Util: 
issued_total_row = 4418 
issued_total_col = 49628 
Row_Bus_Util =  0.033017 
CoL_Bus_Util = 0.370884 
Either_Row_CoL_Bus_Util = 0.398356 
Issued_on_Two_Bus_Simul_Util = 0.005545 
issued_two_Eff = 0.013920 
queue_avg = 45.567177 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.5672
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133810 n_nop=80444 n_act=2211 n_pre=2195 n_ref_event=0 n_req=12427 n_rd=9708 n_rd_L2_A=18584 n_write=18584 n_wr_bk=2832 bw_util=0.743
n_activity=112365 dram_eff=0.8848
bk0: 1980a 64002i bk1: 1980a 63158i bk2: 1984a 63374i bk3: 1984a 61617i bk4: 1908a 59214i bk5: 1908a 59685i bk6: 1572a 67605i bk7: 1572a 66890i bk8: 1732a 64550i bk9: 1732a 63971i bk10: 1780a 64477i bk11: 1780a 62206i bk12: 1684a 66284i bk13: 1684a 63987i bk14: 1508a 73384i bk15: 1504a 73374i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822081
Row_Buffer_Locality_read = 0.901880
Row_Buffer_Locality_write = 0.716660
Bank_Level_Parallism = 10.027710
Bank_Level_Parallism_Col = 9.761434
Bank_Level_Parallism_Ready = 5.414982
write_to_read_ratio_blp_rw_average = 0.463473
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.742964 
total_CMD = 133810 
util_bw = 99416 
Wasted_Col = 11435 
Wasted_Row = 492 
Idle = 22467 

BW Util Bottlenecks: 
RCDc_limit = 1008 
RCDWRc_limit = 1450 
WTRc_limit = 46344 
RTWc_limit = 45625 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 46344 
RTWc_limit_alone = 45625 

Commands details: 
total_CMD = 133810 
n_nop = 80444 
Read = 9708 
Write = 18584 
L2_Alloc = 18584 
L2_WB = 2832 
n_act = 2211 
n_pre = 2195 
n_ref = 0 
n_req = 12427 
total_req = 49708 

Dual Bus Interface Util: 
issued_total_row = 4406 
issued_total_col = 49708 
Row_Bus_Util =  0.032927 
CoL_Bus_Util = 0.371482 
Either_Row_CoL_Bus_Util = 0.398819 
Issued_on_Two_Bus_Simul_Util = 0.005590 
issued_two_Eff = 0.014016 
queue_avg = 41.733852 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.7339
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents
MSHR: tag=0xc00bfe00, atomic=0 1 entries : 0x7f11000cf640 :  mf: uid=354722, sid15:w62, part=6, addr=0xc00bfe00, load , size=128, unknown  status = IN_PARTITION_DRAM (86015), 

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc00bfe80, atomic=0 1 entries : 0x7f1100af7360 :  mf: uid=354721, sid15:w62, part=6, addr=0xc00bfe80, load , size=128, unknown  status = IN_PARTITION_DRAM (86014), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133810 n_nop=80195 n_act=2288 n_pre=2272 n_ref_event=0 n_req=12446 n_rd=9632 n_rd_L2_A=18645 n_write=18648 n_wr_bk=2856 bw_util=0.7441
n_activity=112494 dram_eff=0.885
bk0: 1944a 63065i bk1: 1944a 61593i bk2: 1932a 60965i bk3: 1932a 58935i bk4: 1880a 57436i bk5: 1880a 57043i bk6: 1628a 63043i bk7: 1628a 63310i bk8: 1772a 63621i bk9: 1772a 63674i bk10: 1752a 64109i bk11: 1752a 61932i bk12: 1692a 65738i bk13: 1692a 64614i bk14: 1537a 70327i bk15: 1540a 69023i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816166
Row_Buffer_Locality_read = 0.891938
Row_Buffer_Locality_write = 0.716518
Bank_Level_Parallism = 10.302660
Bank_Level_Parallism_Col = 10.020353
Bank_Level_Parallism_Ready = 5.575118
write_to_read_ratio_blp_rw_average = 0.459885
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.744055 
total_CMD = 133810 
util_bw = 99561 
Wasted_Col = 11247 
Wasted_Row = 458 
Idle = 22544 

BW Util Bottlenecks: 
RCDc_limit = 1060 
RCDWRc_limit = 1430 
WTRc_limit = 46364 
RTWc_limit = 46792 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 46364 
RTWc_limit_alone = 46792 

Commands details: 
total_CMD = 133810 
n_nop = 80195 
Read = 9632 
Write = 18648 
L2_Alloc = 18645 
L2_WB = 2856 
n_act = 2288 
n_pre = 2272 
n_ref = 0 
n_req = 12446 
total_req = 49781 

Dual Bus Interface Util: 
issued_total_row = 4560 
issued_total_col = 49781 
Row_Bus_Util =  0.034078 
CoL_Bus_Util = 0.372028 
Either_Row_CoL_Bus_Util = 0.400680 
Issued_on_Two_Bus_Simul_Util = 0.005426 
issued_two_Eff = 0.013541 
queue_avg = 45.470779 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=45.4708
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=133810 n_nop=80215 n_act=2294 n_pre=2278 n_ref_event=0 n_req=12445 n_rd=9700 n_rd_L2_A=18616 n_write=18616 n_wr_bk=2848 bw_util=0.744
n_activity=112627 dram_eff=0.884
bk0: 1960a 63526i bk1: 1952a 63958i bk2: 1976a 62677i bk3: 1976a 61160i bk4: 1940a 58838i bk5: 1940a 58423i bk6: 1576a 67860i bk7: 1572a 66378i bk8: 1744a 66229i bk9: 1744a 64322i bk10: 1752a 66321i bk11: 1752a 65319i bk12: 1700a 64676i bk13: 1700a 63637i bk14: 1516a 72739i bk15: 1516a 72622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815669
Row_Buffer_Locality_read = 0.901681
Row_Buffer_Locality_write = 0.702199
Bank_Level_Parallism = 10.011697
Bank_Level_Parallism_Col = 9.727401
Bank_Level_Parallism_Ready = 5.400619
write_to_read_ratio_blp_rw_average = 0.460274
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.744040 
total_CMD = 133810 
util_bw = 99560 
Wasted_Col = 11431 
Wasted_Row = 457 
Idle = 22362 

BW Util Bottlenecks: 
RCDc_limit = 878 
RCDWRc_limit = 1419 
WTRc_limit = 46296 
RTWc_limit = 45293 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 46296 
RTWc_limit_alone = 45293 

Commands details: 
total_CMD = 133810 
n_nop = 80215 
Read = 9700 
Write = 18616 
L2_Alloc = 18616 
L2_WB = 2848 
n_act = 2294 
n_pre = 2278 
n_ref = 0 
n_req = 12445 
total_req = 49780 

Dual Bus Interface Util: 
issued_total_row = 4572 
issued_total_col = 49780 
Row_Bus_Util =  0.034168 
CoL_Bus_Util = 0.372020 
Either_Row_CoL_Bus_Util = 0.400531 
Issued_on_Two_Bus_Simul_Util = 0.005657 
issued_two_Eff = 0.014124 
queue_avg = 41.517376 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=41.5174

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5220, Miss = 3509, Miss_rate = 0.672, Pending_hits = 19, Reservation_fails = 45
L2_cache_bank[1]: Access = 5200, Miss = 3508, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 37
L2_cache_bank[2]: Access = 5200, Miss = 3518, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 29
L2_cache_bank[3]: Access = 5220, Miss = 3519, Miss_rate = 0.674, Pending_hits = 19, Reservation_fails = 19
L2_cache_bank[4]: Access = 5220, Miss = 3526, Miss_rate = 0.675, Pending_hits = 19, Reservation_fails = 21
L2_cache_bank[5]: Access = 5220, Miss = 3526, Miss_rate = 0.675, Pending_hits = 19, Reservation_fails = 29
L2_cache_bank[6]: Access = 5200, Miss = 3530, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 20
L2_cache_bank[7]: Access = 5200, Miss = 3530, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 25
L2_cache_bank[8]: Access = 5200, Miss = 3528, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 46
L2_cache_bank[9]: Access = 5200, Miss = 3527, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 38
L2_cache_bank[10]: Access = 5220, Miss = 3537, Miss_rate = 0.678, Pending_hits = 19, Reservation_fails = 48
L2_cache_bank[11]: Access = 5220, Miss = 3536, Miss_rate = 0.677, Pending_hits = 19, Reservation_fails = 47
L2_cache_bank[12]: Access = 5220, Miss = 3535, Miss_rate = 0.677, Pending_hits = 19, Reservation_fails = 32
L2_cache_bank[13]: Access = 5220, Miss = 3535, Miss_rate = 0.677, Pending_hits = 19, Reservation_fails = 28
L2_cache_bank[14]: Access = 5220, Miss = 3541, Miss_rate = 0.678, Pending_hits = 19, Reservation_fails = 30
L2_cache_bank[15]: Access = 5200, Miss = 3538, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 36
L2_total_cache_accesses = 83380
L2_total_cache_misses = 56443
L2_total_cache_miss_rate = 0.6769
L2_total_cache_pending_hits = 171
L2_total_cache_reservation_fails = 530
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19221
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7545
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37255
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 470
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 152
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 152
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38400
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 44800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 160
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 60
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 470
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.164

icnt_total_pkts_mem_to_simt=237660
icnt_total_pkts_simt_to_mem=262580
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 86.239152
	minimum = 6.000000
	maximum = 1897.000000
Network latency average = 52.107934
	minimum = 6.000000
	maximum = 1750.000000
Slowest packet = 130812
Flit latency average = 31.524809
	minimum = 6.000000
	maximum = 1750.000000
Slowest flit = 388022
Fragmentation average = 0.578590
	minimum = 0.000000
	maximum = 526.000000
Injected packet rate average = 0.039938
	minimum = 0.000000 (at node 36)
	maximum = 0.063377 (at node 34)
Accepted packet rate average = 0.039938
	minimum = 0.000000 (at node 36)
	maximum = 0.063377 (at node 34)
Injected flit rate average = 0.119813
	minimum = 0.000000 (at node 36)
	maximum = 0.233766 (at node 34)
Accepted flit rate average= 0.119813
	minimum = 0.000000 (at node 36)
	maximum = 0.219688 (at node 6)
Injected packet length average = 3.000000
Accepted packet length average = 3.000000
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 67.160958 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 1365.600000 (5 samples)
Network latency average = 42.570550 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 1152.000000 (5 samples)
Flit latency average = 31.976839 (5 samples)
	minimum = 6.000000 (5 samples)
	maximum = 1151.200000 (5 samples)
Fragmentation average = 0.806597 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 665.000000 (5 samples)
Injected packet rate average = 0.042599 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.067515 (5 samples)
Accepted packet rate average = 0.042599 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.067515 (5 samples)
Injected flit rate average = 0.127793 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.237280 (5 samples)
Accepted flit rate average = 0.127793 (5 samples)
	minimum = 0.000000 (5 samples)
	maximum = 0.230813 (5 samples)
Injected packet size average = 2.999876 (5 samples)
Accepted packet size average = 2.999876 (5 samples)
Hops average = 1.000000 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 2 sec (62 sec)
gpgpu_simulation_rate = 145341 (inst/sec)
gpgpu_simulation_rate = 1387 (cycle/sec)
gpgpu_silicon_slowdown = 1158615x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078310..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe98078308..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe98078304..

GPGPU-Sim PTX: cudaLaunch for 0x0x55ce3e8104bf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10dot_kernelIdEvPKT_S2_PS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z10dot_kernelIdEvPKT_S2_PS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x880 (CUDAStream.1.sm_30.ptx:489) @%p1 bra BB12_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x900 (CUDAStream.1.sm_30.ptx:511) shr.u32 %r24, %r2, 1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f0 (CUDAStream.1.sm_30.ptx:506) @%p2 bra BB12_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (CUDAStream.1.sm_30.ptx:508) st.shared.f64 [%r5], %fd10;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x910 (CUDAStream.1.sm_30.ptx:513) @%p3 bra BB12_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (CUDAStream.1.sm_30.ptx:539) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x938 (CUDAStream.1.sm_30.ptx:520) @%p4 bra BB12_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x980 (CUDAStream.1.sm_30.ptx:532) shr.u32 %r21, %r10, 31;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9a0 (CUDAStream.1.sm_30.ptx:536) @%p5 bra BB12_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (CUDAStream.1.sm_30.ptx:539) setp.ne.s32%p6, %r3, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9b0 (CUDAStream.1.sm_30.ptx:540) @%p6 bra BB12_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e0 (CUDAStream.1.sm_30.ptx:549) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10dot_kernelIdEvPKT_S2_PS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10dot_kernelIdEvPKT_S2_PS0_i'.
GPGPU-Sim PTX: pushing kernel '_Z10dot_kernelIdEvPKT_S2_PS0_i' to stream 0, gridDim= (256,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads shmem
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z10dot_kernelIdEvPKT_S2_PS0_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z10dot_kernelIdEvPKT_S2_PS0_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 38954
gpu_sim_insn = 34622720
gpu_ipc =     888.8104
gpu_tot_sim_cycle = 124970
gpu_tot_sim_insn = 43633920
gpu_tot_ipc =     349.1552
gpu_tot_issued_cta = 756
gpu_occupancy = 90.7586% 
gpu_tot_occupancy = 74.9952% 
max_total_param_size = 0
gpu_stall_dramfull = 572452
gpu_stall_icnt2sh    = 379508
partiton_level_parallism =       0.3367
partiton_level_parallism_total  =       0.7722
partiton_level_parallism_util =       1.9858
partiton_level_parallism_util_total  =       2.4154
L2_BW  =      17.3147 GB/Sec
L2_BW_total  =      39.7072 GB/Sec
gpu_total_sim_rate=349071

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 799040
	L1I_total_cache_misses = 9369
	L1I_total_cache_miss_rate = 0.0117
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 32269
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 83968
	L1C_total_cache_misses = 1280
	L1C_total_cache_miss_rate = 0.0152
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3620
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82688
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1280
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3620
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 1260
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 789671
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9369
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 32269
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 9149
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 83968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 799040

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3620
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 32269
ctas_completed 756, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1923, 1450, 1380, 1381, 1311, 1311, 1311, 1311, 1245, 1244, 1244, 1243, 1244, 1244, 1244, 1243, 1184, 1184, 1184, 1184, 1184, 1184, 1184, 1184, 1182, 1183, 1183, 1183, 1183, 1183, 1182, 1182, 1619, 1217, 1156, 1156, 1096, 1095, 1095, 1095, 1038, 1039, 1037, 1037, 1037, 1037, 1037, 1039, 986, 986, 986, 986, 987, 986, 987, 986, 986, 986, 986, 986, 986, 986, 986, 986, 
gpgpu_n_tot_thrd_icount = 44929024
gpgpu_n_tot_w_icount = 1404032
gpgpu_n_stall_shd_mem = 1400211
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 51200
gpgpu_n_mem_write_global = 45056
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 20
gpgpu_n_load_insn  = 819200
gpgpu_n_store_insn = 717056
gpgpu_n_shmem_insn = 1150464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2686976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3620
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3620
gpgpu_stall_shd_mem[s_mem][bk_conf] = 35200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 48000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2402672	W0_Idle:521579	W0_Scoreboard:468435	W1:3328	W2:2048	W3:0	W4:2048	W5:0	W6:0	W7:0	W8:2048	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2048	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1392512
single_issue_nums: WS0:670784	WS1:664300	
dual_issue_nums: WS0:19008	WS1:15466	
traffic_breakdown_coretomem[CONST_ACC_R] = 160 {8:20,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 409600 {8:51200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6103040 {40:256,136:44800,}
traffic_breakdown_coretomem[INST_ACC_R] = 1760 {8:220,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1440 {72:20,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6963200 {136:51200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 360448 {8:45056,}
traffic_breakdown_memtocore[INST_ACC_R] = 29920 {136:220,}
maxmflatency = 4257 
max_icnt2mem_latency = 2070 
maxmrqlatency = 3888 
max_icnt2sh_latency = 292 
averagemflatency = 768 
avg_icnt2mem_latency = 152 
avg_mrq_latency = 294 
avg_icnt2sh_latency = 25 
mrq_lat_table:16913 	224 	1365 	2162 	4658 	7288 	11740 	16581 	21592 	16073 	3997 	483 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10613 	22976 	38787 	22188 	1708 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2981 	24858 	22793 	13447 	12961 	14075 	4142 	1238 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	43589 	27066 	19928 	5015 	659 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	53 	24 	121 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        33        33        33        34        32        32        32        32        33        38        32        32        32        32 
dram[1]:        32        32        32        32        32        33        32        32        32        32        32        33        32        34        32        32 
dram[2]:        32        32        32        32        39        41        32        32        32        32        39        43        32        32        32        32 
dram[3]:        32        32        32        36        32        32        32        32        32        32        35        35        32        32        32        32 
dram[4]:        32        32        32        32        41        41        32        32        32        32        39        39        32        32        32        32 
dram[5]:        32        32        32        32        36        36        32        32        32        32        33        33        32        32        32        32 
dram[6]:        32        32        32        32        41        41        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        35        35        32        32        32        32        36        36        32        32        32        32 
maximum service time to same row:
dram[0]:      3679      3896      3486      3461      4561      4535      3637      3561      4319      4341      5755      5266      3234      3500      4105      4070 
dram[1]:      5176      5165      3120      3246      3244      3181      5351      9081      4178      4616      5600      5897      3610      3635      6034      6024 
dram[2]:      4156      4150      3035      3047      3433      3702     11753     14204      3896      4222      4971      5226      3432      3436      4238      4237 
dram[3]:      5683      5683      3169      3277      3288      3257     16511     18539      4525      4467      5318      5214      3871      3881      5765      5764 
dram[4]:      4157      4177      3155      3156      3886      3871     21079     22618      4331      4282      5177      5083      3315      3310      4929      4924 
dram[5]:      5641      5639      3190      3178      3550      3583     24098     26716      4442      4626      5292      5466      3922      3938      6078      6072 
dram[6]:      4127      4128      3092      3092      3936      4035     27920     30472      4297      4247      5190      5154      3900      3905      6409      6398 
dram[7]:      6021      6022      3471      3394      3615      3466     32079     33164      4184      4166      5235      5267      3874      3873      6155      6150 
average row accesses per activate:
dram[0]:  4.513089  4.550264  5.259036  5.456250  5.557693  5.292683  5.361702  5.361702  5.690141  5.941176  6.330709  6.137404  5.694030  5.960938  4.713333  4.842466 
dram[1]:  4.448979  4.333333  4.497488  4.480000  5.413580  5.550633  6.368421  6.424779  5.948148  6.114504  5.583333  6.000000  6.221312  6.325000  4.659864  4.756945 
dram[2]:  4.416244  4.549738  5.028572  5.116279  5.952055  5.885135  6.129032  5.838461  5.121019  5.025000  5.955555  6.330709  5.984375  6.177419  3.988506  4.058479 
dram[3]:  4.494898  4.318627  4.671875  4.746032  5.544304  6.000000  5.991803  6.203390  5.683099  6.255814  6.255814  6.354331  5.622222  5.706767  4.864286  4.570470 
dram[4]:  4.557895  4.732240  5.240964  5.058139  6.055555  6.013793  5.637037  5.686567  5.462585  5.647887  5.548611  5.782609  5.253425  5.326389  4.464968  4.611842 
dram[5]:  4.167464  4.228155  4.818182  5.033520  5.634615  5.493750  6.373913  6.091667  5.680851  6.022556  6.702479  6.488000  5.699248  6.361344  4.641892  4.519737 
dram[6]:  4.654255  4.971591  4.578125  4.675532  5.178571  5.576923  5.492754  5.614815  5.723404  5.933824  5.889706  6.161539  4.910256  4.817610  4.221557  4.298780 
dram[7]:  4.153110  4.203884  4.705263  4.858696  4.911602  4.911602  5.849206  5.880000  5.805756  5.805756  6.030075  6.122138  6.007874  6.007874  4.483871  4.572369 
average row locality = 103076/19568 = 5.267580
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2048      2040      2060      2060      1964      1968      1704      1704      1900      1900      1880      1880      1716      1716      1576      1576 
dram[1]:      2096      2092      2144      2148      2016      2016      1624      1624      1884      1876      1880      1880      1692      1692      1516      1516 
dram[2]:      2076      2072      2088      2088      1980      1984      1712      1712      1892      1892      1876      1876      1728      1728      1544      1544 
dram[3]:      2100      2100      2144      2144      2012      2012      1640      1640      1896      1896      1892      1892      1696      1696      1516      1516 
dram[4]:      2068      2068      2048      2048      1992      1992      1716      1716      1888      1884      1864      1860      1732      1732      1576      1576 
dram[5]:      2084      2084      2164      2164      2016      2016      1656      1656      1884      1884      1908      1908      1696      1692      1532      1528 
dram[6]:      2092      2092      2088      2088      1980      1980      1712      1712      1896      1896      1868      1868      1732      1732      1576      1576 
dram[7]:      2072      2064      2140      2140      2048      2048      1660      1660      1896      1896      1880      1880      1716      1716      1544      1544 
total dram reads = 238396
bank skew: 2164/1516 = 1.43
chip skew: 29904/29692 = 1.01
number of total write accesses:
dram[0]:      1400      1400      1432      1432      1504      1504      1317      1317      1332      1332      1336      1336      1336      1336      1252      1252 
dram[1]:      1392      1392      1436      1436      1492      1492      1277      1277      1328      1328      1336      1336      1344      1344      1224      1224 
dram[2]:      1404      1404      1432      1432      1496      1500      1322      1321      1324      1324      1340      1340      1336      1336      1232      1232 
dram[3]:      1424      1424      1444      1444      1492      1492      1278      1279      1332      1332      1336      1336      1340      1340      1208      1208 
dram[4]:      1396      1396      1432      1432      1496      1496      1322      1323      1324      1324      1332      1332      1336      1336      1228      1228 
dram[5]:      1400      1400      1440      1440      1500      1500      1270      1265      1320      1320      1336      1336      1336      1336      1216      1220 
dram[6]:      1408      1408      1428      1428      1500      1500      1317      1317      1332      1332      1336      1336      1332      1332      1244      1244 
dram[7]:      1400      1400      1436      1436      1508      1508      1279      1277      1332      1332      1328      1328      1336      1336      1236      1236 
total dram writes = 173830
bank skew: 1508/1208 = 1.25
chip skew: 21818/21635 = 1.01
average mf latency per bank:
dram[0]:        195       191       193       190       197       189       191       181       185       176       203       193       202       192       200       193
dram[1]:        170       169       175       173       179       180       188       194       171       175       178       184       178       181       169       171
dram[2]:        176       183       182       186       193       197       184       186       170       174       187       194       193       199       183       189
dram[3]:        169       172       172       176       171       177       179       181       164       175       179       186       172       180       174       178
dram[4]:        177       188       181       189       181       191       178       186       174       182       187       196       179       190       186       197
dram[5]:        160       156       164       166       167       160       179       173       165       163       171       171       167       168       165       160
dram[6]:        186       191       182       187       186       193       190       194       177       187       180       188       176       182       194       196
dram[7]:        160       155       160       160       157       157       170       169       158       160       166       169       178       171       166       165
maximum mf latency per bank:
dram[0]:       2662      2737      3286      3348      3649      3450      3032      3042      3746      3753      3053      3325      2897      2920      2436      2486
dram[1]:       2623      2449      3876      3973      3377      3456      3290      2942      3163      3212      2633      3982      2818      2826      1739      1926
dram[2]:       2178      2477      3399      3435      3342      3752      3290      3301      2099      2362      3460      3467      3395      3412      2155      2191
dram[3]:       3249      3288      4127      4257      3691      3855      3075      3028      2280      3465      2962      2987      2851      2941      2517      2177
dram[4]:       2756      2784      3542      3833      3296      3324      3022      3029      3413      3420      3385      3403      3441      3454      2532      2543
dram[5]:       2432      2467      3280      3825      3177      3287      2729      2664      3429      3254      2952      3041      2691      2726      2549      2371
dram[6]:       2632      2742      3476      3492      3638      3653      3751      3482      3147      3691      3331      3384      2280      3199      2377      2341
dram[7]:       3578      2680      3149      3193      3512      3153      2884      2921      2593      2588      3914      4251      3296      3475      2241      2247
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=194409 n_nop=138904 n_act=2403 n_pre=2387 n_ref_event=0 n_req=12879 n_rd=10996 n_rd_L2_A=18696 n_write=18690 n_wr_bk=3128 bw_util=0.5299
n_activity=117214 dram_eff=0.8789
bk0: 2048a 120641i bk1: 2040a 120508i bk2: 2060a 120261i bk3: 2060a 119348i bk4: 1964a 116032i bk5: 1968a 114668i bk6: 1704a 124654i bk7: 1704a 123452i bk8: 1900a 123455i bk9: 1900a 123097i bk10: 1880a 124225i bk11: 1880a 123857i bk12: 1716a 123477i bk13: 1716a 123691i bk14: 1576a 129506i bk15: 1576a 129242i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813495
Row_Buffer_Locality_read = 0.882123
Row_Buffer_Locality_write = 0.720125
Bank_Level_Parallism = 10.086874
Bank_Level_Parallism_Col = 9.825786
Bank_Level_Parallism_Ready = 5.476475
write_to_read_ratio_blp_rw_average = 0.453007
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.529914 
total_CMD = 194409 
util_bw = 103020 
Wasted_Col = 11672 
Wasted_Row = 796 
Idle = 78921 

BW Util Bottlenecks: 
RCDc_limit = 1480 
RCDWRc_limit = 1339 
WTRc_limit = 46947 
RTWc_limit = 46357 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 46947 
RTWc_limit_alone = 46357 

Commands details: 
total_CMD = 194409 
n_nop = 138904 
Read = 10996 
Write = 18690 
L2_Alloc = 18696 
L2_WB = 3128 
n_act = 2403 
n_pre = 2387 
n_ref = 0 
n_req = 12879 
total_req = 51510 

Dual Bus Interface Util: 
issued_total_row = 4790 
issued_total_col = 51510 
Row_Bus_Util =  0.024639 
CoL_Bus_Util = 0.264957 
Either_Row_CoL_Bus_Util = 0.285506 
Issued_on_Two_Bus_Simul_Util = 0.004089 
issued_two_Eff = 0.014323 
queue_avg = 31.713356 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.7134
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=194409 n_nop=138983 n_act=2420 n_pre=2404 n_ref_event=0 n_req=12840 n_rd=11104 n_rd_L2_A=18592 n_write=18586 n_wr_bk=3072 bw_util=0.5283
n_activity=117414 dram_eff=0.8748
bk0: 2096a 125928i bk1: 2092a 124933i bk2: 2144a 118949i bk3: 2148a 118173i bk4: 2016a 118013i bk5: 2016a 117544i bk6: 1624a 124613i bk7: 1624a 124238i bk8: 1884a 123657i bk9: 1876a 122570i bk10: 1880a 122661i bk11: 1880a 122374i bk12: 1692a 125512i bk13: 1692a 124028i bk14: 1516a 132791i bk15: 1516a 132346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811526
Row_Buffer_Locality_read = 0.884968
Row_Buffer_Locality_write = 0.710857
Bank_Level_Parallism = 9.927526
Bank_Level_Parallism_Col = 9.679877
Bank_Level_Parallism_Ready = 5.425035
write_to_read_ratio_blp_rw_average = 0.448542
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.528309 
total_CMD = 194409 
util_bw = 102708 
Wasted_Col = 11914 
Wasted_Row = 897 
Idle = 78890 

BW Util Bottlenecks: 
RCDc_limit = 1579 
RCDWRc_limit = 1485 
WTRc_limit = 47044 
RTWc_limit = 46127 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 47044 
RTWc_limit_alone = 46127 

Commands details: 
total_CMD = 194409 
n_nop = 138983 
Read = 11104 
Write = 18586 
L2_Alloc = 18592 
L2_WB = 3072 
n_act = 2420 
n_pre = 2404 
n_ref = 0 
n_req = 12840 
total_req = 51354 

Dual Bus Interface Util: 
issued_total_row = 4824 
issued_total_col = 51354 
Row_Bus_Util =  0.024814 
CoL_Bus_Util = 0.264154 
Either_Row_CoL_Bus_Util = 0.285100 
Issued_on_Two_Bus_Simul_Util = 0.003868 
issued_two_Eff = 0.013568 
queue_avg = 29.025303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.0253
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=194409 n_nop=138725 n_act=2459 n_pre=2443 n_ref_event=0 n_req=12894 n_rd=11132 n_rd_L2_A=18660 n_write=18655 n_wr_bk=3120 bw_util=0.5305
n_activity=116721 dram_eff=0.8836
bk0: 2076a 122430i bk1: 2072a 121486i bk2: 2088a 119579i bk3: 2088a 118846i bk4: 1980a 114515i bk5: 1984a 113269i bk6: 1712a 122987i bk7: 1712a 122880i bk8: 1892a 123838i bk9: 1892a 123316i bk10: 1876a 122024i bk11: 1876a 121140i bk12: 1728a 124783i bk13: 1728a 123959i bk14: 1544a 129647i bk15: 1544a 129396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809291
Row_Buffer_Locality_read = 0.880371
Row_Buffer_Locality_write = 0.712082
Bank_Level_Parallism = 10.169070
Bank_Level_Parallism_Col = 9.873089
Bank_Level_Parallism_Ready = 5.466799
write_to_read_ratio_blp_rw_average = 0.454985
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.530500 
total_CMD = 194409 
util_bw = 103134 
Wasted_Col = 11487 
Wasted_Row = 543 
Idle = 79245 

BW Util Bottlenecks: 
RCDc_limit = 1351 
RCDWRc_limit = 1379 
WTRc_limit = 47199 
RTWc_limit = 46444 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 47199 
RTWc_limit_alone = 46444 

Commands details: 
total_CMD = 194409 
n_nop = 138725 
Read = 11132 
Write = 18655 
L2_Alloc = 18660 
L2_WB = 3120 
n_act = 2459 
n_pre = 2443 
n_ref = 0 
n_req = 12894 
total_req = 51567 

Dual Bus Interface Util: 
issued_total_row = 4902 
issued_total_col = 51567 
Row_Bus_Util =  0.025215 
CoL_Bus_Util = 0.265250 
Either_Row_CoL_Bus_Util = 0.286427 
Issued_on_Two_Bus_Simul_Util = 0.004038 
issued_two_Eff = 0.014097 
queue_avg = 31.914854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.9149
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=194409 n_nop=138900 n_act=2409 n_pre=2393 n_ref_event=0 n_req=12879 n_rd=11144 n_rd_L2_A=18648 n_write=18645 n_wr_bk=3064 bw_util=0.5298
n_activity=117304 dram_eff=0.8781
bk0: 2100a 121540i bk1: 2100a 121533i bk2: 2144a 116742i bk3: 2144a 115880i bk4: 2012a 119327i bk5: 2012a 119101i bk6: 1640a 126270i bk7: 1640a 125172i bk8: 1896a 124076i bk9: 1896a 122739i bk10: 1892a 124608i bk11: 1892a 123151i bk12: 1696a 125550i bk13: 1696a 124908i bk14: 1516a 132575i bk15: 1516a 132159i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812951
Row_Buffer_Locality_read = 0.887352
Row_Buffer_Locality_write = 0.710919
Bank_Level_Parallism = 9.956896
Bank_Level_Parallism_Col = 9.688991
Bank_Level_Parallism_Ready = 5.380555
write_to_read_ratio_blp_rw_average = 0.457320
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.529821 
total_CMD = 194409 
util_bw = 103002 
Wasted_Col = 11752 
Wasted_Row = 717 
Idle = 78938 

BW Util Bottlenecks: 
RCDc_limit = 1420 
RCDWRc_limit = 1475 
WTRc_limit = 45891 
RTWc_limit = 46629 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45891 
RTWc_limit_alone = 46629 

Commands details: 
total_CMD = 194409 
n_nop = 138900 
Read = 11144 
Write = 18645 
L2_Alloc = 18648 
L2_WB = 3064 
n_act = 2409 
n_pre = 2393 
n_ref = 0 
n_req = 12879 
total_req = 51501 

Dual Bus Interface Util: 
issued_total_row = 4802 
issued_total_col = 51501 
Row_Bus_Util =  0.024701 
CoL_Bus_Util = 0.264911 
Either_Row_CoL_Bus_Util = 0.285527 
Issued_on_Two_Bus_Simul_Util = 0.004084 
issued_two_Eff = 0.014304 
queue_avg = 29.584545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=29.5845
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=194409 n_nop=138833 n_act=2439 n_pre=2423 n_ref_event=0 n_req=12877 n_rd=11144 n_rd_L2_A=18616 n_write=18613 n_wr_bk=3120 bw_util=0.5297
n_activity=117203 dram_eff=0.8787
bk0: 2068a 123538i bk1: 2068a 123158i bk2: 2048a 118773i bk3: 2048a 117944i bk4: 1992a 118740i bk5: 1992a 118913i bk6: 1716a 125009i bk7: 1716a 124475i bk8: 1888a 124690i bk9: 1884a 124044i bk10: 1864a 123502i bk11: 1860a 122800i bk12: 1732a 123961i bk13: 1732a 123399i bk14: 1576a 131980i bk15: 1576a 131982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810593
Row_Buffer_Locality_read = 0.879167
Row_Buffer_Locality_write = 0.716756
Bank_Level_Parallism = 9.937993
Bank_Level_Parallism_Col = 9.666076
Bank_Level_Parallism_Ready = 5.401984
write_to_read_ratio_blp_rw_average = 0.456217
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.529739 
total_CMD = 194409 
util_bw = 102986 
Wasted_Col = 11803 
Wasted_Row = 723 
Idle = 78897 

BW Util Bottlenecks: 
RCDc_limit = 1388 
RCDWRc_limit = 1373 
WTRc_limit = 45894 
RTWc_limit = 46618 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 45894 
RTWc_limit_alone = 46618 

Commands details: 
total_CMD = 194409 
n_nop = 138833 
Read = 11144 
Write = 18613 
L2_Alloc = 18616 
L2_WB = 3120 
n_act = 2439 
n_pre = 2423 
n_ref = 0 
n_req = 12877 
total_req = 51493 

Dual Bus Interface Util: 
issued_total_row = 4862 
issued_total_col = 51493 
Row_Bus_Util =  0.025009 
CoL_Bus_Util = 0.264869 
Either_Row_CoL_Bus_Util = 0.285872 
Issued_on_Two_Bus_Simul_Util = 0.004007 
issued_two_Eff = 0.014017 
queue_avg = 31.510054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.5101
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=194409 n_nop=138893 n_act=2404 n_pre=2388 n_ref_event=0 n_req=12879 n_rd=11280 n_rd_L2_A=18592 n_write=18587 n_wr_bk=3048 bw_util=0.5299
n_activity=117386 dram_eff=0.8776
bk0: 2084a 123258i bk1: 2084a 122357i bk2: 2164a 121768i bk3: 2164a 119751i bk4: 2016a 118310i bk5: 2016a 118816i bk6: 1656a 126462i bk7: 1656a 125948i bk8: 1884a 124031i bk9: 1884a 123348i bk10: 1908a 124312i bk11: 1908a 121852i bk12: 1696a 126832i bk13: 1692a 124503i bk14: 1532a 133665i bk15: 1528a 133290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813340
Row_Buffer_Locality_read = 0.886984
Row_Buffer_Locality_write = 0.711698
Bank_Level_Parallism = 9.802860
Bank_Level_Parallism_Col = 9.545703
Bank_Level_Parallism_Ready = 5.321455
write_to_read_ratio_blp_rw_average = 0.455876
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.529883 
total_CMD = 194409 
util_bw = 103014 
Wasted_Col = 12089 
Wasted_Row = 806 
Idle = 78500 

BW Util Bottlenecks: 
RCDc_limit = 1475 
RCDWRc_limit = 1546 
WTRc_limit = 46669 
RTWc_limit = 46082 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 46669 
RTWc_limit_alone = 46082 

Commands details: 
total_CMD = 194409 
n_nop = 138893 
Read = 11280 
Write = 18587 
L2_Alloc = 18592 
L2_WB = 3048 
n_act = 2404 
n_pre = 2388 
n_ref = 0 
n_req = 12879 
total_req = 51507 

Dual Bus Interface Util: 
issued_total_row = 4792 
issued_total_col = 51507 
Row_Bus_Util =  0.024649 
CoL_Bus_Util = 0.264941 
Either_Row_CoL_Bus_Util = 0.285563 
Issued_on_Two_Bus_Simul_Util = 0.004028 
issued_two_Eff = 0.014104 
queue_avg = 28.846252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.8463
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=194409 n_nop=138461 n_act=2530 n_pre=2514 n_ref_event=0 n_req=12922 n_rd=11232 n_rd_L2_A=18656 n_write=18650 n_wr_bk=3144 bw_util=0.5317
n_activity=117750 dram_eff=0.8778
bk0: 2092a 121863i bk1: 2092a 120234i bk2: 2088a 119808i bk3: 2088a 117520i bk4: 1980a 116482i bk5: 1980a 115729i bk6: 1712a 121962i bk7: 1712a 122395i bk8: 1896a 122730i bk9: 1896a 122837i bk10: 1868a 123828i bk11: 1868a 121581i bk12: 1732a 125779i bk13: 1732a 124579i bk14: 1576a 129487i bk15: 1576a 128315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804210
Row_Buffer_Locality_read = 0.873528
Row_Buffer_Locality_write = 0.709174
Bank_Level_Parallism = 10.088592
Bank_Level_Parallism_Col = 9.802450
Bank_Level_Parallism_Ready = 5.468665
write_to_read_ratio_blp_rw_average = 0.454825
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.531683 
total_CMD = 194409 
util_bw = 103364 
Wasted_Col = 11937 
Wasted_Row = 683 
Idle = 78425 

BW Util Bottlenecks: 
RCDc_limit = 1568 
RCDWRc_limit = 1501 
WTRc_limit = 46628 
RTWc_limit = 47486 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 46628 
RTWc_limit_alone = 47486 

Commands details: 
total_CMD = 194409 
n_nop = 138461 
Read = 11232 
Write = 18650 
L2_Alloc = 18656 
L2_WB = 3144 
n_act = 2530 
n_pre = 2514 
n_ref = 0 
n_req = 12922 
total_req = 51682 

Dual Bus Interface Util: 
issued_total_row = 5044 
issued_total_col = 51682 
Row_Bus_Util =  0.025945 
CoL_Bus_Util = 0.265842 
Either_Row_CoL_Bus_Util = 0.287785 
Issued_on_Two_Bus_Simul_Util = 0.004002 
issued_two_Eff = 0.013906 
queue_avg = 31.394884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=31.3949
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=194409 n_nop=138605 n_act=2505 n_pre=2489 n_ref_event=0 n_req=12906 n_rd=11280 n_rd_L2_A=18624 n_write=18620 n_wr_bk=3088 bw_util=0.531
n_activity=117862 dram_eff=0.8758
bk0: 2072a 122774i bk1: 2064a 123023i bk2: 2140a 121421i bk3: 2140a 119738i bk4: 2048a 118454i bk5: 2048a 118075i bk6: 1660a 126532i bk7: 1660a 124981i bk8: 1896a 125450i bk9: 1896a 123432i bk10: 1880a 126012i bk11: 1880a 125121i bk12: 1716a 125110i bk13: 1716a 124116i bk14: 1544a 132872i bk15: 1544a 132702i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805904
Row_Buffer_Locality_read = 0.885768
Row_Buffer_Locality_write = 0.695948
Bank_Level_Parallism = 9.772018
Bank_Level_Parallism_Col = 9.501021
Bank_Level_Parallism_Ready = 5.286696
write_to_read_ratio_blp_rw_average = 0.454679
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.530963 
total_CMD = 194409 
util_bw = 103224 
Wasted_Col = 12097 
Wasted_Row = 835 
Idle = 78253 

BW Util Bottlenecks: 
RCDc_limit = 1288 
RCDWRc_limit = 1525 
WTRc_limit = 46562 
RTWc_limit = 45774 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 46562 
RTWc_limit_alone = 45774 

Commands details: 
total_CMD = 194409 
n_nop = 138605 
Read = 11280 
Write = 18620 
L2_Alloc = 18624 
L2_WB = 3088 
n_act = 2505 
n_pre = 2489 
n_ref = 0 
n_req = 12906 
total_req = 51612 

Dual Bus Interface Util: 
issued_total_row = 4994 
issued_total_col = 51612 
Row_Bus_Util =  0.025688 
CoL_Bus_Util = 0.265482 
Either_Row_CoL_Bus_Util = 0.287044 
Issued_on_Two_Bus_Simul_Util = 0.004125 
issued_two_Eff = 0.014372 
queue_avg = 28.658875 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=28.6589

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6056, Miss = 3712, Miss_rate = 0.613, Pending_hits = 38, Reservation_fails = 48
L2_cache_bank[1]: Access = 6036, Miss = 3711, Miss_rate = 0.615, Pending_hits = 18, Reservation_fails = 40
L2_cache_bank[2]: Access = 6036, Miss = 3713, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 29
L2_cache_bank[3]: Access = 6036, Miss = 3711, Miss_rate = 0.615, Pending_hits = 19, Reservation_fails = 19
L2_cache_bank[4]: Access = 6036, Miss = 3724, Miss_rate = 0.617, Pending_hits = 20, Reservation_fails = 21
L2_cache_bank[5]: Access = 6036, Miss = 3724, Miss_rate = 0.617, Pending_hits = 19, Reservation_fails = 29
L2_cache_bank[6]: Access = 6016, Miss = 3724, Miss_rate = 0.619, Pending_hits = 1, Reservation_fails = 20
L2_cache_bank[7]: Access = 6016, Miss = 3724, Miss_rate = 0.619, Pending_hits = 2, Reservation_fails = 25
L2_cache_bank[8]: Access = 6016, Miss = 3721, Miss_rate = 0.619, Pending_hits = 1, Reservation_fails = 46
L2_cache_bank[9]: Access = 6016, Miss = 3719, Miss_rate = 0.618, Pending_hits = 2, Reservation_fails = 38
L2_cache_bank[10]: Access = 6036, Miss = 3735, Miss_rate = 0.619, Pending_hits = 20, Reservation_fails = 49
L2_cache_bank[11]: Access = 6036, Miss = 3733, Miss_rate = 0.618, Pending_hits = 19, Reservation_fails = 48
L2_cache_bank[12]: Access = 6036, Miss = 3736, Miss_rate = 0.619, Pending_hits = 19, Reservation_fails = 32
L2_cache_bank[13]: Access = 6036, Miss = 3736, Miss_rate = 0.619, Pending_hits = 19, Reservation_fails = 28
L2_cache_bank[14]: Access = 6036, Miss = 3739, Miss_rate = 0.619, Pending_hits = 21, Reservation_fails = 30
L2_cache_bank[15]: Access = 6016, Miss = 3737, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 36
L2_total_cache_accesses = 96496
L2_total_cache_misses = 59599
L2_total_cache_miss_rate = 0.6176
L2_total_cache_pending_hits = 218
L2_total_cache_reservation_fails = 538
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28884
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 22316
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 68
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 19
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7775
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37271
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 470
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 189
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 189
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 51200
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45056
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 220
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 68
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 470
L2_cache_data_port_util = 0.077
L2_cache_fill_port_util = 0.119

icnt_total_pkts_mem_to_simt=302216
icnt_total_pkts_simt_to_mem=275952
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 88.480520
	minimum = 6.000000
	maximum = 940.000000
Network latency average = 53.238487
	minimum = 6.000000
	maximum = 919.000000
Slowest packet = 178949
Flit latency average = 33.114092
	minimum = 6.000000
	maximum = 919.000000
Slowest flit = 535080
Fragmentation average = 0.012733
	minimum = 0.000000
	maximum = 334.000000
Injected packet rate average = 0.013468
	minimum = 0.000000 (at node 36)
	maximum = 0.021461 (at node 20)
Accepted packet rate average = 0.013468
	minimum = 0.000000 (at node 36)
	maximum = 0.021461 (at node 20)
Injected flit rate average = 0.040010
	minimum = 0.000000 (at node 36)
	maximum = 0.105663 (at node 20)
Accepted flit rate average= 0.040010
	minimum = 0.000000 (at node 36)
	maximum = 0.099297 (at node 15)
Injected packet length average = 2.970723
Accepted packet length average = 2.970723
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 70.714218 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 1294.666667 (6 samples)
Network latency average = 44.348539 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 1113.166667 (6 samples)
Flit latency average = 32.166381 (6 samples)
	minimum = 6.000000 (6 samples)
	maximum = 1112.500000 (6 samples)
Fragmentation average = 0.674287 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 609.833333 (6 samples)
Injected packet rate average = 0.037744 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.059839 (6 samples)
Accepted packet rate average = 0.037744 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.059839 (6 samples)
Injected flit rate average = 0.113162 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.215344 (6 samples)
Accepted flit rate average = 0.113162 (6 samples)
	minimum = 0.000000 (6 samples)
	maximum = 0.208894 (6 samples)
Injected packet size average = 2.998142 (6 samples)
Accepted packet size average = 2.998142 (6 samples)
Hops average = 1.000000 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 5 sec (125 sec)
gpgpu_simulation_rate = 349071 (inst/sec)
gpgpu_simulation_rate = 999 (cycle/sec)
gpgpu_silicon_slowdown = 1608608x
Function    MBytes/sec  Min (sec)   Max         Average     
Copy        0.215       7.61023     7.61023     7.61023     
Mul         0.186       8.81070     8.81070     8.81070     
Add         0.201       12.21421    12.21421    12.21421    
Triad       0.172       14.31519    14.31519    14.31519    
Dot         0.026       62.86128    62.86128    62.86128    
GPGPU-Sim: *** exit detected ***
