module mux4to1 (    input logic [3:0] data_in_0,  // 4-bit input data 0
    input logic [3:0] data_in_1,  // 4-bit input data 1    
	 input logic [3:0] data_in_2,  // 4-bit input data 2
    input logic [3:0] data_in_3,  // 4-bit input data 3    
	 input logic [1:0] sel,         // Select lines
    output logic [3:0] out         // Output data); 

// Select line decoders
wire sel0_not, sel1_not;
assign sel0_not = ~sel[0];
assign sel1_not = ~sel[1];

// AND gates to select data
wire [3:0] selected_data;
assign selected_data[0] = data_in_0 & sel0_not & sel1_not;
assign selected_data[1] = data_in_1 & sel[0] & sel1_not;
assign selected_data[2] = data_in_2 & sel0_not & sel[1];
assign selected_data[3] = data_in_3 & sel[0] & sel[1];

// OR gate to combine selected data
assign out = selected_data[0] | selected_data[1] | selected_data[2] | selected_data[3];

endmodule