# ZkouÅ¡ka LSP 2022-01-19

> **Course**: B0B35LSP - LogickÃ© systÃ©my a procesory | BE5B35LSP - Logic Systems and Processors
> **University**: CVUT FEL (ÄŒVUT) - ÄŒeskÃ© vysokÃ© uÄenÃ­ technickÃ© v Praze | Czech Technical University in Prague
> **Keywords**: LSP, Exam, ZkouÅ¡ka, 2022-01-19, truth table, De Morgan, RS latch, VHDL
>
> [ğŸ‡¨ğŸ‡³ CN Version](./2022-01-19_Exam_CN.md) | [ğŸ‡¬ğŸ‡§ EN Version](./2022-01-19_Exam_EN.md) | [ğŸ‡¨ğŸ‡¿ CZ Version](./2022-01-19_Exam_CZ.md)

---

# ZkouÅ¡ka LSP 2022-01-19
> ğŸ§  **AI odvozenÃ¡ verze** â€“ V PDF nejsou oficiÃ¡lnÃ­ odpovÄ›di; nÃ­Å¾e jsou odvozenÃ© poznÃ¡mky/Å™eÅ¡enÃ­.

## Informace o zkouÅ¡ce
- Datum: 2022-01-19
- Jazyk: ÄeÅ¡tina
- Celkem: 50 bodÅ¯ (ÄÃ¡st 1: 25 b â‰¥ 9 + ÄÃ¡st 2: 25 b â‰¥ 9)

---

## Ãšloha 1 â€“ PravdivostnÃ­ tabulka (7 b)
**ZadÃ¡nÃ­:** Podle schÃ©matu napiÅ¡te pravdivostnÃ­ tabulku funkce Y.

**Tip:** Lze pouÅ¾Ã­t ShannonÅ¯v rozklad pro zjednoduÅ¡enÃ­ vÃ½poÄtu.

**FormÃ¡t Karnaughovy mapy:**
```
       B
      A  00 01 11 10
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
DC 00â”‚
   01â”‚
   11â”‚
   10â”‚
```

---

## Ãšloha 2 â€“ De Morganovy zÃ¡kony (3 b)
**ZadÃ¡nÃ­:** PÅ™epiÅ¡te logickÃ½ vÃ½raz F tak, aby operÃ¡tor `not` byl pouze pÅ™Ã­mo pÅ™ed promÄ›nnÃ½mi.

**PÅ¯vodnÃ­ tvar:**
```vhdl
F = not ( (not A and not C) xor (A and B and C) )
```

**Postup:**
1. RozepiÅ¡te XOR: $A \oplus B = (A \land \overline{B}) \lor (\overline{A} \land B)$
2. PouÅ¾ijte De Morgana: $\overline{A \lor B} = \overline{A} \land \overline{B}$

**Å˜eÅ¡enÃ­ (jedna z moÅ¾nostÃ­):**
```vhdl
F = ((A or C) and (not A or not B or not C)) xor 
    ((not A and not C) or (A and B and C))
-- zjednoduÅ¡enÃ­:
F = (A and not B) or (not A and not C) or (B and C)
```

---

## Ãšloha 3 â€“ NÃ¡vrh RS zÃ¡chytu (10 b)
**ZadÃ¡nÃ­:** Nakreslete RS zÃ¡chyt pomocÃ­ hradel NOR i NAND a doplÅˆte pravdivostnÃ­ tabulky.

### RS zÃ¡chyt s hradly NOR
```
S â”€â”¬â”€â”€[NOR]â”€â”¬â”€ Q
   â”‚        â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”
            â”‚   â”‚
R â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€[NOR]â”€ QÌ„
   â”‚        â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**PravdivostnÃ­ tabulka (NOR):**
| S | R | Q | QÌ„ |
|---|---|---|---|
| 0 | 0 | drÅ¾ Q | drÅ¾ QÌ„ |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 (zakÃ¡zÃ¡no) |

### RS zÃ¡chyt s hradly NAND
**PravdivostnÃ­ tabulka (NAND):** aktivnÃ­ v nule
| S | R | Q | QÌ„ |
|---|---|---|---|
| 0 | 0 | 1 | 1 (zakÃ¡zÃ¡no) |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | drÅ¾ Q | drÅ¾ QÌ„ |

---

## Ãšloha 4 â€“ Definice automatu Moore/Mealy (5 b)
**ZadÃ¡nÃ­:** DoplÅˆte definici automatu Moore/Mealy.

$M = < X, S, Z, \omega, \delta, s_0\in S >$

**Å˜eÅ¡enÃ­:**
- **X**: koneÄnÃ¡ vstupnÃ­ abeceda
- **S**: koneÄnÃ¡ mnoÅ¾ina stavÅ¯
- **Z**: koneÄnÃ¡ vÃ½stupnÃ­ abeceda
- **Î´**: pÅ™echodovÃ¡ funkce (Moore: $S\times X\to S$, Mealy: $S\times X\to S$)
- **Ï‰**: vÃ½stupnÃ­ funkce (Moore: $S\to Z$, Mealy: $S\times X\to Z$)
- **sâ‚€**: poÄÃ¡teÄnÃ­ stav

---

## Ãšloha 5 â€“ AnalÃ½za VHDL kÃ³du (10 b)
**ZadÃ¡nÃ­:** Analyzujte zkrÃ¡cenÃ½ VHDL kÃ³d a nakreslete schÃ©ma.

```vhdl
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity zzz is port (a : in std_logic; data : in std_logic; q, qn : out std_logic); end;
architecture rtl of zzz is 
  signal qv : std_logic;
begin 
  process(a) 
  begin 
    if rising_edge(a) then 
      qv <= not data; 
      q <= qv; 
    end if; 
    qn <= not qv;
  end process; 
end;
```

**FunkÄnÃ­ analÃ½za:**
- SpouÅ¡tÃ­ se na nÃ¡bÄ›Å¾nÃ© hranÄ› `a`
- `qv` uklÃ¡dÃ¡ negovanou hodnotu `data`
- `q` dÃ¡vÃ¡ pÅ™edchozÃ­ `qv` (zpoÅ¾dÄ›nÃ­ o 1 takt)
- `qn` je negace `qv`
- ChovÃ¡nÃ­ odpovÃ­dÃ¡ jednoduchÃ©mu 1bitovÃ©mu registru/pipeline s inverzÃ­

---

## Ãšloha 6 â€“ NÃ¡vrh plnÃ©ho sÄÃ­taÄe (3 b)
**ZadÃ¡nÃ­:** Nakreslete kompletnÃ­ 1bitovÃ½ plnÃ½ sÄÃ­taÄ se vstupy A, B, Cin a vÃ½stupy Y (souÄet), Cout.

**Rovnice:**
```
Sum = A âŠ• B âŠ• Cin
Cout = (A âˆ§ B) âˆ¨ (Cin âˆ§ (A âŠ• B))
```

---

## Ãšloha 7 â€“ Popis obvodu ve VHDL (7 b)
**ZadÃ¡nÃ­:** PopiÅ¡te danÃ© schÃ©ma co nejkratÅ¡Ã­m VHDL kÃ³dem s vyuÅ¾itÃ­m vektorovÃ½ch operacÃ­.

```vhdl
library ieee; use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity Zahadum is port(
  -- deklarujte porty dle schÃ©matu
);
end entity;
architecture rtl of Zahadum is
begin
  -- zjednoduÅ¡enÃ­ pomocÃ­ vektorovÃ½ch operacÃ­
end architecture rtl;
```

---

## Ãšloha 8 â€“ SouÄasnÃ½ (concurrent) popis ve VHDL (5 b)
**ZadÃ¡nÃ­:** Analyzujte funkci obvodu z Ãšlohy 1 a popiÅ¡te ji zjednoduÅ¡enÃ½mi concurrent pÅ™Ã­kazy (ne pÅ™Ã­mÃ½m pÅ™episem rovnic).

```vhdl
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity yyy is port(a,b,c,d: in std_logic; y: out std_logic); end entity;
architecture dataflow of yyy is
begin
  -- zjednoduÅ¡enÃ© concurrent pÅ™Ã­kazy
end architecture;
```

---

## Ãšloha 9 â€“ Bonus: KÃ³dovaÄ SOS majÃ¡ku (10 b)
**ZadÃ¡nÃ­:** NapiÅ¡te kÃ³dovaÄ SOS signÃ¡lu pomocÃ­ pokroÄilejÅ¡Ã­ch VHDL konstrukcÃ­.
Sekvence: `010101000111011101110001010100`

```vhdl
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity SOS is 
  port (clk : in std_logic; 
        X: in std_logic_vector(4 downto 0);
        Morse, STOP: out std_logic);
end entity;
architecture rtl of SOS is
  constant SOS_PATTERN : std_logic_vector(29 downto 0) := 
    "010101000111011101110001010100";
begin
  process(X)
    variable idx : integer;
  begin
    idx := to_integer(unsigned(X));
    if idx < 30 then
      Morse <= SOS_PATTERN(29 - idx);
      STOP <= '0';
    else
      Morse <= '0';
      STOP <= '1';
    end if;
  end process;
end architecture;
```

---

## ShrnutÃ­ tÃ©mat

### HlavnÃ­ okruhy
1. PravdivostnÃ­ tabulky
2. De Morganovy zÃ¡kony
3. **RS zÃ¡chyt (NOR a NAND realizace)**
4. Definice automatu Moore/Mealy
5. AnalÃ½za VHDL kÃ³du (posuvnÃ½ registr)
6. NÃ¡vrh plnÃ©ho sÄÃ­taÄe
7. VektorovÃ© operace ve VHDL
8. ZjednoduÅ¡enÃ­ obvodu / funkÄnÃ­ analÃ½za
9. KÃ³dovaÄ Morse/SOS
