

================================================================
== Vitis HLS Report for 'atax'
================================================================
* Date:           Sun Feb 25 00:20:47 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      316|      316|  6.320 us|  6.320 us|  317|  317|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_atax_Pipeline_VITIS_LOOP_43_1_fu_99                   |atax_Pipeline_VITIS_LOOP_43_1                  |       18|       18|  0.360 us|  0.360 us|   18|   18|       no|
        |grp_atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4_fu_105  |atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4  |      259|      259|  5.180 us|  5.180 us|  259|  259|       no|
        |grp_atax_Pipeline_VITIS_LOOP_63_5_fu_113                  |atax_Pipeline_VITIS_LOOP_63_5                  |       22|       22|  0.440 us|  0.440 us|   22|   22|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%y_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y"   --->   Operation 19 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 20 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.14ns)   --->   "%vla_u9_23fixp1 = alloca i64 1"   --->   Operation 21 'alloca' 'vla_u9_23fixp1' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_VITIS_LOOP_43_1, i23 %vla_u9_23fixp1"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_read, i32 2, i32 63"   --->   Operation 23 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %y_read, i32 2, i32 63"   --->   Operation 24 'partselect' 'p_cast1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_VITIS_LOOP_43_1, i23 %vla_u9_23fixp1"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast"   --->   Operation 26 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %p_cast_cast"   --->   Operation 27 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [7/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 256"   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 29 [6/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 256"   --->   Operation 29 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 30 [5/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 256"   --->   Operation 30 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 31 [4/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 256"   --->   Operation 31 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 32 [3/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 256"   --->   Operation 32 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 33 [2/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 256"   --->   Operation 33 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 34 [1/7] (14.6ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 256"   --->   Operation 34 'readreq' 'empty' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4, i32 %gmem, i62 %p_cast, i23 %vla_u9_23fixp1"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4, i32 %gmem, i62 %p_cast, i23 %vla_u9_23fixp1"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 14.6>
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast1_cast = sext i62 %p_cast1"   --->   Operation 37 'sext' 'p_cast1_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %p_cast1_cast"   --->   Operation 38 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 39 [1/1] (14.6ns)   --->   "%empty_18 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 16"   --->   Operation 39 'writereq' 'empty_18' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_VITIS_LOOP_63_5, i32 %gmem, i62 %p_cast1, i23 %vla_u9_23fixp1"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @atax_Pipeline_VITIS_LOOP_63_5, i32 %gmem, i62 %p_cast1, i23 %vla_u9_23fixp1"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 14.6>
ST_14 : Operation 42 [5/5] (14.6ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 42 'writeresp' 'empty_19' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 14.6>
ST_15 : Operation 43 [4/5] (14.6ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 43 'writeresp' 'empty_19' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 14.6>
ST_16 : Operation 44 [3/5] (14.6ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 44 'writeresp' 'empty_19' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 45 [2/5] (14.6ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 45 'writeresp' 'empty_19' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 46 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 46 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_13, i32 0, i32 256, void @empty_10, void @empty, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_3, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_3, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_3, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_3, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_3, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_3, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 55 [1/5] (14.6ns)   --->   "%empty_19 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1"   --->   Operation 55 'writeresp' 'empty_19' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_read            (read         ) [ 0000000000000000000]
A_read            (read         ) [ 0000000000000000000]
vla_u9_23fixp1    (alloca       ) [ 0011111111111100000]
p_cast            (partselect   ) [ 0011111111100000000]
p_cast1           (partselect   ) [ 0011111111111100000]
call_ln0          (call         ) [ 0000000000000000000]
p_cast_cast       (sext         ) [ 0000000000000000000]
gmem_addr         (getelementptr) [ 0001111110000000000]
empty             (readreq      ) [ 0000000000000000000]
call_ln0          (call         ) [ 0000000000000000000]
p_cast1_cast      (sext         ) [ 0000000000000000000]
gmem_addr_1       (getelementptr) [ 0000000000001111111]
empty_18          (writereq     ) [ 0000000000000000000]
call_ln0          (call         ) [ 0000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000]
empty_19          (writeresp    ) [ 0000000000000000000]
ret_ln0           (ret          ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="atax_Pipeline_VITIS_LOOP_43_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="atax_Pipeline_VITIS_LOOP_63_5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="vla_u9_23fixp1_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vla_u9_23fixp1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="y_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="A_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_readreq_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="10" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_writeresp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_18/11 empty_19/14 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_atax_Pipeline_VITIS_LOOP_43_1_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="0" slack="0"/>
<pin id="101" dir="0" index="1" bw="23" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="62" slack="8"/>
<pin id="109" dir="0" index="3" bw="23" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_atax_Pipeline_VITIS_LOOP_63_5_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="62" slack="11"/>
<pin id="117" dir="0" index="3" bw="23" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="121" class="1004" name="p_cast_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="62" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="0" index="2" bw="3" slack="0"/>
<pin id="125" dir="0" index="3" bw="7" slack="0"/>
<pin id="126" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="p_cast1_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="62" slack="0"/>
<pin id="133" dir="0" index="1" bw="64" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="0" index="3" bw="7" slack="0"/>
<pin id="136" dir="1" index="4" bw="62" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast1/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_cast_cast_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="62" slack="1"/>
<pin id="143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="gmem_addr_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="62" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_cast1_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="62" slack="10"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast1_cast/11 "/>
</bind>
</comp>

<comp id="154" class="1004" name="gmem_addr_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="62" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/11 "/>
</bind>
</comp>

<comp id="161" class="1005" name="p_cast_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="62" slack="1"/>
<pin id="163" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="167" class="1005" name="p_cast1_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="62" slack="10"/>
<pin id="169" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="p_cast1 "/>
</bind>
</comp>

<comp id="173" class="1005" name="gmem_addr_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="178" class="1005" name="gmem_addr_1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="3"/>
<pin id="180" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="68" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="78" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="121" pin=3"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="72" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="150"><net_src comp="144" pin="2"/><net_sink comp="84" pin=1"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="160"><net_src comp="154" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="164"><net_src comp="121" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="170"><net_src comp="131" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="176"><net_src comp="144" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="181"><net_src comp="154" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="91" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {11 12 13 14 15 16 17 18 }
 - Input state : 
	Port: atax : gmem | {2 3 4 5 6 7 8 9 10 }
	Port: atax : A | {1 }
	Port: atax : y | {1 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
		gmem_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		gmem_addr_1 : 1
		empty_18 : 2
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |          grp_atax_Pipeline_VITIS_LOOP_43_1_fu_99         |    0    |    0    |    5    |    22   |
|   call   | grp_atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4_fu_105 |    0    |  0.844  |   106   |    93   |
|          |         grp_atax_Pipeline_VITIS_LOOP_63_5_fu_113         |    3    |  1.688  |   330   |   175   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   read   |                     y_read_read_fu_72                    |    0    |    0    |    0    |    0    |
|          |                     A_read_read_fu_78                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                     grp_readreq_fu_84                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                    grp_writeresp_fu_91                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|partselect|                       p_cast_fu_121                      |    0    |    0    |    0    |    0    |
|          |                      p_cast1_fu_131                      |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                    p_cast_cast_fu_141                    |    0    |    0    |    0    |    0    |
|          |                    p_cast1_cast_fu_151                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                          |    3    |  2.532  |   441   |   290   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
|vla_u9_23fixp1|    0   |   46   |    6   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    0   |   46   |    6   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|gmem_addr_1_reg_178|   32   |
| gmem_addr_reg_173 |   32   |
|  p_cast1_reg_167  |   62   |
|   p_cast_reg_161  |   62   |
+-------------------+--------+
|       Total       |   188  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_84  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_91 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_91 |  p1  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   130  ||  2.532  ||    18   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    2   |   441  |   290  |    -   |
|   Memory  |    0   |    -   |    -   |   46   |    6   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   188  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |    5   |   675  |   314  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
