0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/dan/Desktop/electronics/vivado/06_demo_all.sim/sim_1/synth/timing/xsim/tb_top_time_synth.v,1539475697,verilog,,,,Delay;IOBUF_UNIQ_BASE_;OledInit;OledUser;PmodOLEDCtrl;RAM32M_HD1;RAM32M_UNIQ_BASE_;SpiCtrl;SpiCtrl_2;clk_prescaler;clk_prescaler_0;clk_prescaler__parameterized0;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;data_processing;data_processing_input;dbg_pwm_out;fifo_ram;fifo_ram_1;fifo_ram_3;fpga_top;glbl;i2c_master;i2c_wrapper;mem_oled_char_lib;mem_oled_char_lib_blk_mem_gen_generic_cstr;mem_oled_char_lib_blk_mem_gen_prim_width;mem_oled_char_lib_blk_mem_gen_prim_wrapper_init;mem_oled_char_lib_blk_mem_gen_top;mem_oled_char_lib_blk_mem_gen_v8_4_1;mem_oled_char_lib_blk_mem_gen_v8_4_1_synth;my_FIR_filter;my_filter;spi_controller;spi_master;spi_wrapper_1x;uart;uart_rx;uart_tx;xadc_wiz_0,,,../../../../../06_demo_all.srcs/clk_wiz_0/ip/clk_wiz_0,,,,,
C:/Users/dan/Desktop/electronics/vivado/06_demo_all.srcs/sim_1/imports/New folder/types.vhd,1539352564,vhdl,,,,types,,,,,,,,
C:/Users/dan/Desktop/electronics/vivado/06_demo_all.srcs/sim_1/imports/code_base/src_tb/bfm_i2c_slave.sv,1539353186,systemVerilog,,C:/Users/dan/Desktop/electronics/vivado/06_demo_all.srcs/sim_1/imports/code_base/src_tb/bfm_uart.sv,,bfm_i2c_slave,,,../../../../../06_demo_all.srcs/clk_wiz_0/ip/clk_wiz_0,,,,,
C:/Users/dan/Desktop/electronics/vivado/06_demo_all.srcs/sim_1/imports/code_base/src_tb/bfm_uart.sv,1539353186,systemVerilog,,C:/Users/dan/Desktop/electronics/vivado/06_demo_all.srcs/sim_1/imports/code_base/src_tb/tb_top.sv,,bfm_uart,,,../../../../../06_demo_all.srcs/clk_wiz_0/ip/clk_wiz_0,,,,,
C:/Users/dan/Desktop/electronics/vivado/06_demo_all.srcs/sim_1/imports/code_base/src_tb/tb_top.sv,1539353186,systemVerilog,,,,tb_top,,,../../../../../06_demo_all.srcs/clk_wiz_0/ip/clk_wiz_0,,,,,
