<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Video\NBvideo\src\gowin_sp\gowin_spRAM.vhd<br>
G:\_Programming\_DOCS\Schematics\ModularNBrain\FPGA\Video\NBvideo\src\vga.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jul  4 14:06:59 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>vga_controller</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.234s, Elapsed time = 0h 0m 0.262s, Peak memory usage = 192.172MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 192.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 192.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.035s, Peak memory usage = 192.172MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.009s, Peak memory usage = 192.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 192.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 192.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 192.172MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.056s, Peak memory usage = 192.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 192.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 192.172MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 7s, Elapsed time = 0h 0m 7s, Peak memory usage = 217.848MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.047s, Peak memory usage = 217.848MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.044s, Peak memory usage = 217.848MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 7s, Elapsed time = 0h 0m 7s, Peak memory usage = 217.848MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>23</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>274</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>181</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>50</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>952</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>131</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>225</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>596</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>82</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>82</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>4</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1042(960 LUT, 82 ALU) / 1152</td>
<td>91%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>274 / 945</td>
<td>29%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 945</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>274 / 945</td>
<td>29%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>4 / 4</td>
<td>100%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>pixel_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>pixel_clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pixel_clk</td>
<td>50.000(MHz)</td>
<td>26.550(MHz)</td>
<td>20</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>278</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>v_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>v_count_5_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n56_s6/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n56_s6/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n64_s4/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n64_s4/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n102_s14/I0</td>
</tr>
<tr>
<td>7.294</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n102_s14/F</td>
</tr>
<tr>
<td>8.254</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n102_s13/I0</td>
</tr>
<tr>
<td>9.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n102_s13/F</td>
</tr>
<tr>
<td>10.246</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s61/I0</td>
</tr>
<tr>
<td>11.278</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1151_s61/F</td>
</tr>
<tr>
<td>12.238</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s56/I0</td>
</tr>
<tr>
<td>13.270</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1151_s56/F</td>
</tr>
<tr>
<td>14.230</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s64/I1</td>
</tr>
<tr>
<td>15.329</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1151_s64/F</td>
</tr>
<tr>
<td>16.289</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s53/I1</td>
</tr>
<tr>
<td>17.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n1151_s53/F</td>
</tr>
<tr>
<td>18.348</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1126_s22/I1</td>
</tr>
<tr>
<td>19.447</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n1126_s22/F</td>
</tr>
<tr>
<td>20.407</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s47/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n1151_s47/F</td>
</tr>
<tr>
<td>22.399</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1126_s18/I1</td>
</tr>
<tr>
<td>23.498</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n1126_s18/F</td>
</tr>
<tr>
<td>24.458</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s77/I1</td>
</tr>
<tr>
<td>25.557</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1151_s77/F</td>
</tr>
<tr>
<td>26.517</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1161_s/I1</td>
</tr>
<tr>
<td>27.562</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1161_s/COUT</td>
</tr>
<tr>
<td>27.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1160_s/CIN</td>
</tr>
<tr>
<td>27.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1160_s/COUT</td>
</tr>
<tr>
<td>27.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1159_s/CIN</td>
</tr>
<tr>
<td>27.676</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1159_s/COUT</td>
</tr>
<tr>
<td>27.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>28.239</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1158_s/SUM</td>
</tr>
<tr>
<td>29.199</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1177_s/I1</td>
</tr>
<tr>
<td>30.244</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1177_s/COUT</td>
</tr>
<tr>
<td>30.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1176_s/CIN</td>
</tr>
<tr>
<td>30.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1176_s/COUT</td>
</tr>
<tr>
<td>30.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1175_s/CIN</td>
</tr>
<tr>
<td>30.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1175_s/COUT</td>
</tr>
<tr>
<td>30.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1174_s/CIN</td>
</tr>
<tr>
<td>30.921</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1174_s/SUM</td>
</tr>
<tr>
<td>31.881</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2823_s6/I1</td>
</tr>
<tr>
<td>32.980</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n2823_s6/F</td>
</tr>
<tr>
<td>33.940</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3078_s3/I0</td>
</tr>
<tr>
<td>34.972</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3078_s3/F</td>
</tr>
<tr>
<td>35.932</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3078_s2/I1</td>
</tr>
<tr>
<td>37.031</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3078_s2/F</td>
</tr>
<tr>
<td>37.991</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>memaddr_13_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>278</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>memaddr_13_s1/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>memaddr_13_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.527, 52.400%; route: 17.280, 46.370%; tC2Q: 0.458, 1.230%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>278</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>v_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>v_count_5_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n56_s6/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n56_s6/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n64_s4/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n64_s4/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n102_s14/I0</td>
</tr>
<tr>
<td>7.294</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n102_s14/F</td>
</tr>
<tr>
<td>8.254</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n102_s13/I0</td>
</tr>
<tr>
<td>9.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n102_s13/F</td>
</tr>
<tr>
<td>10.246</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s61/I0</td>
</tr>
<tr>
<td>11.278</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1151_s61/F</td>
</tr>
<tr>
<td>12.238</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s56/I0</td>
</tr>
<tr>
<td>13.270</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1151_s56/F</td>
</tr>
<tr>
<td>14.230</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s64/I1</td>
</tr>
<tr>
<td>15.329</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1151_s64/F</td>
</tr>
<tr>
<td>16.289</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s53/I1</td>
</tr>
<tr>
<td>17.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n1151_s53/F</td>
</tr>
<tr>
<td>18.348</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1126_s22/I1</td>
</tr>
<tr>
<td>19.447</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n1126_s22/F</td>
</tr>
<tr>
<td>20.407</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s47/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n1151_s47/F</td>
</tr>
<tr>
<td>22.399</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1126_s18/I1</td>
</tr>
<tr>
<td>23.498</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n1126_s18/F</td>
</tr>
<tr>
<td>24.458</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s77/I1</td>
</tr>
<tr>
<td>25.557</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1151_s77/F</td>
</tr>
<tr>
<td>26.517</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1161_s/I1</td>
</tr>
<tr>
<td>27.562</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1161_s/COUT</td>
</tr>
<tr>
<td>27.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1160_s/CIN</td>
</tr>
<tr>
<td>27.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1160_s/COUT</td>
</tr>
<tr>
<td>27.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1159_s/CIN</td>
</tr>
<tr>
<td>28.182</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1159_s/SUM</td>
</tr>
<tr>
<td>29.142</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1178_s/I1</td>
</tr>
<tr>
<td>30.187</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1178_s/COUT</td>
</tr>
<tr>
<td>30.187</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1177_s/CIN</td>
</tr>
<tr>
<td>30.750</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1177_s/SUM</td>
</tr>
<tr>
<td>31.710</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2826_s7/I1</td>
</tr>
<tr>
<td>32.809</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n2826_s7/F</td>
</tr>
<tr>
<td>33.769</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3081_s3/I0</td>
</tr>
<tr>
<td>34.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3081_s3/F</td>
</tr>
<tr>
<td>35.761</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3081_s2/I1</td>
</tr>
<tr>
<td>36.860</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3081_s2/F</td>
</tr>
<tr>
<td>37.820</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>memaddr_10_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>278</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>memaddr_10_s1/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>memaddr_10_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.356, 52.180%; route: 17.280, 46.584%; tC2Q: 0.458, 1.236%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>278</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>v_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>v_count_5_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n56_s6/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n56_s6/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n64_s4/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n64_s4/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n102_s14/I0</td>
</tr>
<tr>
<td>7.294</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n102_s14/F</td>
</tr>
<tr>
<td>8.254</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n102_s13/I0</td>
</tr>
<tr>
<td>9.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n102_s13/F</td>
</tr>
<tr>
<td>10.246</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s61/I0</td>
</tr>
<tr>
<td>11.278</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1151_s61/F</td>
</tr>
<tr>
<td>12.238</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s56/I0</td>
</tr>
<tr>
<td>13.270</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1151_s56/F</td>
</tr>
<tr>
<td>14.230</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s64/I1</td>
</tr>
<tr>
<td>15.329</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1151_s64/F</td>
</tr>
<tr>
<td>16.289</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s53/I1</td>
</tr>
<tr>
<td>17.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n1151_s53/F</td>
</tr>
<tr>
<td>18.348</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1126_s22/I1</td>
</tr>
<tr>
<td>19.447</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n1126_s22/F</td>
</tr>
<tr>
<td>20.407</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s47/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n1151_s47/F</td>
</tr>
<tr>
<td>22.399</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1126_s18/I1</td>
</tr>
<tr>
<td>23.498</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n1126_s18/F</td>
</tr>
<tr>
<td>24.458</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s77/I1</td>
</tr>
<tr>
<td>25.557</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1151_s77/F</td>
</tr>
<tr>
<td>26.517</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1161_s/I1</td>
</tr>
<tr>
<td>27.562</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1161_s/COUT</td>
</tr>
<tr>
<td>27.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1160_s/CIN</td>
</tr>
<tr>
<td>27.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1160_s/COUT</td>
</tr>
<tr>
<td>27.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1159_s/CIN</td>
</tr>
<tr>
<td>27.676</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1159_s/COUT</td>
</tr>
<tr>
<td>27.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>27.733</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1158_s/COUT</td>
</tr>
<tr>
<td>27.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1157_s/CIN</td>
</tr>
<tr>
<td>28.296</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1157_s/SUM</td>
</tr>
<tr>
<td>29.256</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1176_s/I1</td>
</tr>
<tr>
<td>30.301</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1176_s/COUT</td>
</tr>
<tr>
<td>30.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1175_s/CIN</td>
</tr>
<tr>
<td>30.864</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1175_s/SUM</td>
</tr>
<tr>
<td>31.824</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2824_s6/I1</td>
</tr>
<tr>
<td>32.923</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n2824_s6/F</td>
</tr>
<tr>
<td>33.883</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3079_s4/I2</td>
</tr>
<tr>
<td>34.705</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3079_s4/F</td>
</tr>
<tr>
<td>35.665</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3079_s2/I1</td>
</tr>
<tr>
<td>36.764</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3079_s2/F</td>
</tr>
<tr>
<td>37.724</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>memaddr_12_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>278</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>memaddr_12_s1/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>memaddr_12_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.260, 52.056%; route: 17.280, 46.705%; tC2Q: 0.458, 1.239%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memaddr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>278</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>v_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>v_count_5_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n56_s6/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n56_s6/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n64_s4/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n64_s4/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n102_s14/I0</td>
</tr>
<tr>
<td>7.294</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n102_s14/F</td>
</tr>
<tr>
<td>8.254</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n102_s13/I0</td>
</tr>
<tr>
<td>9.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n102_s13/F</td>
</tr>
<tr>
<td>10.246</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s61/I0</td>
</tr>
<tr>
<td>11.278</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1151_s61/F</td>
</tr>
<tr>
<td>12.238</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s56/I0</td>
</tr>
<tr>
<td>13.270</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1151_s56/F</td>
</tr>
<tr>
<td>14.230</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s64/I1</td>
</tr>
<tr>
<td>15.329</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1151_s64/F</td>
</tr>
<tr>
<td>16.289</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s53/I1</td>
</tr>
<tr>
<td>17.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n1151_s53/F</td>
</tr>
<tr>
<td>18.348</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1126_s22/I1</td>
</tr>
<tr>
<td>19.447</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n1126_s22/F</td>
</tr>
<tr>
<td>20.407</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s47/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n1151_s47/F</td>
</tr>
<tr>
<td>22.399</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1126_s18/I1</td>
</tr>
<tr>
<td>23.498</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n1126_s18/F</td>
</tr>
<tr>
<td>24.458</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s77/I1</td>
</tr>
<tr>
<td>25.557</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1151_s77/F</td>
</tr>
<tr>
<td>26.517</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1161_s/I1</td>
</tr>
<tr>
<td>27.562</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1161_s/COUT</td>
</tr>
<tr>
<td>27.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1160_s/CIN</td>
</tr>
<tr>
<td>27.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1160_s/COUT</td>
</tr>
<tr>
<td>27.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1159_s/CIN</td>
</tr>
<tr>
<td>27.676</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1159_s/COUT</td>
</tr>
<tr>
<td>27.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>28.239</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1158_s/SUM</td>
</tr>
<tr>
<td>29.199</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1177_s/I1</td>
</tr>
<tr>
<td>30.244</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1177_s/COUT</td>
</tr>
<tr>
<td>30.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1176_s/CIN</td>
</tr>
<tr>
<td>30.807</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1176_s/SUM</td>
</tr>
<tr>
<td>31.767</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2825_s6/I1</td>
</tr>
<tr>
<td>32.866</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n2825_s6/F</td>
</tr>
<tr>
<td>33.826</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3080_s4/I2</td>
</tr>
<tr>
<td>34.648</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3080_s4/F</td>
</tr>
<tr>
<td>35.608</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n3080_s2/I1</td>
</tr>
<tr>
<td>36.707</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n3080_s2/F</td>
</tr>
<tr>
<td>37.667</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>memaddr_11_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>278</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>memaddr_11_s1/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>memaddr_11_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.203, 51.982%; route: 17.280, 46.777%; tC2Q: 0.458, 1.241%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>37.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>v_count_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VIDEOaddr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pixel_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pixel_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>278</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>v_count_5_s0/CLK</td>
</tr>
<tr>
<td>1.184</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>v_count_5_s0/Q</td>
</tr>
<tr>
<td>2.144</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n56_s6/I1</td>
</tr>
<tr>
<td>3.243</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n56_s6/F</td>
</tr>
<tr>
<td>4.203</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n64_s4/I1</td>
</tr>
<tr>
<td>5.302</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>n64_s4/F</td>
</tr>
<tr>
<td>6.262</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n102_s14/I0</td>
</tr>
<tr>
<td>7.294</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n102_s14/F</td>
</tr>
<tr>
<td>8.254</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n102_s13/I0</td>
</tr>
<tr>
<td>9.286</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>n102_s13/F</td>
</tr>
<tr>
<td>10.246</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s61/I0</td>
</tr>
<tr>
<td>11.278</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1151_s61/F</td>
</tr>
<tr>
<td>12.238</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s56/I0</td>
</tr>
<tr>
<td>13.270</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>n1151_s56/F</td>
</tr>
<tr>
<td>14.230</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s64/I1</td>
</tr>
<tr>
<td>15.329</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1151_s64/F</td>
</tr>
<tr>
<td>16.289</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s53/I1</td>
</tr>
<tr>
<td>17.388</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>n1151_s53/F</td>
</tr>
<tr>
<td>18.348</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1126_s22/I1</td>
</tr>
<tr>
<td>19.447</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n1126_s22/F</td>
</tr>
<tr>
<td>20.407</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s47/I0</td>
</tr>
<tr>
<td>21.439</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>n1151_s47/F</td>
</tr>
<tr>
<td>22.399</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1126_s18/I1</td>
</tr>
<tr>
<td>23.498</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n1126_s18/F</td>
</tr>
<tr>
<td>24.458</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1151_s77/I1</td>
</tr>
<tr>
<td>25.557</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1151_s77/F</td>
</tr>
<tr>
<td>26.517</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1161_s/I1</td>
</tr>
<tr>
<td>27.562</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1161_s/COUT</td>
</tr>
<tr>
<td>27.562</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1160_s/CIN</td>
</tr>
<tr>
<td>27.619</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1160_s/COUT</td>
</tr>
<tr>
<td>27.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1159_s/CIN</td>
</tr>
<tr>
<td>27.676</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1159_s/COUT</td>
</tr>
<tr>
<td>27.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1158_s/CIN</td>
</tr>
<tr>
<td>28.239</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1158_s/SUM</td>
</tr>
<tr>
<td>29.199</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1177_s/I1</td>
</tr>
<tr>
<td>30.244</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1177_s/COUT</td>
</tr>
<tr>
<td>30.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1176_s/CIN</td>
</tr>
<tr>
<td>30.301</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1176_s/COUT</td>
</tr>
<tr>
<td>30.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1175_s/CIN</td>
</tr>
<tr>
<td>30.358</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1175_s/COUT</td>
</tr>
<tr>
<td>30.358</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>n1174_s/CIN</td>
</tr>
<tr>
<td>30.921</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1174_s/SUM</td>
</tr>
<tr>
<td>31.881</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2823_s6/I1</td>
</tr>
<tr>
<td>32.980</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>n2823_s6/F</td>
</tr>
<tr>
<td>33.940</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2823_s2/I3</td>
</tr>
<tr>
<td>34.566</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2823_s2/F</td>
</tr>
<tr>
<td>35.526</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n2823_s0/I1</td>
</tr>
<tr>
<td>36.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n2823_s0/F</td>
</tr>
<tr>
<td>37.585</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>VIDEOaddr_13_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pixel_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>pixel_clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>278</td>
<td>pixel_clk_ibuf/O</td>
</tr>
<tr>
<td>20.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>VIDEOaddr_13_s0/CLK</td>
</tr>
<tr>
<td>20.326</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>VIDEOaddr_13_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 19.121, 51.876%; route: 17.280, 46.881%; tC2Q: 0.458, 1.243%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
