VCD info: dumpfile SoC.vcd opened for output.

0000: read instruction
  31
0001: read 2nd byte
  31 10
    srp 10

0002: read instruction
  0c
0003: read 2nd byte
  0c 09
    ld r0, #09
    reg[10] = 09

0004: read instruction
  20
0005: read 2nd byte
  20 10
    inc 10
    alu:    09       00    =>    0a
         00001001 00000000 => 00001010
    flags = 0000_0000
    reg[10] = 0a

0006: read instruction
  00
0007: read 2nd byte
  00 10
    dec 10
    alu:    0a       00    =>    09
         00001010 00000000 => 00001001
    flags = 0000_0000
    reg[10] = 09

0008: read instruction
  0c
0009: read 2nd byte
  0c 7f
    ld r0, #7f
    reg[10] = 7f

000a: read instruction
  20
000b: read 2nd byte
  20 10
    inc 10
    alu:    7f       00    =>    80
         01111111 00000000 => 10000000
    flags = 0011_0000
    reg[10] = 80

000c: read instruction
  00
000d: read 2nd byte
  00 10
    dec 10
    alu:    80       00    =>    7f
         10000000 00000000 => 01111111
    flags = 0001_0000
    reg[10] = 7f

000e: read instruction
  0c
000f: read 2nd byte
  0c fe
    ld r0, #fe
    reg[10] = fe

0010: read instruction
  20
0011: read 2nd byte
  20 10
    inc 10
    alu:    fe       00    =>    ff
         11111110 00000000 => 11111111
    flags = 0010_0000
    reg[10] = ff

0012: read instruction
  20
0013: read 2nd byte
  20 10
    inc 10
    alu:    ff       00    =>    00
         11111111 00000000 => 00000000
    flags = 0100_0000
    reg[10] = 00

0014: read instruction
  00
0015: read 2nd byte
  00 10
    dec 10
    alu:    00       00    =>    ff
         00000000 00000000 => 11111111
    flags = 0010_0000
    reg[10] = ff

0016: read instruction
  00
0017: read 2nd byte
  00 10
    dec 10
    alu:    ff       00    =>    fe
         11111111 00000000 => 11111110
    flags = 0010_0000
    reg[10] = fe

0018: read instruction
  1c
0019: read 2nd byte
  1c 10
    ld r1, #10
    reg[11] = 10

001a: read instruction
  01
001b: read 2nd byte
  01 e1
    dec @e1
    alu:    fe       00    =>    fd
         11111110 00000000 => 11111101
    flags = 0010_0000
    reg[10] = fd

001c: read instruction
  8d
001d: read 2nd byte
  8d 00
001e: read 3rd byte
  8d 00 00
    jmp    , 0000

0000: read instruction
testSoC: SUCCESS
