#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028eea7b68d0 .scope module, "tb_risc_reg_mem_cpu" "tb_risc_reg_mem_cpu" 2 1;
 .timescale 0 0;
v0000028eea80ce50_0 .net "R0", 7 0, L_0000028eea7b9930;  1 drivers
v0000028eea80cd10_0 .net "R1", 7 0, L_0000028eea7b9c40;  1 drivers
v0000028eea80c950_0 .net "R2", 7 0, L_0000028eea7b99a0;  1 drivers
v0000028eea80cef0_0 .net "R3", 7 0, L_0000028eea7b9a10;  1 drivers
v0000028eea80c9f0_0 .var "clk", 0 0;
v0000028eea80cf90_0 .var "reset", 0 0;
S_0000028eea7b6a60 .scope module, "DUT" "risc_reg_mem_cpu" 2 9, 3 1 0, S_0000028eea7b68d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 8 "R0";
    .port_info 3 /OUTPUT 8 "R1";
    .port_info 4 /OUTPUT 8 "R2";
    .port_info 5 /OUTPUT 8 "R3";
P_0000028eea76b820 .param/l "ADD" 0 3 26, C4<00>;
P_0000028eea76b858 .param/l "LOAD" 0 3 28, C4<10>;
P_0000028eea76b890 .param/l "STORE" 0 3 29, C4<11>;
P_0000028eea76b8c8 .param/l "SUB" 0 3 27, C4<01>;
v0000028eea80d210_0 .array/port v0000028eea80d210, 0;
L_0000028eea7b9930 .functor BUFZ 8, v0000028eea80d210_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028eea80d210_1 .array/port v0000028eea80d210, 1;
L_0000028eea7b9c40 .functor BUFZ 8, v0000028eea80d210_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028eea80d210_2 .array/port v0000028eea80d210, 2;
L_0000028eea7b99a0 .functor BUFZ 8, v0000028eea80d210_2, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028eea80d210_3 .array/port v0000028eea80d210, 3;
L_0000028eea7b9a10 .functor BUFZ 8, v0000028eea80d210_3, C4<00000000>, C4<00000000>, C4<00000000>;
v0000028eea7663b0_0 .var "IR", 7 0;
v0000028eea766450_0 .var "PC", 3 0;
v0000028eea7664f0_0 .net "R0", 7 0, L_0000028eea7b9930;  alias, 1 drivers
v0000028eea766590_0 .net "R1", 7 0, L_0000028eea7b9c40;  alias, 1 drivers
v0000028eea766630_0 .net "R2", 7 0, L_0000028eea7b99a0;  alias, 1 drivers
v0000028eea7666d0_0 .net "R3", 7 0, L_0000028eea7b9a10;  alias, 1 drivers
v0000028eea766770_0 .net "clk", 0 0, v0000028eea80c9f0_0;  1 drivers
v0000028eea80c040 .array "data_mem", 15 0, 7 0;
v0000028eea80c0e0_0 .net "opcode", 1 0, L_0000028eea80c630;  1 drivers
v0000028eea80c180 .array "program", 15 0, 7 0;
v0000028eea80c220_0 .net "rd", 1 0, L_0000028eea80d030;  1 drivers
v0000028eea80d210 .array "reg_file", 3 0, 7 0;
v0000028eea80cdb0_0 .net "reset", 0 0, v0000028eea80cf90_0;  1 drivers
v0000028eea80cbd0_0 .net "rs1", 1 0, L_0000028eea80c4f0;  1 drivers
v0000028eea80c310_0 .net "rs2", 1 0, L_0000028eea80cb30;  1 drivers
E_0000028eea7a7770 .event posedge, v0000028eea80cdb0_0, v0000028eea766770_0;
L_0000028eea80d030 .part v0000028eea7663b0_0, 6, 2;
L_0000028eea80c4f0 .part v0000028eea7663b0_0, 4, 2;
L_0000028eea80cb30 .part v0000028eea7663b0_0, 2, 2;
L_0000028eea80c630 .part v0000028eea7663b0_0, 0, 2;
    .scope S_0000028eea7b6a60;
T_0 ;
    %pushi/vec4 98, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028eea80c180, 4, 0;
    %pushi/vec4 208, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028eea80c180, 4, 0;
    %pushi/vec4 55, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028eea80c180, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028eea80d210, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028eea80d210, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028eea80d210, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028eea80d210, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000028eea80c040, 4, 0;
    %end;
    .thread T_0;
    .scope S_0000028eea7b6a60;
T_1 ;
    %wait E_0000028eea7a7770;
    %load/vec4 v0000028eea80cdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000028eea766450_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000028eea766450_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000028eea80c180, 4;
    %assign/vec4 v0000028eea7663b0_0, 0;
    %load/vec4 v0000028eea766450_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000028eea766450_0, 0;
    %load/vec4 v0000028eea80c0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0000028eea80cbd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000028eea80d210, 4;
    %load/vec4 v0000028eea80c310_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000028eea80d210, 4;
    %add;
    %load/vec4 v0000028eea80c220_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028eea80d210, 0, 4;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0000028eea80cbd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000028eea80d210, 4;
    %load/vec4 v0000028eea80c310_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000028eea80d210, 4;
    %sub;
    %load/vec4 v0000028eea80c220_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028eea80d210, 0, 4;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0000028eea80cbd0_0;
    %pad/u 4;
    %ix/vec4 5;
    %load/vec4a v0000028eea80d210, 5;
    %ix/vec4 4;
    %load/vec4a v0000028eea80c040, 4;
    %load/vec4 v0000028eea80c220_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028eea80d210, 0, 4;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0000028eea80c310_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000028eea80d210, 4;
    %load/vec4 v0000028eea80cbd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0000028eea80d210, 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000028eea80c040, 0, 4;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028eea7b68d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028eea80c9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028eea80cf90_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000028eea7b68d0;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000028eea80c9f0_0;
    %inv;
    %store/vec4 v0000028eea80c9f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000028eea7b68d0;
T_4 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028eea80cf90_0, 0, 1;
    %delay 150, 0;
    %vpi_call 2 29 "$display", "---- Register Values ----" {0 0 0};
    %vpi_call 2 30 "$display", "R0 = %d", v0000028eea80ce50_0 {0 0 0};
    %vpi_call 2 31 "$display", "R1 = %d", v0000028eea80cd10_0 {0 0 0};
    %vpi_call 2 32 "$display", "R2 = %d", v0000028eea80c950_0 {0 0 0};
    %vpi_call 2 33 "$display", "R3 = %d", v0000028eea80cef0_0 {0 0 0};
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_risc_reg_mem_cpu.v";
    "risc_reg_mem_cpu.v";
