
---------- Begin Simulation Statistics ----------
final_tick                                51571508500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  74030                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717476                       # Number of bytes of host memory used
host_op_rate                                   122905                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1350.80                       # Real time elapsed on the host
host_tick_rate                               38178599                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051572                       # Number of seconds simulated
sim_ticks                                 51571508500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33788502                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73520898                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.031430                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.031430                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47835782                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29608098                       # number of floating regfile writes
system.cpu.idleCycles                          196950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                17272                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5906460                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.888503                       # Inst execution rate
system.cpu.iew.exec_refs                     54888270                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16873254                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18901582                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38031691                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                259                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1275                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17505102                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           195879081                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38015016                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            123394                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194785932                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  54191                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3119175                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 294727                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3148119                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            566                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        10091                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7181                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257306055                       # num instructions consuming a value
system.cpu.iew.wb_count                     191322560                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570765                       # average fanout of values written-back
system.cpu.iew.wb_producers                 146861319                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.854925                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194581850                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321058695                       # number of integer regfile reads
system.cpu.int_regfile_writes               144545094                       # number of integer regfile writes
system.cpu.ipc                               0.969528                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.969528                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4176324      2.14%      2.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111669749     57.29%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6313166      3.24%     62.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                101080      0.05%     62.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1448611      0.74%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3095      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2861961      1.47%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   72      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7579      0.00%     64.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869702      1.47%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2076      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781103      2.45%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386462      1.22%     70.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              16      0.00%     70.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347068      1.72%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26423593     13.56%     85.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10639088      5.46%     90.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11640300      5.97%     96.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6238004      3.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              194909329                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39371363                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            76879169                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     37137015                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           49833598                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3664043                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018799                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  584138     15.94%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     69      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     34      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    20      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   58      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                5      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 410253     11.20%     27.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                789242     21.54%     48.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1632768     44.56%     93.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           247434      6.75%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155025685                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          419568351                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    154185545                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         175905589                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  195817047                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 194909329                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               62034                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        29859548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18754                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          56645                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5193748                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     102946068                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.893315                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.152307                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44461527     43.19%     43.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9878358      9.60%     52.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13096002     12.72%     65.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11232048     10.91%     76.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9935589      9.65%     86.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6347662      6.17%     92.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3841905      3.73%     95.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2613089      2.54%     98.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1539888      1.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102946068                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.889700                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2259238                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1698180                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38031691                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17505102                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70463535                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        103143018                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       378980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        766668                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       425152                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1235                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       851331                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1235                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6477069                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4662640                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             15563                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3409722                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3399895                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.711795                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  612036                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          591635                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             582844                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             8791                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1413                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        24326815                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             14659                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99731239                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.664669                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.564675                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        50388847     50.52%     50.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19845931     19.90%     70.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8628066      8.65%     79.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3084995      3.09%     82.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3158606      3.17%     85.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1818830      1.82%     87.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1175165      1.18%     88.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2163549      2.17%     90.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9467250      9.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99731239                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9467250                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42467916                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42467916                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43805665                       # number of overall hits
system.cpu.dcache.overall_hits::total        43805665                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       529663                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         529663                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       683961                       # number of overall misses
system.cpu.dcache.overall_misses::total        683961                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34267917445                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34267917445                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34267917445                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34267917445                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     42997579                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     42997579                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44489626                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44489626                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012318                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012318                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015373                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015373                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64697.585908                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64697.585908                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50102.151212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50102.151212                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       481913                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          479                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8697                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.411406                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    95.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172385                       # number of writebacks
system.cpu.dcache.writebacks::total            172385                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       164161                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       164161                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       164161                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       164161                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       365502                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       365502                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       422421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       422421                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24226198946                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24226198946                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28496408446                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28496408446                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008501                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008501                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009495                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009495                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66281.987365                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66281.987365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67459.734355                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67459.734355                       # average overall mshr miss latency
system.cpu.dcache.replacements                 421908                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34112477                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34112477                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       361818                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        361818                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21919699000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21919699000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34474295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34474295                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010495                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010495                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60582.113107                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60582.113107                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       164150                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       164150                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       197668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       197668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12046289500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12046289500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005734                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60942.031588                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60942.031588                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167845                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167845                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12348218445                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12348218445                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73569.176591                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73569.176591                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167834                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167834                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12179909446                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12179909446                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72571.168214                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72571.168214                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1337749                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1337749                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       154298                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       154298                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1492047                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1492047                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.103414                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.103414                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56919                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56919                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4270209500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4270209500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.038148                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.038148                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75022.567157                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75022.567157                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51571508500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.693221                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44228087                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            422420                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.701688                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.693221                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999401                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999401                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89401672                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89401672                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51571508500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7685837                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              69360832                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  10922944                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14681728                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 294727                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3073549                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1707                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              198321111                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7906                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    37960522                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16873348                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5596                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        188469                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51571508500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51571508500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51571508500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           12910385                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      117838213                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6477069                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4594775                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89732500                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  592802                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  876                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5869                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12629380                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  9055                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          102946068                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.027021                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.200533                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 68404678     66.45%     66.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2001896      1.94%     68.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3575975      3.47%     71.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2542149      2.47%     74.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2030436      1.97%     76.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2067428      2.01%     78.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1371716      1.33%     79.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2409917      2.34%     81.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18541873     18.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            102946068                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.062797                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.142474                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12624698                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12624698                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12624698                       # number of overall hits
system.cpu.icache.overall_hits::total        12624698                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4681                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4681                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4681                       # number of overall misses
system.cpu.icache.overall_misses::total          4681                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    279317500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    279317500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    279317500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    279317500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12629379                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12629379                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12629379                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12629379                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000371                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000371                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000371                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000371                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59670.476394                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59670.476394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59670.476394                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59670.476394                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          719                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.937500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3244                       # number of writebacks
system.cpu.icache.writebacks::total              3244                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          924                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          924                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          924                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          924                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3757                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    225755500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    225755500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    225755500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    225755500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000297                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000297                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000297                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000297                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60089.299973                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60089.299973                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60089.299973                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60089.299973                       # average overall mshr miss latency
system.cpu.icache.replacements                   3244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12624698                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12624698                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4681                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4681                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    279317500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    279317500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12629379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12629379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000371                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000371                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59670.476394                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59670.476394                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          924                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          924                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    225755500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    225755500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000297                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000297                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60089.299973                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60089.299973                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51571508500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.535228                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12628455                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3361.313548                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.535228                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25262515                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25262515                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51571508500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12630297                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1180                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51571508500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51571508500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51571508500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1983361                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7290743                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  110                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 566                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                8981897                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                10088                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   7888                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51571508500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 294727                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12407421                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25649717                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2971                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  20656999                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              43934233                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              196420807                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 12475                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               22029733                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1527394                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               17243831                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           249032654                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   478418741                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                324106926                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  48473181                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 23916665                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      42                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  26                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66704957                       # count of insts added to the skid buffer
system.cpu.rob.reads                        276976044                       # The number of ROB reads
system.cpu.rob.writes                       383907736                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  876                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37611                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38487                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 876                       # number of overall hits
system.l2.overall_hits::.cpu.data               37611                       # number of overall hits
system.l2.overall_hits::total                   38487                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2881                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384810                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387691                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2881                       # number of overall misses
system.l2.overall_misses::.cpu.data            384810                       # number of overall misses
system.l2.overall_misses::total                387691                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    210660000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27444749000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27655409000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    210660000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27444749000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27655409000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3757                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           422421                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               426178                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3757                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          422421                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              426178                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.766835                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.910963                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.909693                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.766835                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.910963                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.909693                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73120.444290                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71320.259349                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71333.636840                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73120.444290                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71320.259349                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71333.636840                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165755                       # number of writebacks
system.l2.writebacks::total                    165755                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384810                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387691                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387691                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    181237250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23510802000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23692039250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    181237250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23510802000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23692039250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.766835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.910963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.909693                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.766835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.910963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.909693                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62907.757723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61097.170032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61110.624828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62907.757723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61097.170032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61110.624828                       # average overall mshr miss latency
system.l2.replacements                         380175                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172385                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172385                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172385                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172385                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3242                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3242                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3242                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3242                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2130                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2130                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165706                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165706                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11888271000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11888271000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167836                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167836                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987309                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987309                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71743.153537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71743.153537                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10193905500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10193905500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987309                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987309                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61518.022884                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61518.022884                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            876                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                876                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2881                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2881                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    210660000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    210660000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.766835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.766835                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73120.444290                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73120.444290                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2881                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2881                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    181237250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    181237250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.766835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.766835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62907.757723                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62907.757723                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         35481                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             35481                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15556478000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15556478000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       254585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        254585                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.860632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860632                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71000.429020                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71000.429020                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219104                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219104                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13316896500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13316896500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.860632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.860632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60778.883544                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60778.883544                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51571508500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8130.368307                       # Cycle average of tags in use
system.l2.tags.total_refs                      851286                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388367                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.191963                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.512343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        78.925841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8040.930123                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992477                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4727                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2925                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7198951                       # Number of tag accesses
system.l2.tags.data_accesses                  7198951                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51571508500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004015353500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9943                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9943                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              940797                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             155989                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387690                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165755                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387690                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165755                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387690                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  350797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.939656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.469653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    238.089992                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9906     99.63%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           23      0.23%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            8      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9943                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.668511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.639296                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.006687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6748     67.87%     67.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              117      1.18%     69.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2795     28.11%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              210      2.11%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               56      0.56%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               16      0.16%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9943                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24812160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10608320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    481.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51571419500                       # Total gap between requests
system.mem_ctrls.avgGap                      93182.56                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       184384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24627072                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10607040                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3575307.478159185499                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 477532511.968308985233                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 205676357.130410492420                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2881                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384809                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165755                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     86158250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10812020000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1248701223500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29905.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28097.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7533415.12                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       184384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24627776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24812160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       184384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       184384                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2881                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384809                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387690                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3575307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    477546163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        481121470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3575307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3575307                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    205701177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       205701177                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    205701177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3575307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    477546163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       686822647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387679                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165735                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24361                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24565                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24067                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24225                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3629197000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1938395000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10898178250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9361.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28111.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326606                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             139060                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.25                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.91                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        87743                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   403.645009                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   253.603236                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   348.382920                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22377     25.50%     25.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17565     20.02%     45.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8921     10.17%     55.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         9120     10.39%     66.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5379      6.13%     72.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3623      4.13%     76.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4927      5.62%     81.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3712      4.23%     86.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12119     13.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        87743                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24811456                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10607040                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              481.107819                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              205.676357                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.37                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.61                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51571508500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       311389680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       165496155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1390393620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429793920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4070760720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19189044300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3644264160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29201142555                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.226263                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9230055500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1721980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40619473000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       315131040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       167488530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1377634440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435342780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4070760720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19009823760                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3795186720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29171367990                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   565.648918                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9618629750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1721980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40230898750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51571508500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             221984                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165755                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213222                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165706                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165706                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        221984                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154358                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154358                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154358                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35420480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35420480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35420480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387691                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387691    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387691                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51571508500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357422000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484612500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            258341                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338140                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3244                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          463943                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167836                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167836                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3757                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       254585                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10758                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1266751                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1277509                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       448064                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38067520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38515584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380175                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           806354                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001544                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039263                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 805109     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1245      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             806354                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51571508500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          601294500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5636498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         633632995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
