
****** PlanAhead v14.4 (64-bit)
  **** Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1823 day(s)
INFO: [Device 21-36] Loading parts and site information from D:/xilins/14.4/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/xilins/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/xilins/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/alejandro/Desktop/proyectologica/proyect/pa.fromHdl.tcl
# create_project -name proyect -dir "C:/Users/alejandro/Desktop/proyectologica/proyect/planAhead_run_2" -part xc3s500efg320-4
create_project: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 361.840 ; gain = 79.105
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Calculadora.ucf" [current_fileset -constrset]
Adding file 'C:/Users/alejandro/Desktop/proyectologica/proyect/Calculadora.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Sumador1Bit.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MultiInterno.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Multiplicador.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Calculadora.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top Calculadora $srcset
# add_files [list {Calculadora.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "D:/xilins/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "D:/xilins/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/alejandro/Desktop/proyectologica/proyect/Calculadora.vhf" into library work
INFO: [Designutils 20-910] Reading macro library D:/xilins/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/xilins/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/xilins/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from D:/xilins/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : D:/xilins/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/xilins/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/alejandro/Desktop/proyectologica/proyect/Calculadora.ucf]
Finished Parsing UCF File [C:/Users/alejandro/Desktop/proyectologica/proyect/Calculadora.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: abc5f64d
open_rtl_design: Time (s): elapsed = 00:00:37 . Memory (MB): peak = 501.926 ; gain = 121.887
