
/home/vaillant/ppc2/perf/malardalen/ppc-eabi/gcc-4.4.2/qurt/qurt.elf:     file format elf32-powerpc


Disassembly of section .init:

01800094 <__init>:
 1800094:	94 21 ff f0 	stwu    r1,-16(r1)
 1800098:	7c 08 02 a6 	mflr    r0
 180009c:	90 01 00 14 	stw     r0,20(r1)
 18000a0:	48 00 00 f9 	bl      1800198 <frame_dummy>
 18000a4:	48 00 08 55 	bl      18008f8 <__do_global_ctors_aux>
 18000a8:	80 01 00 14 	lwz     r0,20(r1)
 18000ac:	7c 08 03 a6 	mtlr    r0
 18000b0:	38 21 00 10 	addi    r1,r1,16
 18000b4:	4e 80 00 20 	blr

Disassembly of section .text:

018000b8 <__do_global_dtors_aux>:
 18000b8:	94 21 ff e8 	stwu    r1,-24(r1)
 18000bc:	7c 08 02 a6 	mflr    r0
 18000c0:	93 e1 00 14 	stw     r31,20(r1)
 18000c4:	3f e0 01 81 	lis     r31,385
 18000c8:	90 01 00 1c 	stw     r0,28(r1)
 18000cc:	88 1f 0b 10 	lbz     r0,2832(r31)
 18000d0:	93 81 00 08 	stw     r28,8(r1)
 18000d4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18000d8:	93 a1 00 0c 	stw     r29,12(r1)
 18000dc:	93 c1 00 10 	stw     r30,16(r1)
 18000e0:	40 9e 00 7c 	bne-    cr7,180015c <__do_global_dtors_aux+0xa4>
 18000e4:	3f 80 01 81 	lis     r28,385
 18000e8:	3f a0 01 81 	lis     r29,385
 18000ec:	3b 9c 0a d8 	addi    r28,r28,2776
 18000f0:	3b bd 0a dc 	addi    r29,r29,2780
 18000f4:	7f bc e8 50 	subf    r29,r28,r29
 18000f8:	3f c0 01 81 	lis     r30,385
 18000fc:	7f bd 16 70 	srawi   r29,r29,2
 1800100:	81 3e 0b 14 	lwz     r9,2836(r30)
 1800104:	3b bd ff ff 	addi    r29,r29,-1
 1800108:	7f 89 e8 40 	cmplw   cr7,r9,r29
 180010c:	40 9c 00 2c 	bge-    cr7,1800138 <__do_global_dtors_aux+0x80>
 1800110:	3b de 0b 14 	addi    r30,r30,2836
 1800114:	39 29 00 01 	addi    r9,r9,1
 1800118:	55 20 10 3a 	rlwinm  r0,r9,2,0,29
 180011c:	91 3e 00 00 	stw     r9,0(r30)
 1800120:	7c 1c 00 2e 	lwzx    r0,r28,r0
 1800124:	7c 09 03 a6 	mtctr   r0
 1800128:	4e 80 04 21 	bctrl
 180012c:	81 3e 00 00 	lwz     r9,0(r30)
 1800130:	7f 89 e8 40 	cmplw   cr7,r9,r29
 1800134:	41 9c ff e0 	blt+    cr7,1800114 <__do_global_dtors_aux+0x5c>
 1800138:	3d 20 00 00 	lis     r9,0
 180013c:	38 09 00 00 	addi    r0,r9,0
 1800140:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800144:	41 9e 00 10 	beq-    cr7,1800154 <__do_global_dtors_aux+0x9c>
 1800148:	3c 60 01 81 	lis     r3,385
 180014c:	38 63 0a 0c 	addi    r3,r3,2572
 1800150:	4a 7f fe b1 	bl      0 <__init-0x1800094>
 1800154:	38 00 00 01 	li      r0,1
 1800158:	98 1f 0b 10 	stb     r0,2832(r31)
 180015c:	80 01 00 1c 	lwz     r0,28(r1)
 1800160:	83 81 00 08 	lwz     r28,8(r1)
 1800164:	7c 08 03 a6 	mtlr    r0
 1800168:	83 a1 00 0c 	lwz     r29,12(r1)
 180016c:	83 c1 00 10 	lwz     r30,16(r1)
 1800170:	83 e1 00 14 	lwz     r31,20(r1)
 1800174:	38 21 00 18 	addi    r1,r1,24
 1800178:	4e 80 00 20 	blr

0180017c <call___do_global_dtors_aux>:
 180017c:	7c 08 02 a6 	mflr    r0
 1800180:	94 21 ff f8 	stwu    r1,-8(r1)
 1800184:	90 01 00 0c 	stw     r0,12(r1)
 1800188:	80 01 00 0c 	lwz     r0,12(r1)
 180018c:	38 21 00 08 	addi    r1,r1,8
 1800190:	7c 08 03 a6 	mtlr    r0
 1800194:	4e 80 00 20 	blr

01800198 <frame_dummy>:
 1800198:	7c 08 02 a6 	mflr    r0
 180019c:	94 21 ff f8 	stwu    r1,-8(r1)
 18001a0:	3d 20 00 00 	lis     r9,0
 18001a4:	90 01 00 0c 	stw     r0,12(r1)
 18001a8:	38 09 00 00 	addi    r0,r9,0
 18001ac:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001b0:	41 9e 00 18 	beq-    cr7,18001c8 <frame_dummy+0x30>
 18001b4:	3c 60 01 81 	lis     r3,385
 18001b8:	3c 80 01 81 	lis     r4,385
 18001bc:	38 63 0a 0c 	addi    r3,r3,2572
 18001c0:	38 84 0b 18 	addi    r4,r4,2840
 18001c4:	4a 7f fe 3d 	bl      0 <__init-0x1800094>
 18001c8:	3c 60 01 81 	lis     r3,385
 18001cc:	80 03 0a e0 	lwz     r0,2784(r3)
 18001d0:	38 63 0a e0 	addi    r3,r3,2784
 18001d4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001d8:	41 9e 00 1c 	beq-    cr7,18001f4 <frame_dummy+0x5c>
 18001dc:	3d 20 00 00 	lis     r9,0
 18001e0:	38 09 00 00 	addi    r0,r9,0
 18001e4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001e8:	41 9e 00 0c 	beq-    cr7,18001f4 <frame_dummy+0x5c>
 18001ec:	7c 09 03 a6 	mtctr   r0
 18001f0:	4e 80 04 21 	bctrl
 18001f4:	80 01 00 0c 	lwz     r0,12(r1)
 18001f8:	38 21 00 08 	addi    r1,r1,8
 18001fc:	7c 08 03 a6 	mtlr    r0
 1800200:	4e 80 00 20 	blr

01800204 <call_frame_dummy>:
 1800204:	7c 08 02 a6 	mflr    r0
 1800208:	94 21 ff f8 	stwu    r1,-8(r1)
 180020c:	90 01 00 0c 	stw     r0,12(r1)
 1800210:	80 01 00 0c 	lwz     r0,12(r1)
 1800214:	38 21 00 08 	addi    r1,r1,8
 1800218:	7c 08 03 a6 	mtlr    r0
 180021c:	4e 80 00 20 	blr

01800220 <fabs>:
 1800220:	94 21 ff d8 	stwu    r1,-40(r1)
 1800224:	93 e1 00 24 	stw     r31,36(r1)
 1800228:	7c 3f 0b 78 	mr      r31,r1
 180022c:	d8 3f 00 18 	stfd    f1,24(r31)
 1800230:	c9 bf 00 18 	lfd     f13,24(r31)
 1800234:	3c 00 01 80 	lis     r0,384
 1800238:	7c 09 03 78 	mr      r9,r0
 180023c:	c8 09 09 88 	lfd     f0,2440(r9)
 1800240:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 1800244:	4f dd f3 82 	cror    4*cr7+eq,4*cr7+gt,4*cr7+eq
 1800248:	7c 00 00 26 	mfcr    r0
 180024c:	54 00 ff fe 	rlwinm  r0,r0,31,31,31
 1800250:	54 00 06 3e 	clrlwi  r0,r0,24
 1800254:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800258:	41 9e 00 10 	beq-    cr7,1800268 <fabs+0x48>
 180025c:	c8 1f 00 18 	lfd     f0,24(r31)
 1800260:	d8 1f 00 08 	stfd    f0,8(r31)
 1800264:	48 00 00 10 	b       1800274 <fabs+0x54>
 1800268:	c8 1f 00 18 	lfd     f0,24(r31)
 180026c:	fc 00 00 50 	fneg    f0,f0
 1800270:	d8 1f 00 08 	stfd    f0,8(r31)
 1800274:	c8 1f 00 08 	lfd     f0,8(r31)
 1800278:	fc 20 00 90 	fmr     f1,f0
 180027c:	39 7f 00 28 	addi    r11,r31,40
 1800280:	83 eb ff fc 	lwz     r31,-4(r11)
 1800284:	7d 61 5b 78 	mr      r1,r11
 1800288:	4e 80 00 20 	blr

0180028c <sqrt>:
 180028c:	94 21 ff b8 	stwu    r1,-72(r1)
 1800290:	93 e1 00 44 	stw     r31,68(r1)
 1800294:	7c 3f 0b 78 	mr      r31,r1
 1800298:	d8 3f 00 38 	stfd    f1,56(r31)
 180029c:	c9 bf 00 38 	lfd     f13,56(r31)
 18002a0:	3c 00 01 80 	lis     r0,384
 18002a4:	7c 09 03 78 	mr      r9,r0
 18002a8:	c8 09 09 90 	lfd     f0,2448(r9)
 18002ac:	fc 0d 00 24 	fdiv    f0,f13,f0
 18002b0:	d8 1f 00 28 	stfd    f0,40(r31)
 18002b4:	3c 00 01 80 	lis     r0,384
 18002b8:	7c 09 03 78 	mr      r9,r0
 18002bc:	c8 09 09 98 	lfd     f0,2456(r9)
 18002c0:	d8 1f 00 10 	stfd    f0,16(r31)
 18002c4:	38 00 00 00 	li      r0,0
 18002c8:	90 1f 00 08 	stw     r0,8(r31)
 18002cc:	c9 bf 00 38 	lfd     f13,56(r31)
 18002d0:	3c 00 01 80 	lis     r0,384
 18002d4:	7c 09 03 78 	mr      r9,r0
 18002d8:	c8 09 09 88 	lfd     f0,2440(r9)
 18002dc:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 18002e0:	40 9e 00 18 	bne-    cr7,18002f8 <sqrt+0x6c>
 18002e4:	3c 00 01 80 	lis     r0,384
 18002e8:	7c 09 03 78 	mr      r9,r0
 18002ec:	c8 09 09 88 	lfd     f0,2440(r9)
 18002f0:	d8 1f 00 28 	stfd    f0,40(r31)
 18002f4:	48 00 00 b8 	b       18003ac <sqrt+0x120>
 18002f8:	38 00 00 01 	li      r0,1
 18002fc:	90 1f 00 0c 	stw     r0,12(r31)
 1800300:	48 00 00 a0 	b       18003a0 <sqrt+0x114>
 1800304:	80 1f 00 08 	lwz     r0,8(r31)
 1800308:	2f 80 00 00 	cmpwi   cr7,r0,0
 180030c:	40 9e 00 88 	bne-    cr7,1800394 <sqrt+0x108>
 1800310:	c9 bf 00 28 	lfd     f13,40(r31)
 1800314:	c8 1f 00 28 	lfd     f0,40(r31)
 1800318:	fc 0d 00 32 	fmul    f0,f13,f0
 180031c:	c9 bf 00 38 	lfd     f13,56(r31)
 1800320:	fd ad 00 28 	fsub    f13,f13,f0
 1800324:	c8 1f 00 28 	lfd     f0,40(r31)
 1800328:	fc 00 00 2a 	fadd    f0,f0,f0
 180032c:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800330:	d8 1f 00 20 	stfd    f0,32(r31)
 1800334:	c9 bf 00 28 	lfd     f13,40(r31)
 1800338:	c8 1f 00 20 	lfd     f0,32(r31)
 180033c:	fc 0d 00 2a 	fadd    f0,f13,f0
 1800340:	d8 1f 00 28 	stfd    f0,40(r31)
 1800344:	c9 bf 00 28 	lfd     f13,40(r31)
 1800348:	c8 1f 00 28 	lfd     f0,40(r31)
 180034c:	fc 0d 00 32 	fmul    f0,f13,f0
 1800350:	c9 bf 00 38 	lfd     f13,56(r31)
 1800354:	fc 0d 00 28 	fsub    f0,f13,f0
 1800358:	d8 1f 00 18 	stfd    f0,24(r31)
 180035c:	c8 1f 00 18 	lfd     f0,24(r31)
 1800360:	fd a0 02 10 	fabs    f13,f0
 1800364:	c8 1f 00 10 	lfd     f0,16(r31)
 1800368:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 180036c:	4f dc f3 82 	cror    4*cr7+eq,4*cr7+lt,4*cr7+eq
 1800370:	7c 00 00 26 	mfcr    r0
 1800374:	54 00 ff fe 	rlwinm  r0,r0,31,31,31
 1800378:	54 00 06 3e 	clrlwi  r0,r0,24
 180037c:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800380:	41 9e 00 10 	beq-    cr7,1800390 <sqrt+0x104>
 1800384:	38 00 00 01 	li      r0,1
 1800388:	90 1f 00 08 	stw     r0,8(r31)
 180038c:	48 00 00 08 	b       1800394 <sqrt+0x108>
 1800390:	60 00 00 00 	nop
 1800394:	80 1f 00 0c 	lwz     r0,12(r31)
 1800398:	30 00 00 01 	addic   r0,r0,1
 180039c:	90 1f 00 0c 	stw     r0,12(r31)
 18003a0:	80 1f 00 0c 	lwz     r0,12(r31)
 18003a4:	2f 80 00 13 	cmpwi   cr7,r0,19
 18003a8:	40 9d ff 5c 	ble+    cr7,1800304 <sqrt+0x78>
 18003ac:	c8 1f 00 28 	lfd     f0,40(r31)
 18003b0:	fc 20 00 90 	fmr     f1,f0
 18003b4:	39 7f 00 48 	addi    r11,r31,72
 18003b8:	83 eb ff fc 	lwz     r31,-4(r11)
 18003bc:	7d 61 5b 78 	mr      r1,r11
 18003c0:	4e 80 00 20 	blr

018003c4 <main>:
 18003c4:	94 21 ff e0 	stwu    r1,-32(r1)
 18003c8:	7c 08 02 a6 	mflr    r0
 18003cc:	90 01 00 24 	stw     r0,36(r1)
 18003d0:	93 e1 00 1c 	stw     r31,28(r1)
 18003d4:	7c 3f 0b 78 	mr      r31,r1
 18003d8:	48 00 04 6d 	bl      1800844 <__eabi>
 18003dc:	38 00 0a 28 	li      r0,2600
 18003e0:	90 1f 00 08 	stw     r0,8(r31)
 18003e4:	48 00 00 f4 	b       18004d8 <main+0x114>
 18003e8:	3c 00 01 81 	lis     r0,385
 18003ec:	30 00 0b 50 	addic   r0,r0,2896
 18003f0:	3d 20 01 80 	lis     r9,384
 18003f4:	c8 09 09 a0 	lfd     f0,2464(r9)
 18003f8:	7c 09 03 78 	mr      r9,r0
 18003fc:	d8 09 00 00 	stfd    f0,0(r9)
 1800400:	3c 00 01 81 	lis     r0,385
 1800404:	30 00 0b 50 	addic   r0,r0,2896
 1800408:	3d 20 01 80 	lis     r9,384
 180040c:	c8 09 09 a8 	lfd     f0,2472(r9)
 1800410:	7c 09 03 78 	mr      r9,r0
 1800414:	d8 09 00 08 	stfd    f0,8(r9)
 1800418:	3c 00 01 81 	lis     r0,385
 180041c:	30 00 0b 50 	addic   r0,r0,2896
 1800420:	3d 20 01 80 	lis     r9,384
 1800424:	c8 09 09 b0 	lfd     f0,2480(r9)
 1800428:	7c 09 03 78 	mr      r9,r0
 180042c:	d8 09 00 10 	stfd    f0,16(r9)
 1800430:	48 00 00 cd 	bl      18004fc <qurt>
 1800434:	3c 00 01 81 	lis     r0,385
 1800438:	30 00 0b 50 	addic   r0,r0,2896
 180043c:	3d 20 01 80 	lis     r9,384
 1800440:	c8 09 09 a0 	lfd     f0,2464(r9)
 1800444:	7c 09 03 78 	mr      r9,r0
 1800448:	d8 09 00 00 	stfd    f0,0(r9)
 180044c:	3c 00 01 81 	lis     r0,385
 1800450:	30 00 0b 50 	addic   r0,r0,2896
 1800454:	3d 20 01 80 	lis     r9,384
 1800458:	c8 09 09 b8 	lfd     f0,2488(r9)
 180045c:	7c 09 03 78 	mr      r9,r0
 1800460:	d8 09 00 08 	stfd    f0,8(r9)
 1800464:	3c 00 01 81 	lis     r0,385
 1800468:	30 00 0b 50 	addic   r0,r0,2896
 180046c:	3d 20 01 80 	lis     r9,384
 1800470:	c8 09 09 a0 	lfd     f0,2464(r9)
 1800474:	7c 09 03 78 	mr      r9,r0
 1800478:	d8 09 00 10 	stfd    f0,16(r9)
 180047c:	48 00 00 81 	bl      18004fc <qurt>
 1800480:	3c 00 01 81 	lis     r0,385
 1800484:	30 00 0b 50 	addic   r0,r0,2896
 1800488:	3d 20 01 80 	lis     r9,384
 180048c:	c8 09 09 a0 	lfd     f0,2464(r9)
 1800490:	7c 09 03 78 	mr      r9,r0
 1800494:	d8 09 00 00 	stfd    f0,0(r9)
 1800498:	3c 00 01 81 	lis     r0,385
 180049c:	30 00 0b 50 	addic   r0,r0,2896
 18004a0:	3d 20 01 80 	lis     r9,384
 18004a4:	c8 09 09 c0 	lfd     f0,2496(r9)
 18004a8:	7c 09 03 78 	mr      r9,r0
 18004ac:	d8 09 00 08 	stfd    f0,8(r9)
 18004b0:	3c 00 01 81 	lis     r0,385
 18004b4:	30 00 0b 50 	addic   r0,r0,2896
 18004b8:	3d 20 01 80 	lis     r9,384
 18004bc:	c8 09 09 c8 	lfd     f0,2504(r9)
 18004c0:	7c 09 03 78 	mr      r9,r0
 18004c4:	d8 09 00 10 	stfd    f0,16(r9)
 18004c8:	48 00 00 35 	bl      18004fc <qurt>
 18004cc:	80 1f 00 08 	lwz     r0,8(r31)
 18004d0:	30 00 ff ff 	addic   r0,r0,-1
 18004d4:	90 1f 00 08 	stw     r0,8(r31)
 18004d8:	80 1f 00 08 	lwz     r0,8(r31)
 18004dc:	2f 80 00 00 	cmpwi   cr7,r0,0
 18004e0:	40 9e ff 08 	bne+    cr7,18003e8 <main+0x24>
 18004e4:	39 7f 00 20 	addi    r11,r31,32
 18004e8:	80 0b 00 04 	lwz     r0,4(r11)
 18004ec:	7c 08 03 a6 	mtlr    r0
 18004f0:	83 eb ff fc 	lwz     r31,-4(r11)
 18004f4:	7d 61 5b 78 	mr      r1,r11
 18004f8:	4e 80 00 20 	blr

018004fc <qurt>:
 18004fc:	94 21 ff d0 	stwu    r1,-48(r1)
 1800500:	7c 08 02 a6 	mflr    r0
 1800504:	90 01 00 34 	stw     r0,52(r1)
 1800508:	93 e1 00 2c 	stw     r31,44(r1)
 180050c:	7c 3f 0b 78 	mr      r31,r1
 1800510:	3c 00 01 81 	lis     r0,385
 1800514:	30 00 0b 50 	addic   r0,r0,2896
 1800518:	7c 09 03 78 	mr      r9,r0
 180051c:	c9 a9 00 00 	lfd     f13,0(r9)
 1800520:	3c 00 01 80 	lis     r0,384
 1800524:	7c 0b 03 78 	mr      r11,r0
 1800528:	c8 0b 09 88 	lfd     f0,2440(r11)
 180052c:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 1800530:	40 9e 00 0c 	bne-    cr7,180053c <qurt+0x40>
 1800534:	38 00 03 e7 	li      r0,999
 1800538:	48 00 02 b4 	b       18007ec <qurt+0x2f0>
 180053c:	3c 00 01 81 	lis     r0,385
 1800540:	30 00 0b 50 	addic   r0,r0,2896
 1800544:	7c 09 03 78 	mr      r9,r0
 1800548:	c9 a9 00 08 	lfd     f13,8(r9)
 180054c:	3c 00 01 81 	lis     r0,385
 1800550:	30 00 0b 50 	addic   r0,r0,2896
 1800554:	7c 0b 03 78 	mr      r11,r0
 1800558:	c8 0b 00 08 	lfd     f0,8(r11)
 180055c:	fd ad 00 32 	fmul    f13,f13,f0
 1800560:	3c 00 01 81 	lis     r0,385
 1800564:	30 00 0b 50 	addic   r0,r0,2896
 1800568:	7c 09 03 78 	mr      r9,r0
 180056c:	c9 89 00 00 	lfd     f12,0(r9)
 1800570:	3c 00 01 80 	lis     r0,384
 1800574:	7c 0b 03 78 	mr      r11,r0
 1800578:	c8 0b 09 c0 	lfd     f0,2496(r11)
 180057c:	fd 8c 00 32 	fmul    f12,f12,f0
 1800580:	3c 00 01 81 	lis     r0,385
 1800584:	30 00 0b 50 	addic   r0,r0,2896
 1800588:	7c 09 03 78 	mr      r9,r0
 180058c:	c8 09 00 10 	lfd     f0,16(r9)
 1800590:	fc 0c 00 32 	fmul    f0,f12,f0
 1800594:	fc 0d 00 2a 	fadd    f0,f13,f0
 1800598:	d8 1f 00 18 	stfd    f0,24(r31)
 180059c:	3c 00 01 81 	lis     r0,385
 18005a0:	30 00 0b 50 	addic   r0,r0,2896
 18005a4:	7c 0b 03 78 	mr      r11,r0
 18005a8:	c8 0b 00 00 	lfd     f0,0(r11)
 18005ac:	fc 00 00 2a 	fadd    f0,f0,f0
 18005b0:	d8 1f 00 10 	stfd    f0,16(r31)
 18005b4:	c8 1f 00 18 	lfd     f0,24(r31)
 18005b8:	fc 00 02 10 	fabs    f0,f0
 18005bc:	fc 20 00 90 	fmr     f1,f0
 18005c0:	4c c6 32 42 	crset   4*cr1+eq
 18005c4:	4b ff fc c9 	bl      180028c <sqrt>
 18005c8:	fc 00 08 90 	fmr     f0,f1
 18005cc:	d8 1f 00 08 	stfd    f0,8(r31)
 18005d0:	c9 bf 00 18 	lfd     f13,24(r31)
 18005d4:	3c 00 01 80 	lis     r0,384
 18005d8:	7c 09 03 78 	mr      r9,r0
 18005dc:	c8 09 09 88 	lfd     f0,2440(r9)
 18005e0:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 18005e4:	7c 00 00 26 	mfcr    r0
 18005e8:	54 00 f7 fe 	rlwinm  r0,r0,30,31,31
 18005ec:	54 00 06 3e 	clrlwi  r0,r0,24
 18005f0:	2f 80 00 00 	cmpwi   cr7,r0,0
 18005f4:	41 9e 00 b0 	beq-    cr7,18006a4 <qurt+0x1a8>
 18005f8:	3c 00 01 81 	lis     r0,385
 18005fc:	39 20 00 01 	li      r9,1
 1800600:	7c 0b 03 78 	mr      r11,r0
 1800604:	91 2b 0b 08 	stw     r9,2824(r11)
 1800608:	3c 00 01 81 	lis     r0,385
 180060c:	30 00 0b 50 	addic   r0,r0,2896
 1800610:	7c 09 03 78 	mr      r9,r0
 1800614:	c8 09 00 08 	lfd     f0,8(r9)
 1800618:	c9 bf 00 08 	lfd     f13,8(r31)
 180061c:	fd ad 00 28 	fsub    f13,f13,f0
 1800620:	c8 1f 00 10 	lfd     f0,16(r31)
 1800624:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800628:	3c 00 01 81 	lis     r0,385
 180062c:	30 00 0b 40 	addic   r0,r0,2880
 1800630:	7c 0b 03 78 	mr      r11,r0
 1800634:	d8 0b 00 00 	stfd    f0,0(r11)
 1800638:	3c 00 01 81 	lis     r0,385
 180063c:	30 00 0b 40 	addic   r0,r0,2880
 1800640:	3d 20 01 80 	lis     r9,384
 1800644:	c8 09 09 88 	lfd     f0,2440(r9)
 1800648:	7c 09 03 78 	mr      r9,r0
 180064c:	d8 09 00 08 	stfd    f0,8(r9)
 1800650:	3c 00 01 81 	lis     r0,385
 1800654:	30 00 0b 50 	addic   r0,r0,2896
 1800658:	7c 0b 03 78 	mr      r11,r0
 180065c:	c8 0b 00 08 	lfd     f0,8(r11)
 1800660:	fd a0 00 50 	fneg    f13,f0
 1800664:	c8 1f 00 08 	lfd     f0,8(r31)
 1800668:	fd ad 00 28 	fsub    f13,f13,f0
 180066c:	c8 1f 00 10 	lfd     f0,16(r31)
 1800670:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800674:	3c 00 01 81 	lis     r0,385
 1800678:	30 00 0b 30 	addic   r0,r0,2864
 180067c:	7c 09 03 78 	mr      r9,r0
 1800680:	d8 09 00 00 	stfd    f0,0(r9)
 1800684:	3c 00 01 81 	lis     r0,385
 1800688:	30 00 0b 30 	addic   r0,r0,2864
 180068c:	3d 20 01 80 	lis     r9,384
 1800690:	c8 09 09 88 	lfd     f0,2440(r9)
 1800694:	7c 0b 03 78 	mr      r11,r0
 1800698:	d8 0b 00 08 	stfd    f0,8(r11)
 180069c:	38 00 00 00 	li      r0,0
 18006a0:	48 00 01 4c 	b       18007ec <qurt+0x2f0>
 18006a4:	c9 bf 00 18 	lfd     f13,24(r31)
 18006a8:	3c 00 01 80 	lis     r0,384
 18006ac:	7c 09 03 78 	mr      r9,r0
 18006b0:	c8 09 09 88 	lfd     f0,2440(r9)
 18006b4:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 18006b8:	40 9e 00 98 	bne-    cr7,1800750 <qurt+0x254>
 18006bc:	3c 00 01 81 	lis     r0,385
 18006c0:	39 20 00 00 	li      r9,0
 18006c4:	7c 0b 03 78 	mr      r11,r0
 18006c8:	91 2b 0b 08 	stw     r9,2824(r11)
 18006cc:	3c 00 01 81 	lis     r0,385
 18006d0:	30 00 0b 50 	addic   r0,r0,2896
 18006d4:	7c 09 03 78 	mr      r9,r0
 18006d8:	c8 09 00 08 	lfd     f0,8(r9)
 18006dc:	fd a0 00 50 	fneg    f13,f0
 18006e0:	c8 1f 00 10 	lfd     f0,16(r31)
 18006e4:	fc 0d 00 24 	fdiv    f0,f13,f0
 18006e8:	3c 00 01 81 	lis     r0,385
 18006ec:	30 00 0b 40 	addic   r0,r0,2880
 18006f0:	7c 0b 03 78 	mr      r11,r0
 18006f4:	d8 0b 00 00 	stfd    f0,0(r11)
 18006f8:	3c 00 01 81 	lis     r0,385
 18006fc:	30 00 0b 40 	addic   r0,r0,2880
 1800700:	3d 20 01 80 	lis     r9,384
 1800704:	c8 09 09 88 	lfd     f0,2440(r9)
 1800708:	7c 09 03 78 	mr      r9,r0
 180070c:	d8 09 00 08 	stfd    f0,8(r9)
 1800710:	3c 00 01 81 	lis     r0,385
 1800714:	30 00 0b 40 	addic   r0,r0,2880
 1800718:	7c 0b 03 78 	mr      r11,r0
 180071c:	c8 0b 00 00 	lfd     f0,0(r11)
 1800720:	3c 00 01 81 	lis     r0,385
 1800724:	30 00 0b 30 	addic   r0,r0,2864
 1800728:	7c 09 03 78 	mr      r9,r0
 180072c:	d8 09 00 00 	stfd    f0,0(r9)
 1800730:	3c 00 01 81 	lis     r0,385
 1800734:	30 00 0b 30 	addic   r0,r0,2864
 1800738:	3d 20 01 80 	lis     r9,384
 180073c:	c8 09 09 88 	lfd     f0,2440(r9)
 1800740:	7c 0b 03 78 	mr      r11,r0
 1800744:	d8 0b 00 08 	stfd    f0,8(r11)
 1800748:	38 00 00 00 	li      r0,0
 180074c:	48 00 00 a0 	b       18007ec <qurt+0x2f0>
 1800750:	3c 00 01 81 	lis     r0,385
 1800754:	39 20 ff ff 	li      r9,-1
 1800758:	7c 0b 03 78 	mr      r11,r0
 180075c:	91 2b 0b 08 	stw     r9,2824(r11)
 1800760:	c9 bf 00 08 	lfd     f13,8(r31)
 1800764:	c8 1f 00 10 	lfd     f0,16(r31)
 1800768:	fc 0d 00 24 	fdiv    f0,f13,f0
 180076c:	d8 1f 00 08 	stfd    f0,8(r31)
 1800770:	3c 00 01 81 	lis     r0,385
 1800774:	30 00 0b 50 	addic   r0,r0,2896
 1800778:	7c 09 03 78 	mr      r9,r0
 180077c:	c8 09 00 08 	lfd     f0,8(r9)
 1800780:	fd a0 00 50 	fneg    f13,f0
 1800784:	c8 1f 00 10 	lfd     f0,16(r31)
 1800788:	fc 0d 00 24 	fdiv    f0,f13,f0
 180078c:	3c 00 01 81 	lis     r0,385
 1800790:	30 00 0b 40 	addic   r0,r0,2880
 1800794:	7c 0b 03 78 	mr      r11,r0
 1800798:	d8 0b 00 00 	stfd    f0,0(r11)
 180079c:	3c 00 01 81 	lis     r0,385
 18007a0:	30 00 0b 40 	addic   r0,r0,2880
 18007a4:	c8 1f 00 08 	lfd     f0,8(r31)
 18007a8:	7c 09 03 78 	mr      r9,r0
 18007ac:	d8 09 00 08 	stfd    f0,8(r9)
 18007b0:	3c 00 01 81 	lis     r0,385
 18007b4:	30 00 0b 40 	addic   r0,r0,2880
 18007b8:	7c 0b 03 78 	mr      r11,r0
 18007bc:	c8 0b 00 00 	lfd     f0,0(r11)
 18007c0:	3c 00 01 81 	lis     r0,385
 18007c4:	30 00 0b 30 	addic   r0,r0,2864
 18007c8:	7c 09 03 78 	mr      r9,r0
 18007cc:	d8 09 00 00 	stfd    f0,0(r9)
 18007d0:	c8 1f 00 08 	lfd     f0,8(r31)
 18007d4:	fc 00 00 50 	fneg    f0,f0
 18007d8:	3c 00 01 81 	lis     r0,385
 18007dc:	30 00 0b 30 	addic   r0,r0,2864
 18007e0:	7c 0b 03 78 	mr      r11,r0
 18007e4:	d8 0b 00 08 	stfd    f0,8(r11)
 18007e8:	38 00 00 00 	li      r0,0
 18007ec:	7c 03 03 78 	mr      r3,r0
 18007f0:	39 7f 00 30 	addi    r11,r31,48
 18007f4:	80 0b 00 04 	lwz     r0,4(r11)
 18007f8:	7c 08 03 a6 	mtlr    r0
 18007fc:	83 eb ff fc 	lwz     r31,-4(r11)
 1800800:	7d 61 5b 78 	mr      r1,r11
 1800804:	4e 80 00 20 	blr

01800808 <_exit>:
 1800808:	94 21 ff e8 	stwu    r1,-24(r1)
 180080c:	93 e1 00 14 	stw     r31,20(r1)
 1800810:	7c 3f 0b 78 	mr      r31,r1
 1800814:	90 7f 00 08 	stw     r3,8(r31)
 1800818:	48 00 00 00 	b       1800818 <_exit+0x10>

0180081c <_start>:
 180081c:	94 21 ff f0 	stwu    r1,-16(r1)
 1800820:	7c 08 02 a6 	mflr    r0
 1800824:	90 01 00 14 	stw     r0,20(r1)
 1800828:	93 e1 00 0c 	stw     r31,12(r1)
 180082c:	7c 3f 0b 78 	mr      r31,r1
 1800830:	38 60 00 00 	li      r3,0
 1800834:	38 80 00 00 	li      r4,0
 1800838:	4b ff fb 8d 	bl      18003c4 <main>
 180083c:	38 60 00 00 	li      r3,0
 1800840:	4b ff ff c9 	bl      1800808 <_exit>

01800844 <__eabi>:
 1800844:	3d 40 01 81 	lis     r10,385
 1800848:	3d 60 01 81 	lis     r11,385
 180084c:	81 2a 0b 04 	lwz     r9,2820(r10)
 1800850:	39 6b 0a e4 	addi    r11,r11,2788
 1800854:	29 09 00 00 	cmplwi  cr2,r9,0
 1800858:	4c 8a 00 20 	bnelr   cr2
 180085c:	90 2a 0b 04 	stw     r1,2820(r10)
 1800860:	80 6b 00 08 	lwz     r3,8(r11)
 1800864:	80 8b 00 0c 	lwz     r4,12(r11)
 1800868:	7c 83 20 00 	cmpw    cr1,r3,r4
 180086c:	41 86 00 08 	beq-    cr1,1800874 <__eabi+0x30>
 1800870:	81 ab 00 04 	lwz     r13,4(r11)
 1800874:	80 6b 00 14 	lwz     r3,20(r11)
 1800878:	80 8b 00 18 	lwz     r4,24(r11)
 180087c:	7c 83 20 00 	cmpw    cr1,r3,r4
 1800880:	41 a6 00 08 	beq+    cr1,1800888 <__eabi+0x44>
 1800884:	80 4b 00 10 	lwz     r2,16(r11)
 1800888:	4b ff f8 0c 	b       1800094 <__init>

0180088c <__eabi_convert>:
 180088c:	7c 83 20 40 	cmplw   cr1,r3,r4
 1800890:	7c a3 20 50 	subf    r5,r3,r4
 1800894:	4c 84 00 20 	bgelr   cr1
 1800898:	7c a5 16 70 	srawi   r5,r5,2
 180089c:	38 63 ff fc 	addi    r3,r3,-4
 18008a0:	7c a9 03 a6 	mtctr   r5
 18008a4:	84 c3 00 04 	lwzu    r6,4(r3)
 18008a8:	2c 06 00 00 	cmpwi   r6,0
 18008ac:	41 82 00 0c 	beq-    18008b8 <__eabi_convert+0x2c>
 18008b0:	7c c6 62 14 	add     r6,r6,r12
 18008b4:	90 c3 00 00 	stw     r6,0(r3)
 18008b8:	42 00 ff ec 	bdnz+   18008a4 <__eabi_convert+0x18>
 18008bc:	4e 80 00 20 	blr

018008c0 <__eabi_uconvert>:
 18008c0:	7c 83 20 40 	cmplw   cr1,r3,r4
 18008c4:	7c a3 20 50 	subf    r5,r3,r4
 18008c8:	4c 84 00 20 	bgelr   cr1
 18008cc:	7c a5 16 70 	srawi   r5,r5,2
 18008d0:	38 63 ff fc 	addi    r3,r3,-4
 18008d4:	7c a9 03 a6 	mtctr   r5
 18008d8:	84 c3 00 04 	lwzu    r6,4(r3)
 18008dc:	7c c6 62 14 	add     r6,r6,r12
 18008e0:	80 e6 00 00 	lwz     r7,0(r6)
 18008e4:	90 c3 00 00 	stw     r6,0(r3)
 18008e8:	7c e7 62 14 	add     r7,r7,r12
 18008ec:	90 e6 00 00 	stw     r7,0(r6)
 18008f0:	42 00 ff e8 	bdnz+   18008d8 <__eabi_uconvert+0x18>
 18008f4:	4e 80 00 20 	blr

018008f8 <__do_global_ctors_aux>:
 18008f8:	7c 08 02 a6 	mflr    r0
 18008fc:	94 21 ff f0 	stwu    r1,-16(r1)
 1800900:	93 e1 00 0c 	stw     r31,12(r1)
 1800904:	3f e0 01 81 	lis     r31,385
 1800908:	90 01 00 14 	stw     r0,20(r1)
 180090c:	3b ff 0a d4 	addi    r31,r31,2772
 1800910:	80 1f ff fc 	lwz     r0,-4(r31)
 1800914:	2f 80 ff ff 	cmpwi   cr7,r0,-1
 1800918:	41 9e 00 1c 	beq-    cr7,1800934 <__do_global_ctors_aux+0x3c>
 180091c:	3b ff ff fc 	addi    r31,r31,-4
 1800920:	7c 09 03 a6 	mtctr   r0
 1800924:	4e 80 04 21 	bctrl
 1800928:	84 1f ff fc 	lwzu    r0,-4(r31)
 180092c:	2f 80 ff ff 	cmpwi   cr7,r0,-1
 1800930:	40 9e ff f0 	bne+    cr7,1800920 <__do_global_ctors_aux+0x28>
 1800934:	80 01 00 14 	lwz     r0,20(r1)
 1800938:	83 e1 00 0c 	lwz     r31,12(r1)
 180093c:	38 21 00 10 	addi    r1,r1,16
 1800940:	7c 08 03 a6 	mtlr    r0
 1800944:	4e 80 00 20 	blr

01800948 <call___do_global_ctors_aux>:
 1800948:	7c 08 02 a6 	mflr    r0
 180094c:	94 21 ff f8 	stwu    r1,-8(r1)
 1800950:	90 01 00 0c 	stw     r0,12(r1)
 1800954:	80 01 00 0c 	lwz     r0,12(r1)
 1800958:	38 21 00 08 	addi    r1,r1,8
 180095c:	7c 08 03 a6 	mtlr    r0
 1800960:	4e 80 00 20 	blr

Disassembly of section .fini:

01800964 <__fini>:
 1800964:	94 21 ff f0 	stwu    r1,-16(r1)
 1800968:	7c 08 02 a6 	mflr    r0
 180096c:	90 01 00 14 	stw     r0,20(r1)
 1800970:	4b ff f7 49 	bl      18000b8 <__do_global_dtors_aux>
 1800974:	80 01 00 14 	lwz     r0,20(r1)
 1800978:	7c 08 03 a6 	mtlr    r0
 180097c:	38 21 00 10 	addi    r1,r1,16
 1800980:	4e 80 00 20 	blr
