;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 300, 99
	SUB 300, 99
	DJN -1, @-20
	CMP -207, <-120
	SPL 0, <-22
	SUB @121, 103
	MOV -7, <-20
	SUB @121, 103
	SUB @121, 106
	ADD @130, 9
	ADD @130, 9
	MOV @-127, 100
	SUB <0, @2
	SPL 0, <-22
	DJN 12, <10
	ADD 3, @220
	SUB <0, @2
	SUB @127, 106
	SUB @127, 106
	SUB @121, 103
	SUB -0, 2
	SPL 800, <-322
	SPL 240, 30
	SLT -1, 600
	SUB @-400, -300
	SUB 0, -22
	SLT -1, 600
	SUB #72, @211
	SUB @121, 103
	SUB #72, @211
	SUB #72, @201
	SUB #72, @201
	CMP @-127, 100
	DAT #-1, #-20
	SUB @-127, 100
	SPL <-130, 9
	SUB <0, @2
	SUB <0, @2
	SUB <730, 2
	SUB <730, 2
	SLT -1, 600
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	MOV -7, <-20
	MOV -1, <-20
