# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DSD2-HW5.srcs/sources_1/new/Hw5Q1SelectedSignalSoln.vhd" \
"../../../../DSD2-HW5.srcs/sim_1/new/Hw5Q1SelectedSignalSolnTB.vhd" \

# Do not sort compile order
nosort
