AArch64 A179
(* Combine illegal load of address in 32bits register
   and indirect access. Should fail *)
{
  int x = 1;
  int64_t y = 2;
  int *p = &x;
  0:X2=p;
  1:X2=p;
  1:X1=y;
  2:X2=p;
}

  P0         | P1          | P2          ;
 LDR X0,[X2] | STR X1,[X2] | STR X2,[X2] ;
 LDR W1,[X0] |             |             ;
locations [0:X0; 0:X1;]
