|TopLevel
r => in_enable_f.OUTPUTSELECT
r => in_prop_f.OUTPUTSELECT
r => in_pc_f.OUTPUTSELECT
r => in_pc_f.OUTPUTSELECT
r => in_pc_f.OUTPUTSELECT
r => in_pc_f.OUTPUTSELECT
r => in_pc_f.OUTPUTSELECT
r => in_pc_f.OUTPUTSELECT
r => in_pc_f.OUTPUTSELECT
r => in_pc_f.OUTPUTSELECT
r => in_pc_f.OUTPUTSELECT
r => in_pc_f.OUTPUTSELECT
r => in_pc_f.OUTPUTSELECT
r => in_pc_f.OUTPUTSELECT
r => in_pc_f.OUTPUTSELECT
r => in_pc_f.OUTPUTSELECT
r => in_pc_f.OUTPUTSELECT
r => in_pc_f.OUTPUTSELECT
r => IF_ID_interface.OUTPUTSELECT
r => ID_RR_interface.OUTPUTSELECT
r => RR_EX_interface.OUTPUTSELECT
r => RR_EX_interface.OUTPUTSELECT
r => RR_EX_interface.OUTPUTSELECT
r => EX_MEM_interface.OUTPUTSELECT
r => MEM_WR_interface.OUTPUTSELECT
r => q_var.OUTPUTSELECT
r => q_var.OUTPUTSELECT
r => RR_EX_interface[6].ENA
r => RR_EX_interface[5].ENA
r => RR_EX_interface[4].ENA
r => RR_EX_interface[2].ENA
r => EX_MEM_interface[98].ENA
r => EX_MEM_interface[97].ENA
r => EX_MEM_interface[96].ENA
r => EX_MEM_interface[95].ENA
r => EX_MEM_interface[94].ENA
r => EX_MEM_interface[93].ENA
r => EX_MEM_interface[92].ENA
r => EX_MEM_interface[91].ENA
r => EX_MEM_interface[90].ENA
r => EX_MEM_interface[89].ENA
r => EX_MEM_interface[88].ENA
r => EX_MEM_interface[87].ENA
r => EX_MEM_interface[86].ENA
r => EX_MEM_interface[85].ENA
r => EX_MEM_interface[84].ENA
r => EX_MEM_interface[83].ENA
r => EX_MEM_interface[82].ENA
r => EX_MEM_interface[81].ENA
r => EX_MEM_interface[80].ENA
r => EX_MEM_interface[79].ENA
r => EX_MEM_interface[78].ENA
r => EX_MEM_interface[77].ENA
r => EX_MEM_interface[76].ENA
r => EX_MEM_interface[75].ENA
r => EX_MEM_interface[74].ENA
r => EX_MEM_interface[73].ENA
r => EX_MEM_interface[72].ENA
r => EX_MEM_interface[71].ENA
r => EX_MEM_interface[70].ENA
r => EX_MEM_interface[69].ENA
r => EX_MEM_interface[68].ENA
r => EX_MEM_interface[67].ENA
r => EX_MEM_interface[66].ENA
r => EX_MEM_interface[65].ENA
r => EX_MEM_interface[64].ENA
r => EX_MEM_interface[63].ENA
r => EX_MEM_interface[62].ENA
r => EX_MEM_interface[61].ENA
r => EX_MEM_interface[60].ENA
r => EX_MEM_interface[59].ENA
r => EX_MEM_interface[58].ENA
r => EX_MEM_interface[57].ENA
r => EX_MEM_interface[56].ENA
r => EX_MEM_interface[55].ENA
r => EX_MEM_interface[54].ENA
r => EX_MEM_interface[53].ENA
r => EX_MEM_interface[52].ENA
r => EX_MEM_interface[51].ENA
r => EX_MEM_interface[50].ENA
r => EX_MEM_interface[49].ENA
r => EX_MEM_interface[48].ENA
r => EX_MEM_interface[47].ENA
r => EX_MEM_interface[46].ENA
r => EX_MEM_interface[45].ENA
r => EX_MEM_interface[44].ENA
r => EX_MEM_interface[43].ENA
r => EX_MEM_interface[42].ENA
r => EX_MEM_interface[41].ENA
r => EX_MEM_interface[40].ENA
r => EX_MEM_interface[39].ENA
r => EX_MEM_interface[38].ENA
r => EX_MEM_interface[37].ENA
r => EX_MEM_interface[36].ENA
r => EX_MEM_interface[35].ENA
r => EX_MEM_interface[34].ENA
r => EX_MEM_interface[33].ENA
r => EX_MEM_interface[32].ENA
r => EX_MEM_interface[31].ENA
r => EX_MEM_interface[30].ENA
r => EX_MEM_interface[29].ENA
r => EX_MEM_interface[28].ENA
r => EX_MEM_interface[27].ENA
r => EX_MEM_interface[26].ENA
r => EX_MEM_interface[25].ENA
r => EX_MEM_interface[24].ENA
r => EX_MEM_interface[23].ENA
r => EX_MEM_interface[22].ENA
r => EX_MEM_interface[21].ENA
r => EX_MEM_interface[20].ENA
r => EX_MEM_interface[19].ENA
r => EX_MEM_interface[18].ENA
r => EX_MEM_interface[17].ENA
r => EX_MEM_interface[16].ENA
r => EX_MEM_interface[15].ENA
r => EX_MEM_interface[14].ENA
r => EX_MEM_interface[13].ENA
r => EX_MEM_interface[12].ENA
r => EX_MEM_interface[11].ENA
r => EX_MEM_interface[10].ENA
r => EX_MEM_interface[9].ENA
r => EX_MEM_interface[8].ENA
r => EX_MEM_interface[7].ENA
r => EX_MEM_interface[6].ENA
r => EX_MEM_interface[5].ENA
r => EX_MEM_interface[4].ENA
r => EX_MEM_interface[3].ENA
r => EX_MEM_interface[1].ENA
r => MEM_WR_interface[71].ENA
r => MEM_WR_interface[70].ENA
r => MEM_WR_interface[69].ENA
r => MEM_WR_interface[68].ENA
r => MEM_WR_interface[67].ENA
r => MEM_WR_interface[66].ENA
r => MEM_WR_interface[65].ENA
r => MEM_WR_interface[64].ENA
r => MEM_WR_interface[63].ENA
r => MEM_WR_interface[62].ENA
r => MEM_WR_interface[61].ENA
r => MEM_WR_interface[60].ENA
r => MEM_WR_interface[59].ENA
r => MEM_WR_interface[58].ENA
r => MEM_WR_interface[57].ENA
r => MEM_WR_interface[56].ENA
r => MEM_WR_interface[55].ENA
r => MEM_WR_interface[54].ENA
r => MEM_WR_interface[53].ENA
r => MEM_WR_interface[52].ENA
r => MEM_WR_interface[51].ENA
r => MEM_WR_interface[50].ENA
r => MEM_WR_interface[49].ENA
r => MEM_WR_interface[48].ENA
r => MEM_WR_interface[47].ENA
r => MEM_WR_interface[46].ENA
r => MEM_WR_interface[45].ENA
r => MEM_WR_interface[44].ENA
r => MEM_WR_interface[43].ENA
r => MEM_WR_interface[42].ENA
r => MEM_WR_interface[41].ENA
r => MEM_WR_interface[40].ENA
r => MEM_WR_interface[39].ENA
r => MEM_WR_interface[38].ENA
r => MEM_WR_interface[37].ENA
r => MEM_WR_interface[36].ENA
r => MEM_WR_interface[35].ENA
r => MEM_WR_interface[34].ENA
r => MEM_WR_interface[33].ENA
r => MEM_WR_interface[32].ENA
r => MEM_WR_interface[31].ENA
r => MEM_WR_interface[30].ENA
r => MEM_WR_interface[29].ENA
r => MEM_WR_interface[28].ENA
r => MEM_WR_interface[27].ENA
r => MEM_WR_interface[26].ENA
r => MEM_WR_interface[25].ENA
r => MEM_WR_interface[24].ENA
r => MEM_WR_interface[23].ENA
r => MEM_WR_interface[22].ENA
r => MEM_WR_interface[21].ENA
r => MEM_WR_interface[20].ENA
r => MEM_WR_interface[19].ENA
r => MEM_WR_interface[18].ENA
r => MEM_WR_interface[17].ENA
r => MEM_WR_interface[16].ENA
r => MEM_WR_interface[15].ENA
r => MEM_WR_interface[14].ENA
r => MEM_WR_interface[13].ENA
r => MEM_WR_interface[12].ENA
r => MEM_WR_interface[11].ENA
r => MEM_WR_interface[10].ENA
r => MEM_WR_interface[9].ENA
r => MEM_WR_interface[8].ENA
r => MEM_WR_interface[7].ENA
r => MEM_WR_interface[6].ENA
r => MEM_WR_interface[5].ENA
r => MEM_WR_interface[4].ENA
r => MEM_WR_interface[3].ENA
r => MEM_WR_interface[2].ENA
r => MEM_WR_interface[0].ENA
r => RR_EX_interface[7].ENA
r => RR_EX_interface[8].ENA
r => RR_EX_interface[9].ENA
r => RR_EX_interface[10].ENA
r => RR_EX_interface[11].ENA
r => RR_EX_interface[12].ENA
r => RR_EX_interface[13].ENA
r => RR_EX_interface[14].ENA
r => RR_EX_interface[15].ENA
r => RR_EX_interface[16].ENA
r => RR_EX_interface[17].ENA
r => RR_EX_interface[18].ENA
r => RR_EX_interface[19].ENA
r => RR_EX_interface[20].ENA
r => RR_EX_interface[21].ENA
r => RR_EX_interface[22].ENA
r => RR_EX_interface[23].ENA
r => RR_EX_interface[24].ENA
r => RR_EX_interface[25].ENA
r => RR_EX_interface[26].ENA
r => RR_EX_interface[27].ENA
r => RR_EX_interface[28].ENA
r => RR_EX_interface[29].ENA
r => RR_EX_interface[30].ENA
r => RR_EX_interface[31].ENA
r => RR_EX_interface[32].ENA
r => RR_EX_interface[33].ENA
r => RR_EX_interface[34].ENA
r => RR_EX_interface[35].ENA
r => RR_EX_interface[36].ENA
r => RR_EX_interface[37].ENA
r => RR_EX_interface[38].ENA
r => RR_EX_interface[39].ENA
r => RR_EX_interface[40].ENA
r => RR_EX_interface[41].ENA
r => RR_EX_interface[42].ENA
r => RR_EX_interface[43].ENA
r => RR_EX_interface[44].ENA
r => RR_EX_interface[45].ENA
r => RR_EX_interface[46].ENA
r => RR_EX_interface[47].ENA
r => RR_EX_interface[48].ENA
r => RR_EX_interface[49].ENA
r => RR_EX_interface[50].ENA
r => RR_EX_interface[51].ENA
r => RR_EX_interface[52].ENA
r => RR_EX_interface[53].ENA
r => RR_EX_interface[54].ENA
r => RR_EX_interface[55].ENA
r => RR_EX_interface[56].ENA
r => RR_EX_interface[57].ENA
r => RR_EX_interface[58].ENA
r => RR_EX_interface[59].ENA
r => RR_EX_interface[60].ENA
r => RR_EX_interface[61].ENA
r => RR_EX_interface[62].ENA
r => RR_EX_interface[63].ENA
r => RR_EX_interface[64].ENA
r => RR_EX_interface[65].ENA
r => RR_EX_interface[66].ENA
r => RR_EX_interface[67].ENA
r => RR_EX_interface[68].ENA
r => RR_EX_interface[69].ENA
r => RR_EX_interface[70].ENA
r => RR_EX_interface[71].ENA
r => RR_EX_interface[72].ENA
r => RR_EX_interface[73].ENA
r => RR_EX_interface[74].ENA
r => RR_EX_interface[75].ENA
r => RR_EX_interface[76].ENA
r => RR_EX_interface[77].ENA
r => RR_EX_interface[78].ENA
r => RR_EX_interface[79].ENA
r => RR_EX_interface[80].ENA
r => RR_EX_interface[81].ENA
r => RR_EX_interface[82].ENA
r => RR_EX_interface[83].ENA
r => RR_EX_interface[84].ENA
r => RR_EX_interface[85].ENA
r => RR_EX_interface[86].ENA
r => RR_EX_interface[87].ENA
r => RR_EX_interface[88].ENA
r => RR_EX_interface[89].ENA
r => RR_EX_interface[90].ENA
r => RR_EX_interface[91].ENA
r => RR_EX_interface[92].ENA
r => RR_EX_interface[93].ENA
r => RR_EX_interface[94].ENA
r => RR_EX_interface[95].ENA
r => RR_EX_interface[96].ENA
r => RR_EX_interface[97].ENA
r => RR_EX_interface[98].ENA
r => RR_EX_interface[99].ENA
r => RR_EX_interface[100].ENA
r => RR_EX_interface[101].ENA
r => RR_EX_interface[102].ENA
r => RR_EX_interface[103].ENA
r => RR_EX_interface[104].ENA
r => RR_EX_interface[105].ENA
r => RR_EX_interface[106].ENA
r => RR_EX_interface[107].ENA
r => RR_EX_interface[108].ENA
r => RR_EX_interface[109].ENA
r => RR_EX_interface[110].ENA
r => RR_EX_interface[111].ENA
r => RR_EX_interface[112].ENA
r => RR_EX_interface[113].ENA
r => RR_EX_interface[114].ENA
r => RR_EX_interface[115].ENA
r => RR_EX_interface[116].ENA
r => RR_EX_interface[117].ENA
r => RR_EX_interface[118].ENA
r => RR_EX_interface[119].ENA
r => RR_EX_interface[120].ENA
r => RR_EX_interface[121].ENA
r => RR_EX_interface[122].ENA
r => RR_EX_interface[123].ENA
r => RR_EX_interface[124].ENA
r => RR_EX_interface[125].ENA
r => RR_EX_interface[126].ENA
r => RR_EX_interface[127].ENA
r => RR_EX_interface[128].ENA
r => RR_EX_interface[129].ENA
r => RR_EX_interface[130].ENA
r => RR_EX_interface[131].ENA
r => IF_ID_interface[0].ENA
r => IF_ID_interface[1].ENA
r => IF_ID_interface[3].ENA
r => IF_ID_interface[4].ENA
r => IF_ID_interface[5].ENA
r => IF_ID_interface[6].ENA
r => IF_ID_interface[7].ENA
r => IF_ID_interface[8].ENA
r => IF_ID_interface[9].ENA
r => IF_ID_interface[10].ENA
r => IF_ID_interface[11].ENA
r => IF_ID_interface[12].ENA
r => IF_ID_interface[13].ENA
r => IF_ID_interface[14].ENA
r => IF_ID_interface[15].ENA
r => IF_ID_interface[16].ENA
r => IF_ID_interface[17].ENA
r => IF_ID_interface[18].ENA
r => IF_ID_interface[19].ENA
r => IF_ID_interface[20].ENA
r => IF_ID_interface[21].ENA
r => IF_ID_interface[22].ENA
r => IF_ID_interface[23].ENA
r => IF_ID_interface[24].ENA
r => IF_ID_interface[25].ENA
r => IF_ID_interface[26].ENA
r => IF_ID_interface[27].ENA
r => IF_ID_interface[28].ENA
r => IF_ID_interface[29].ENA
r => IF_ID_interface[30].ENA
r => IF_ID_interface[31].ENA
r => IF_ID_interface[32].ENA
r => IF_ID_interface[33].ENA
r => IF_ID_interface[34].ENA
r => IF_ID_interface[35].ENA
r => IF_ID_interface[36].ENA
r => IF_ID_interface[37].ENA
r => IF_ID_interface[38].ENA
r => IF_ID_interface[39].ENA
r => IF_ID_interface[40].ENA
r => IF_ID_interface[41].ENA
r => IF_ID_interface[42].ENA
r => IF_ID_interface[43].ENA
r => IF_ID_interface[44].ENA
r => IF_ID_interface[45].ENA
r => IF_ID_interface[46].ENA
r => IF_ID_interface[47].ENA
r => IF_ID_interface[48].ENA
r => IF_ID_interface[49].ENA
r => IF_ID_interface[50].ENA
r => ID_RR_interface[0].ENA
r => ID_RR_interface[5].ENA
r => ID_RR_interface[7].ENA
r => ID_RR_interface[8].ENA
r => ID_RR_interface[9].ENA
r => ID_RR_interface[10].ENA
r => ID_RR_interface[11].ENA
r => ID_RR_interface[12].ENA
r => ID_RR_interface[13].ENA
r => ID_RR_interface[14].ENA
r => ID_RR_interface[15].ENA
r => ID_RR_interface[16].ENA
r => ID_RR_interface[17].ENA
r => ID_RR_interface[18].ENA
r => ID_RR_interface[19].ENA
r => ID_RR_interface[20].ENA
r => ID_RR_interface[21].ENA
r => ID_RR_interface[22].ENA
r => ID_RR_interface[61].ENA
r => ID_RR_interface[62].ENA
r => ID_RR_interface[63].ENA
r => ID_RR_interface[64].ENA
r => ID_RR_interface[65].ENA
r => ID_RR_interface[66].ENA
r => ID_RR_interface[67].ENA
r => ID_RR_interface[68].ENA
r => ID_RR_interface[69].ENA
r => ID_RR_interface[70].ENA
r => ID_RR_interface[71].ENA
r => ID_RR_interface[72].ENA
r => ID_RR_interface[73].ENA
r => ID_RR_interface[74].ENA
r => ID_RR_interface[75].ENA
r => ID_RR_interface[76].ENA
r => ID_RR_interface[77].ENA
r => ID_RR_interface[78].ENA
r => ID_RR_interface[79].ENA
r => ID_RR_interface[80].ENA
r => ID_RR_interface[81].ENA
r => ID_RR_interface[82].ENA
r => ID_RR_interface[83].ENA
r => ID_RR_interface[84].ENA
r => ID_RR_interface[85].ENA
r => ID_RR_interface[86].ENA
r => ID_RR_interface[87].ENA
r => ID_RR_interface[88].ENA
r => ID_RR_interface[89].ENA
r => ID_RR_interface[90].ENA
r => ID_RR_interface[91].ENA
r => ID_RR_interface[92].ENA
r => ID_RR_interface[93].ENA
r => ID_RR_interface[94].ENA
r => ID_RR_interface[95].ENA
r => ID_RR_interface[96].ENA
r => ID_RR_interface[97].ENA
r => ID_RR_interface[98].ENA
r => ID_RR_interface[99].ENA
r => ID_RR_interface[100].ENA
r => ID_RR_interface[101].ENA
r => ID_RR_interface[102].ENA
r => ID_RR_interface[103].ENA
r => ID_RR_interface[104].ENA
r => ID_RR_interface[105].ENA
r => ID_RR_interface[106].ENA
r => ID_RR_interface[107].ENA
r => ID_RR_interface[108].ENA
r => ID_RR_interface[109].ENA
r => ID_RR_interface[110].ENA
r => ID_RR_interface[111].ENA
r => ID_RR_interface[112].ENA
r => ID_RR_interface[113].ENA
r => ID_RR_interface[114].ENA
r => ID_RR_interface[115].ENA
r => ID_RR_interface[116].ENA
r => ID_RR_interface[117].ENA
r => ID_RR_interface[118].ENA
r => ID_RR_interface[119].ENA
r => ID_RR_interface[120].ENA
r => ID_RR_interface[121].ENA
r => ID_RR_interface[122].ENA
r => ID_RR_interface[123].ENA
r => ID_RR_interface[124].ENA
clk => InstructionFetch:IF_instance_1.clk
clk => q_var[0].CLK
clk => q_var[1].CLK
clk => MEM_WR_interface[0].CLK
clk => MEM_WR_interface[1].CLK
clk => MEM_WR_interface[2].CLK
clk => MEM_WR_interface[3].CLK
clk => MEM_WR_interface[4].CLK
clk => MEM_WR_interface[5].CLK
clk => MEM_WR_interface[6].CLK
clk => MEM_WR_interface[7].CLK
clk => MEM_WR_interface[8].CLK
clk => MEM_WR_interface[9].CLK
clk => MEM_WR_interface[10].CLK
clk => MEM_WR_interface[11].CLK
clk => MEM_WR_interface[12].CLK
clk => MEM_WR_interface[13].CLK
clk => MEM_WR_interface[14].CLK
clk => MEM_WR_interface[15].CLK
clk => MEM_WR_interface[16].CLK
clk => MEM_WR_interface[17].CLK
clk => MEM_WR_interface[18].CLK
clk => MEM_WR_interface[19].CLK
clk => MEM_WR_interface[20].CLK
clk => MEM_WR_interface[21].CLK
clk => MEM_WR_interface[22].CLK
clk => MEM_WR_interface[23].CLK
clk => MEM_WR_interface[24].CLK
clk => MEM_WR_interface[25].CLK
clk => MEM_WR_interface[26].CLK
clk => MEM_WR_interface[27].CLK
clk => MEM_WR_interface[28].CLK
clk => MEM_WR_interface[29].CLK
clk => MEM_WR_interface[30].CLK
clk => MEM_WR_interface[31].CLK
clk => MEM_WR_interface[32].CLK
clk => MEM_WR_interface[33].CLK
clk => MEM_WR_interface[34].CLK
clk => MEM_WR_interface[35].CLK
clk => MEM_WR_interface[36].CLK
clk => MEM_WR_interface[37].CLK
clk => MEM_WR_interface[38].CLK
clk => MEM_WR_interface[39].CLK
clk => MEM_WR_interface[40].CLK
clk => MEM_WR_interface[41].CLK
clk => MEM_WR_interface[42].CLK
clk => MEM_WR_interface[43].CLK
clk => MEM_WR_interface[44].CLK
clk => MEM_WR_interface[45].CLK
clk => MEM_WR_interface[46].CLK
clk => MEM_WR_interface[47].CLK
clk => MEM_WR_interface[48].CLK
clk => MEM_WR_interface[49].CLK
clk => MEM_WR_interface[50].CLK
clk => MEM_WR_interface[51].CLK
clk => MEM_WR_interface[52].CLK
clk => MEM_WR_interface[53].CLK
clk => MEM_WR_interface[54].CLK
clk => MEM_WR_interface[55].CLK
clk => MEM_WR_interface[56].CLK
clk => MEM_WR_interface[57].CLK
clk => MEM_WR_interface[58].CLK
clk => MEM_WR_interface[59].CLK
clk => MEM_WR_interface[60].CLK
clk => MEM_WR_interface[61].CLK
clk => MEM_WR_interface[62].CLK
clk => MEM_WR_interface[63].CLK
clk => MEM_WR_interface[64].CLK
clk => MEM_WR_interface[65].CLK
clk => MEM_WR_interface[66].CLK
clk => MEM_WR_interface[67].CLK
clk => MEM_WR_interface[68].CLK
clk => MEM_WR_interface[69].CLK
clk => MEM_WR_interface[70].CLK
clk => MEM_WR_interface[71].CLK
clk => EX_MEM_interface[1].CLK
clk => EX_MEM_interface[2].CLK
clk => EX_MEM_interface[3].CLK
clk => EX_MEM_interface[4].CLK
clk => EX_MEM_interface[5].CLK
clk => EX_MEM_interface[6].CLK
clk => EX_MEM_interface[7].CLK
clk => EX_MEM_interface[8].CLK
clk => EX_MEM_interface[9].CLK
clk => EX_MEM_interface[10].CLK
clk => EX_MEM_interface[11].CLK
clk => EX_MEM_interface[12].CLK
clk => EX_MEM_interface[13].CLK
clk => EX_MEM_interface[14].CLK
clk => EX_MEM_interface[15].CLK
clk => EX_MEM_interface[16].CLK
clk => EX_MEM_interface[17].CLK
clk => EX_MEM_interface[18].CLK
clk => EX_MEM_interface[19].CLK
clk => EX_MEM_interface[20].CLK
clk => EX_MEM_interface[21].CLK
clk => EX_MEM_interface[22].CLK
clk => EX_MEM_interface[23].CLK
clk => EX_MEM_interface[24].CLK
clk => EX_MEM_interface[25].CLK
clk => EX_MEM_interface[26].CLK
clk => EX_MEM_interface[27].CLK
clk => EX_MEM_interface[28].CLK
clk => EX_MEM_interface[29].CLK
clk => EX_MEM_interface[30].CLK
clk => EX_MEM_interface[31].CLK
clk => EX_MEM_interface[32].CLK
clk => EX_MEM_interface[33].CLK
clk => EX_MEM_interface[34].CLK
clk => EX_MEM_interface[35].CLK
clk => EX_MEM_interface[36].CLK
clk => EX_MEM_interface[37].CLK
clk => EX_MEM_interface[38].CLK
clk => EX_MEM_interface[39].CLK
clk => EX_MEM_interface[40].CLK
clk => EX_MEM_interface[41].CLK
clk => EX_MEM_interface[42].CLK
clk => EX_MEM_interface[43].CLK
clk => EX_MEM_interface[44].CLK
clk => EX_MEM_interface[45].CLK
clk => EX_MEM_interface[46].CLK
clk => EX_MEM_interface[47].CLK
clk => EX_MEM_interface[48].CLK
clk => EX_MEM_interface[49].CLK
clk => EX_MEM_interface[50].CLK
clk => EX_MEM_interface[51].CLK
clk => EX_MEM_interface[52].CLK
clk => EX_MEM_interface[53].CLK
clk => EX_MEM_interface[54].CLK
clk => EX_MEM_interface[55].CLK
clk => EX_MEM_interface[56].CLK
clk => EX_MEM_interface[57].CLK
clk => EX_MEM_interface[58].CLK
clk => EX_MEM_interface[59].CLK
clk => EX_MEM_interface[60].CLK
clk => EX_MEM_interface[61].CLK
clk => EX_MEM_interface[62].CLK
clk => EX_MEM_interface[63].CLK
clk => EX_MEM_interface[64].CLK
clk => EX_MEM_interface[65].CLK
clk => EX_MEM_interface[66].CLK
clk => EX_MEM_interface[67].CLK
clk => EX_MEM_interface[68].CLK
clk => EX_MEM_interface[69].CLK
clk => EX_MEM_interface[70].CLK
clk => EX_MEM_interface[71].CLK
clk => EX_MEM_interface[72].CLK
clk => EX_MEM_interface[73].CLK
clk => EX_MEM_interface[74].CLK
clk => EX_MEM_interface[75].CLK
clk => EX_MEM_interface[76].CLK
clk => EX_MEM_interface[77].CLK
clk => EX_MEM_interface[78].CLK
clk => EX_MEM_interface[79].CLK
clk => EX_MEM_interface[80].CLK
clk => EX_MEM_interface[81].CLK
clk => EX_MEM_interface[82].CLK
clk => EX_MEM_interface[83].CLK
clk => EX_MEM_interface[84].CLK
clk => EX_MEM_interface[85].CLK
clk => EX_MEM_interface[86].CLK
clk => EX_MEM_interface[87].CLK
clk => EX_MEM_interface[88].CLK
clk => EX_MEM_interface[89].CLK
clk => EX_MEM_interface[90].CLK
clk => EX_MEM_interface[91].CLK
clk => EX_MEM_interface[92].CLK
clk => EX_MEM_interface[93].CLK
clk => EX_MEM_interface[94].CLK
clk => EX_MEM_interface[95].CLK
clk => EX_MEM_interface[96].CLK
clk => EX_MEM_interface[97].CLK
clk => EX_MEM_interface[98].CLK
clk => RR_EX_interface[0].CLK
clk => RR_EX_interface[1].CLK
clk => RR_EX_interface[2].CLK
clk => RR_EX_interface[3].CLK
clk => RR_EX_interface[4].CLK
clk => RR_EX_interface[5].CLK
clk => RR_EX_interface[6].CLK
clk => RR_EX_interface[7].CLK
clk => RR_EX_interface[8].CLK
clk => RR_EX_interface[9].CLK
clk => RR_EX_interface[10].CLK
clk => RR_EX_interface[11].CLK
clk => RR_EX_interface[12].CLK
clk => RR_EX_interface[13].CLK
clk => RR_EX_interface[14].CLK
clk => RR_EX_interface[15].CLK
clk => RR_EX_interface[16].CLK
clk => RR_EX_interface[17].CLK
clk => RR_EX_interface[18].CLK
clk => RR_EX_interface[19].CLK
clk => RR_EX_interface[20].CLK
clk => RR_EX_interface[21].CLK
clk => RR_EX_interface[22].CLK
clk => RR_EX_interface[23].CLK
clk => RR_EX_interface[24].CLK
clk => RR_EX_interface[25].CLK
clk => RR_EX_interface[26].CLK
clk => RR_EX_interface[27].CLK
clk => RR_EX_interface[28].CLK
clk => RR_EX_interface[29].CLK
clk => RR_EX_interface[30].CLK
clk => RR_EX_interface[31].CLK
clk => RR_EX_interface[32].CLK
clk => RR_EX_interface[33].CLK
clk => RR_EX_interface[34].CLK
clk => RR_EX_interface[35].CLK
clk => RR_EX_interface[36].CLK
clk => RR_EX_interface[37].CLK
clk => RR_EX_interface[38].CLK
clk => RR_EX_interface[39].CLK
clk => RR_EX_interface[40].CLK
clk => RR_EX_interface[41].CLK
clk => RR_EX_interface[42].CLK
clk => RR_EX_interface[43].CLK
clk => RR_EX_interface[44].CLK
clk => RR_EX_interface[45].CLK
clk => RR_EX_interface[46].CLK
clk => RR_EX_interface[47].CLK
clk => RR_EX_interface[48].CLK
clk => RR_EX_interface[49].CLK
clk => RR_EX_interface[50].CLK
clk => RR_EX_interface[51].CLK
clk => RR_EX_interface[52].CLK
clk => RR_EX_interface[53].CLK
clk => RR_EX_interface[54].CLK
clk => RR_EX_interface[55].CLK
clk => RR_EX_interface[56].CLK
clk => RR_EX_interface[57].CLK
clk => RR_EX_interface[58].CLK
clk => RR_EX_interface[59].CLK
clk => RR_EX_interface[60].CLK
clk => RR_EX_interface[61].CLK
clk => RR_EX_interface[62].CLK
clk => RR_EX_interface[63].CLK
clk => RR_EX_interface[64].CLK
clk => RR_EX_interface[65].CLK
clk => RR_EX_interface[66].CLK
clk => RR_EX_interface[67].CLK
clk => RR_EX_interface[68].CLK
clk => RR_EX_interface[69].CLK
clk => RR_EX_interface[70].CLK
clk => RR_EX_interface[71].CLK
clk => RR_EX_interface[72].CLK
clk => RR_EX_interface[73].CLK
clk => RR_EX_interface[74].CLK
clk => RR_EX_interface[75].CLK
clk => RR_EX_interface[76].CLK
clk => RR_EX_interface[77].CLK
clk => RR_EX_interface[78].CLK
clk => RR_EX_interface[79].CLK
clk => RR_EX_interface[80].CLK
clk => RR_EX_interface[81].CLK
clk => RR_EX_interface[82].CLK
clk => RR_EX_interface[83].CLK
clk => RR_EX_interface[84].CLK
clk => RR_EX_interface[85].CLK
clk => RR_EX_interface[86].CLK
clk => RR_EX_interface[87].CLK
clk => RR_EX_interface[88].CLK
clk => RR_EX_interface[89].CLK
clk => RR_EX_interface[90].CLK
clk => RR_EX_interface[91].CLK
clk => RR_EX_interface[92].CLK
clk => RR_EX_interface[93].CLK
clk => RR_EX_interface[94].CLK
clk => RR_EX_interface[95].CLK
clk => RR_EX_interface[96].CLK
clk => RR_EX_interface[97].CLK
clk => RR_EX_interface[98].CLK
clk => RR_EX_interface[99].CLK
clk => RR_EX_interface[100].CLK
clk => RR_EX_interface[101].CLK
clk => RR_EX_interface[102].CLK
clk => RR_EX_interface[103].CLK
clk => RR_EX_interface[104].CLK
clk => RR_EX_interface[105].CLK
clk => RR_EX_interface[106].CLK
clk => RR_EX_interface[107].CLK
clk => RR_EX_interface[108].CLK
clk => RR_EX_interface[109].CLK
clk => RR_EX_interface[110].CLK
clk => RR_EX_interface[111].CLK
clk => RR_EX_interface[112].CLK
clk => RR_EX_interface[113].CLK
clk => RR_EX_interface[114].CLK
clk => RR_EX_interface[115].CLK
clk => RR_EX_interface[116].CLK
clk => RR_EX_interface[117].CLK
clk => RR_EX_interface[118].CLK
clk => RR_EX_interface[119].CLK
clk => RR_EX_interface[120].CLK
clk => RR_EX_interface[121].CLK
clk => RR_EX_interface[122].CLK
clk => RR_EX_interface[123].CLK
clk => RR_EX_interface[124].CLK
clk => RR_EX_interface[125].CLK
clk => RR_EX_interface[126].CLK
clk => RR_EX_interface[127].CLK
clk => RR_EX_interface[128].CLK
clk => RR_EX_interface[129].CLK
clk => RR_EX_interface[130].CLK
clk => RR_EX_interface[131].CLK
clk => IF_ID_interface[0].CLK
clk => IF_ID_interface[1].CLK
clk => IF_ID_interface[2].CLK
clk => IF_ID_interface[3].CLK
clk => IF_ID_interface[4].CLK
clk => IF_ID_interface[5].CLK
clk => IF_ID_interface[6].CLK
clk => IF_ID_interface[7].CLK
clk => IF_ID_interface[8].CLK
clk => IF_ID_interface[9].CLK
clk => IF_ID_interface[10].CLK
clk => IF_ID_interface[11].CLK
clk => IF_ID_interface[12].CLK
clk => IF_ID_interface[13].CLK
clk => IF_ID_interface[14].CLK
clk => IF_ID_interface[15].CLK
clk => IF_ID_interface[16].CLK
clk => IF_ID_interface[17].CLK
clk => IF_ID_interface[18].CLK
clk => IF_ID_interface[19].CLK
clk => IF_ID_interface[20].CLK
clk => IF_ID_interface[21].CLK
clk => IF_ID_interface[22].CLK
clk => IF_ID_interface[23].CLK
clk => IF_ID_interface[24].CLK
clk => IF_ID_interface[25].CLK
clk => IF_ID_interface[26].CLK
clk => IF_ID_interface[27].CLK
clk => IF_ID_interface[28].CLK
clk => IF_ID_interface[29].CLK
clk => IF_ID_interface[30].CLK
clk => IF_ID_interface[31].CLK
clk => IF_ID_interface[32].CLK
clk => IF_ID_interface[33].CLK
clk => IF_ID_interface[34].CLK
clk => IF_ID_interface[35].CLK
clk => IF_ID_interface[36].CLK
clk => IF_ID_interface[37].CLK
clk => IF_ID_interface[38].CLK
clk => IF_ID_interface[39].CLK
clk => IF_ID_interface[40].CLK
clk => IF_ID_interface[41].CLK
clk => IF_ID_interface[42].CLK
clk => IF_ID_interface[43].CLK
clk => IF_ID_interface[44].CLK
clk => IF_ID_interface[45].CLK
clk => IF_ID_interface[46].CLK
clk => IF_ID_interface[47].CLK
clk => IF_ID_interface[48].CLK
clk => IF_ID_interface[49].CLK
clk => IF_ID_interface[50].CLK
clk => in_pc_f[0].CLK
clk => in_pc_f[1].CLK
clk => in_pc_f[2].CLK
clk => in_pc_f[3].CLK
clk => in_pc_f[4].CLK
clk => in_pc_f[5].CLK
clk => in_pc_f[6].CLK
clk => in_pc_f[7].CLK
clk => in_pc_f[8].CLK
clk => in_pc_f[9].CLK
clk => in_pc_f[10].CLK
clk => in_pc_f[11].CLK
clk => in_pc_f[12].CLK
clk => in_pc_f[13].CLK
clk => in_pc_f[14].CLK
clk => in_pc_f[15].CLK
clk => in_prop_f.CLK
clk => in_enable_f.CLK
clk => in_r7_bit_m.CLK
clk => in_start_bit_e.CLK
clk => in_start_bit_r.CLK
clk => in_lm_sm_address_m[0].CLK
clk => in_lm_sm_address_m[1].CLK
clk => in_lm_sm_address_m[2].CLK
clk => in_lm_sm_address_e[0].CLK
clk => in_lm_sm_address_e[1].CLK
clk => in_lm_sm_address_e[2].CLK
clk => ID_RR_interface[0].CLK
clk => ID_RR_interface[5].CLK
clk => ID_RR_interface[6].CLK
clk => ID_RR_interface[7].CLK
clk => ID_RR_interface[8].CLK
clk => ID_RR_interface[9].CLK
clk => ID_RR_interface[10].CLK
clk => ID_RR_interface[11].CLK
clk => ID_RR_interface[12].CLK
clk => ID_RR_interface[13].CLK
clk => ID_RR_interface[14].CLK
clk => ID_RR_interface[15].CLK
clk => ID_RR_interface[16].CLK
clk => ID_RR_interface[17].CLK
clk => ID_RR_interface[18].CLK
clk => ID_RR_interface[19].CLK
clk => ID_RR_interface[20].CLK
clk => ID_RR_interface[21].CLK
clk => ID_RR_interface[22].CLK
clk => ID_RR_interface[26].CLK
clk => ID_RR_interface[27].CLK
clk => ID_RR_interface[28].CLK
clk => ID_RR_interface[61].CLK
clk => ID_RR_interface[62].CLK
clk => ID_RR_interface[63].CLK
clk => ID_RR_interface[64].CLK
clk => ID_RR_interface[65].CLK
clk => ID_RR_interface[66].CLK
clk => ID_RR_interface[67].CLK
clk => ID_RR_interface[68].CLK
clk => ID_RR_interface[69].CLK
clk => ID_RR_interface[70].CLK
clk => ID_RR_interface[71].CLK
clk => ID_RR_interface[72].CLK
clk => ID_RR_interface[73].CLK
clk => ID_RR_interface[74].CLK
clk => ID_RR_interface[75].CLK
clk => ID_RR_interface[76].CLK
clk => ID_RR_interface[77].CLK
clk => ID_RR_interface[78].CLK
clk => ID_RR_interface[79].CLK
clk => ID_RR_interface[80].CLK
clk => ID_RR_interface[81].CLK
clk => ID_RR_interface[82].CLK
clk => ID_RR_interface[83].CLK
clk => ID_RR_interface[84].CLK
clk => ID_RR_interface[85].CLK
clk => ID_RR_interface[86].CLK
clk => ID_RR_interface[87].CLK
clk => ID_RR_interface[88].CLK
clk => ID_RR_interface[89].CLK
clk => ID_RR_interface[90].CLK
clk => ID_RR_interface[91].CLK
clk => ID_RR_interface[92].CLK
clk => ID_RR_interface[93].CLK
clk => ID_RR_interface[94].CLK
clk => ID_RR_interface[95].CLK
clk => ID_RR_interface[96].CLK
clk => ID_RR_interface[97].CLK
clk => ID_RR_interface[98].CLK
clk => ID_RR_interface[99].CLK
clk => ID_RR_interface[100].CLK
clk => ID_RR_interface[101].CLK
clk => ID_RR_interface[102].CLK
clk => ID_RR_interface[103].CLK
clk => ID_RR_interface[104].CLK
clk => ID_RR_interface[105].CLK
clk => ID_RR_interface[106].CLK
clk => ID_RR_interface[107].CLK
clk => ID_RR_interface[108].CLK
clk => ID_RR_interface[109].CLK
clk => ID_RR_interface[110].CLK
clk => ID_RR_interface[111].CLK
clk => ID_RR_interface[112].CLK
clk => ID_RR_interface[113].CLK
clk => ID_RR_interface[114].CLK
clk => ID_RR_interface[115].CLK
clk => ID_RR_interface[116].CLK
clk => ID_RR_interface[117].CLK
clk => ID_RR_interface[118].CLK
clk => ID_RR_interface[119].CLK
clk => ID_RR_interface[120].CLK
clk => ID_RR_interface[121].CLK
clk => ID_RR_interface[122].CLK
clk => ID_RR_interface[123].CLK
clk => ID_RR_interface[124].CLK
clk => InstructionDecode:ID_instance_1.clk
clk => RegisterRead:RR_instance_1.clk
clk => MemoryAccess:MEM_instance_1.clk


|TopLevel|InstructionFetch:IF_instance_1
input_pc[0] => Bit_adder_8:B1.input_vector1[0]
input_pc[0] => Memory_asyncread_syncwrite:Mem1.address[0]
input_pc[0] => out_pc_prev[0].DATAIN
input_pc[1] => Bit_adder_8:B1.input_vector1[1]
input_pc[1] => Memory_asyncread_syncwrite:Mem1.address[1]
input_pc[1] => out_pc_prev[1].DATAIN
input_pc[2] => Bit_adder_8:B1.input_vector1[2]
input_pc[2] => Memory_asyncread_syncwrite:Mem1.address[2]
input_pc[2] => out_pc_prev[2].DATAIN
input_pc[3] => Bit_adder_8:B1.input_vector1[3]
input_pc[3] => Memory_asyncread_syncwrite:Mem1.address[3]
input_pc[3] => out_pc_prev[3].DATAIN
input_pc[4] => Bit_adder_8:B1.input_vector1[4]
input_pc[4] => Memory_asyncread_syncwrite:Mem1.address[4]
input_pc[4] => out_pc_prev[4].DATAIN
input_pc[5] => Bit_adder_8:B1.input_vector1[5]
input_pc[5] => Memory_asyncread_syncwrite:Mem1.address[5]
input_pc[5] => out_pc_prev[5].DATAIN
input_pc[6] => Bit_adder_8:B1.input_vector1[6]
input_pc[6] => Memory_asyncread_syncwrite:Mem1.address[6]
input_pc[6] => out_pc_prev[6].DATAIN
input_pc[7] => Bit_adder_8:B1.input_vector1[7]
input_pc[7] => Memory_asyncread_syncwrite:Mem1.address[7]
input_pc[7] => out_pc_prev[7].DATAIN
input_pc[8] => Bit_adder_8:B1.input_vector1[8]
input_pc[8] => Memory_asyncread_syncwrite:Mem1.address[8]
input_pc[8] => out_pc_prev[8].DATAIN
input_pc[9] => Bit_adder_8:B1.input_vector1[9]
input_pc[9] => Memory_asyncread_syncwrite:Mem1.address[9]
input_pc[9] => out_pc_prev[9].DATAIN
input_pc[10] => Bit_adder_8:B1.input_vector1[10]
input_pc[10] => Memory_asyncread_syncwrite:Mem1.address[10]
input_pc[10] => out_pc_prev[10].DATAIN
input_pc[11] => Bit_adder_8:B1.input_vector1[11]
input_pc[11] => Memory_asyncread_syncwrite:Mem1.address[11]
input_pc[11] => out_pc_prev[11].DATAIN
input_pc[12] => Bit_adder_8:B1.input_vector1[12]
input_pc[12] => Memory_asyncread_syncwrite:Mem1.address[12]
input_pc[12] => out_pc_prev[12].DATAIN
input_pc[13] => Bit_adder_8:B1.input_vector1[13]
input_pc[13] => Memory_asyncread_syncwrite:Mem1.address[13]
input_pc[13] => out_pc_prev[13].DATAIN
input_pc[14] => Bit_adder_8:B1.input_vector1[14]
input_pc[14] => Memory_asyncread_syncwrite:Mem1.address[14]
input_pc[14] => out_pc_prev[14].DATAIN
input_pc[15] => Bit_adder_8:B1.input_vector1[15]
input_pc[15] => Memory_asyncread_syncwrite:Mem1.address[15]
input_pc[15] => out_pc_prev[15].DATAIN
clk => Memory_asyncread_syncwrite:Mem1.clk
enable => ~NO_FANOUT~
prop => ~NO_FANOUT~
out_pc[0] <= Bit_adder_8:B1.output_vector[0]
out_pc[1] <= Bit_adder_8:B1.output_vector[1]
out_pc[2] <= Bit_adder_8:B1.output_vector[2]
out_pc[3] <= Bit_adder_8:B1.output_vector[3]
out_pc[4] <= Bit_adder_8:B1.output_vector[4]
out_pc[5] <= Bit_adder_8:B1.output_vector[5]
out_pc[6] <= Bit_adder_8:B1.output_vector[6]
out_pc[7] <= Bit_adder_8:B1.output_vector[7]
out_pc[8] <= Bit_adder_8:B1.output_vector[8]
out_pc[9] <= Bit_adder_8:B1.output_vector[9]
out_pc[10] <= Bit_adder_8:B1.output_vector[10]
out_pc[11] <= Bit_adder_8:B1.output_vector[11]
out_pc[12] <= Bit_adder_8:B1.output_vector[12]
out_pc[13] <= Bit_adder_8:B1.output_vector[13]
out_pc[14] <= Bit_adder_8:B1.output_vector[14]
out_pc[15] <= Bit_adder_8:B1.output_vector[15]
out_instruction[0] <= Memory_asyncread_syncwrite:Mem1.Mem_dataout[0]
out_instruction[1] <= Memory_asyncread_syncwrite:Mem1.Mem_dataout[1]
out_instruction[2] <= Memory_asyncread_syncwrite:Mem1.Mem_dataout[2]
out_instruction[3] <= Memory_asyncread_syncwrite:Mem1.Mem_dataout[3]
out_instruction[4] <= Memory_asyncread_syncwrite:Mem1.Mem_dataout[4]
out_instruction[5] <= Memory_asyncread_syncwrite:Mem1.Mem_dataout[5]
out_instruction[6] <= Memory_asyncread_syncwrite:Mem1.Mem_dataout[6]
out_instruction[7] <= Memory_asyncread_syncwrite:Mem1.Mem_dataout[7]
out_instruction[8] <= Memory_asyncread_syncwrite:Mem1.Mem_dataout[8]
out_instruction[9] <= Memory_asyncread_syncwrite:Mem1.Mem_dataout[9]
out_instruction[10] <= Memory_asyncread_syncwrite:Mem1.Mem_dataout[10]
out_instruction[11] <= Memory_asyncread_syncwrite:Mem1.Mem_dataout[11]
out_instruction[12] <= Memory_asyncread_syncwrite:Mem1.Mem_dataout[12]
out_instruction[13] <= Memory_asyncread_syncwrite:Mem1.Mem_dataout[13]
out_instruction[14] <= Memory_asyncread_syncwrite:Mem1.Mem_dataout[14]
out_instruction[15] <= Memory_asyncread_syncwrite:Mem1.Mem_dataout[15]
out_pc_prev[0] <= input_pc[0].DB_MAX_OUTPUT_PORT_TYPE
out_pc_prev[1] <= input_pc[1].DB_MAX_OUTPUT_PORT_TYPE
out_pc_prev[2] <= input_pc[2].DB_MAX_OUTPUT_PORT_TYPE
out_pc_prev[3] <= input_pc[3].DB_MAX_OUTPUT_PORT_TYPE
out_pc_prev[4] <= input_pc[4].DB_MAX_OUTPUT_PORT_TYPE
out_pc_prev[5] <= input_pc[5].DB_MAX_OUTPUT_PORT_TYPE
out_pc_prev[6] <= input_pc[6].DB_MAX_OUTPUT_PORT_TYPE
out_pc_prev[7] <= input_pc[7].DB_MAX_OUTPUT_PORT_TYPE
out_pc_prev[8] <= input_pc[8].DB_MAX_OUTPUT_PORT_TYPE
out_pc_prev[9] <= input_pc[9].DB_MAX_OUTPUT_PORT_TYPE
out_pc_prev[10] <= input_pc[10].DB_MAX_OUTPUT_PORT_TYPE
out_pc_prev[11] <= input_pc[11].DB_MAX_OUTPUT_PORT_TYPE
out_pc_prev[12] <= input_pc[12].DB_MAX_OUTPUT_PORT_TYPE
out_pc_prev[13] <= input_pc[13].DB_MAX_OUTPUT_PORT_TYPE
out_pc_prev[14] <= input_pc[14].DB_MAX_OUTPUT_PORT_TYPE
out_pc_prev[15] <= input_pc[15].DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1
input_vector1[0] => Half_Adder:haa.A
input_vector1[1] => Full_Adder:add_instance_1.A
input_vector1[2] => Full_Adder:add_instance_2.A
input_vector1[3] => Full_Adder:add_instance_3.A
input_vector1[4] => Full_Adder:add_instance_4.A
input_vector1[5] => Full_Adder:add_instance_5.A
input_vector1[6] => Full_Adder:add_instance_6.A
input_vector1[7] => Full_Adder:add_instance_7.A
input_vector1[8] => Full_Adder:add_instance_8.A
input_vector1[9] => Full_Adder:add_instance_9.A
input_vector1[10] => Full_Adder:add_instance_10.A
input_vector1[11] => Full_Adder:add_instance_11.A
input_vector1[12] => Full_Adder:add_instance_12.A
input_vector1[13] => Full_Adder:add_instance_13.A
input_vector1[14] => Full_Adder:add_instance_14.A
input_vector1[15] => Full_Adder:add_instance_15.A
input_vector2[0] => Half_Adder:haa.B
input_vector2[1] => Full_Adder:add_instance_1.B
input_vector2[2] => Full_Adder:add_instance_2.B
input_vector2[3] => Full_Adder:add_instance_3.B
input_vector2[4] => Full_Adder:add_instance_4.B
input_vector2[5] => Full_Adder:add_instance_5.B
input_vector2[6] => Full_Adder:add_instance_6.B
input_vector2[7] => Full_Adder:add_instance_7.B
input_vector2[8] => Full_Adder:add_instance_8.B
input_vector2[9] => Full_Adder:add_instance_9.B
input_vector2[10] => Full_Adder:add_instance_10.B
input_vector2[11] => Full_Adder:add_instance_11.B
input_vector2[12] => Full_Adder:add_instance_12.B
input_vector2[13] => Full_Adder:add_instance_13.B
input_vector2[14] => Full_Adder:add_instance_14.B
input_vector2[15] => Full_Adder:add_instance_15.B
output_vector[0] <= Half_Adder:haa.S
output_vector[1] <= Full_Adder:add_instance_1.S
output_vector[2] <= Full_Adder:add_instance_2.S
output_vector[3] <= Full_Adder:add_instance_3.S
output_vector[4] <= Full_Adder:add_instance_4.S
output_vector[5] <= Full_Adder:add_instance_5.S
output_vector[6] <= Full_Adder:add_instance_6.S
output_vector[7] <= Full_Adder:add_instance_7.S
output_vector[8] <= Full_Adder:add_instance_8.S
output_vector[9] <= Full_Adder:add_instance_9.S
output_vector[10] <= Full_Adder:add_instance_10.S
output_vector[11] <= Full_Adder:add_instance_11.S
output_vector[12] <= Full_Adder:add_instance_12.S
output_vector[13] <= Full_Adder:add_instance_13.S
output_vector[14] <= Full_Adder:add_instance_14.S
output_vector[15] <= Full_Adder:add_instance_15.S
output_vector[16] <= Full_Adder:add_instance_15.Cout


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|HALF_ADDER:haa
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_1
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_1|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_2
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_2|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_3
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_3|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_4
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_4|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_5
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_5|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_6
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_6|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_7
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_7|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_8
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_8|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_9
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_9|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_10
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_10|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_11
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_11|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_12
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_12|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_13
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_13|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_14
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_14|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_15
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Bit_adder_8:B1|Full_Adder:add_instance_15|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionFetch:IF_instance_1|Memory_asyncread_syncwrite:Mem1
address[0] => Memory~15.DATAIN
address[0] => Memory.WADDR
address[0] => Memory.RADDR
address[1] => Memory~14.DATAIN
address[1] => Memory.WADDR1
address[1] => Memory.RADDR1
address[2] => Memory~13.DATAIN
address[2] => Memory.WADDR2
address[2] => Memory.RADDR2
address[3] => Memory~12.DATAIN
address[3] => Memory.WADDR3
address[3] => Memory.RADDR3
address[4] => Memory~11.DATAIN
address[4] => Memory.WADDR4
address[4] => Memory.RADDR4
address[5] => Memory~10.DATAIN
address[5] => Memory.WADDR5
address[5] => Memory.RADDR5
address[6] => Memory~9.DATAIN
address[6] => Memory.WADDR6
address[6] => Memory.RADDR6
address[7] => Memory~8.DATAIN
address[7] => Memory.WADDR7
address[7] => Memory.RADDR7
address[8] => Memory~7.DATAIN
address[8] => Memory.WADDR8
address[8] => Memory.RADDR8
address[9] => Memory~6.DATAIN
address[9] => Memory.WADDR9
address[9] => Memory.RADDR9
address[10] => Memory~5.DATAIN
address[10] => Memory.WADDR10
address[10] => Memory.RADDR10
address[11] => Memory~4.DATAIN
address[11] => Memory.WADDR11
address[11] => Memory.RADDR11
address[12] => Memory~3.DATAIN
address[12] => Memory.WADDR12
address[12] => Memory.RADDR12
address[13] => Memory~2.DATAIN
address[13] => Memory.WADDR13
address[13] => Memory.RADDR13
address[14] => Memory~1.DATAIN
address[14] => Memory.WADDR14
address[14] => Memory.RADDR14
address[15] => Memory~0.DATAIN
address[15] => Memory.WADDR15
address[15] => Memory.RADDR15
Mem_datain[0] => Memory~31.DATAIN
Mem_datain[0] => Memory.DATAIN
Mem_datain[1] => Memory~30.DATAIN
Mem_datain[1] => Memory.DATAIN1
Mem_datain[2] => Memory~29.DATAIN
Mem_datain[2] => Memory.DATAIN2
Mem_datain[3] => Memory~28.DATAIN
Mem_datain[3] => Memory.DATAIN3
Mem_datain[4] => Memory~27.DATAIN
Mem_datain[4] => Memory.DATAIN4
Mem_datain[5] => Memory~26.DATAIN
Mem_datain[5] => Memory.DATAIN5
Mem_datain[6] => Memory~25.DATAIN
Mem_datain[6] => Memory.DATAIN6
Mem_datain[7] => Memory~24.DATAIN
Mem_datain[7] => Memory.DATAIN7
Mem_datain[8] => Memory~23.DATAIN
Mem_datain[8] => Memory.DATAIN8
Mem_datain[9] => Memory~22.DATAIN
Mem_datain[9] => Memory.DATAIN9
Mem_datain[10] => Memory~21.DATAIN
Mem_datain[10] => Memory.DATAIN10
Mem_datain[11] => Memory~20.DATAIN
Mem_datain[11] => Memory.DATAIN11
Mem_datain[12] => Memory~19.DATAIN
Mem_datain[12] => Memory.DATAIN12
Mem_datain[13] => Memory~18.DATAIN
Mem_datain[13] => Memory.DATAIN13
Mem_datain[14] => Memory~17.DATAIN
Mem_datain[14] => Memory.DATAIN14
Mem_datain[15] => Memory~16.DATAIN
Mem_datain[15] => Memory.DATAIN15
clk => Memory~32.CLK
clk => Memory~0.CLK
clk => Memory~1.CLK
clk => Memory~2.CLK
clk => Memory~3.CLK
clk => Memory~4.CLK
clk => Memory~5.CLK
clk => Memory~6.CLK
clk => Memory~7.CLK
clk => Memory~8.CLK
clk => Memory~9.CLK
clk => Memory~10.CLK
clk => Memory~11.CLK
clk => Memory~12.CLK
clk => Memory~13.CLK
clk => Memory~14.CLK
clk => Memory~15.CLK
clk => Memory~16.CLK
clk => Memory~17.CLK
clk => Memory~18.CLK
clk => Memory~19.CLK
clk => Memory~20.CLK
clk => Memory~21.CLK
clk => Memory~22.CLK
clk => Memory~23.CLK
clk => Memory~24.CLK
clk => Memory~25.CLK
clk => Memory~26.CLK
clk => Memory~27.CLK
clk => Memory~28.CLK
clk => Memory~29.CLK
clk => Memory~30.CLK
clk => Memory~31.CLK
clk => Memory.CLK0
Mem_wrbar => Memory~32.DATAIN
Mem_wrbar => Memory.WE
Mem_dataout[0] <= Memory.DATAOUT
Mem_dataout[1] <= Memory.DATAOUT1
Mem_dataout[2] <= Memory.DATAOUT2
Mem_dataout[3] <= Memory.DATAOUT3
Mem_dataout[4] <= Memory.DATAOUT4
Mem_dataout[5] <= Memory.DATAOUT5
Mem_dataout[6] <= Memory.DATAOUT6
Mem_dataout[7] <= Memory.DATAOUT7
Mem_dataout[8] <= Memory.DATAOUT8
Mem_dataout[9] <= Memory.DATAOUT9
Mem_dataout[10] <= Memory.DATAOUT10
Mem_dataout[11] <= Memory.DATAOUT11
Mem_dataout[12] <= Memory.DATAOUT12
Mem_dataout[13] <= Memory.DATAOUT13
Mem_dataout[14] <= Memory.DATAOUT14
Mem_dataout[15] <= Memory.DATAOUT15


|TopLevel|InstructionDecode:ID_instance_1
pc[0] => out_pc[0].DATAIN
pc[1] => out_pc[1].DATAIN
pc[2] => out_pc[2].DATAIN
pc[3] => out_pc[3].DATAIN
pc[4] => out_pc[4].DATAIN
pc[5] => out_pc[5].DATAIN
pc[6] => out_pc[6].DATAIN
pc[7] => out_pc[7].DATAIN
pc[8] => out_pc[8].DATAIN
pc[9] => out_pc[9].DATAIN
pc[10] => out_pc[10].DATAIN
pc[11] => out_pc[11].DATAIN
pc[12] => out_pc[12].DATAIN
pc[13] => out_pc[13].DATAIN
pc[14] => out_pc[14].DATAIN
pc[15] => out_pc[15].DATAIN
pc_inc[0] => Bit_adder_1:Adder.input_vector2[0]
pc_inc[0] => out_pc_inc[0].DATAIN
pc_inc[1] => Bit_adder_1:Adder.input_vector2[1]
pc_inc[1] => out_pc_inc[1].DATAIN
pc_inc[2] => Bit_adder_1:Adder.input_vector2[2]
pc_inc[2] => out_pc_inc[2].DATAIN
pc_inc[3] => Bit_adder_1:Adder.input_vector2[3]
pc_inc[3] => out_pc_inc[3].DATAIN
pc_inc[4] => Bit_adder_1:Adder.input_vector2[4]
pc_inc[4] => out_pc_inc[4].DATAIN
pc_inc[5] => Bit_adder_1:Adder.input_vector2[5]
pc_inc[5] => out_pc_inc[5].DATAIN
pc_inc[6] => Bit_adder_1:Adder.input_vector2[6]
pc_inc[6] => out_pc_inc[6].DATAIN
pc_inc[7] => Bit_adder_1:Adder.input_vector2[7]
pc_inc[7] => out_pc_inc[7].DATAIN
pc_inc[8] => Bit_adder_1:Adder.input_vector2[8]
pc_inc[8] => out_pc_inc[8].DATAIN
pc_inc[9] => Bit_adder_1:Adder.input_vector2[9]
pc_inc[9] => out_pc_inc[9].DATAIN
pc_inc[10] => Bit_adder_1:Adder.input_vector2[10]
pc_inc[10] => out_pc_inc[10].DATAIN
pc_inc[11] => Bit_adder_1:Adder.input_vector2[11]
pc_inc[11] => out_pc_inc[11].DATAIN
pc_inc[12] => Bit_adder_1:Adder.input_vector2[12]
pc_inc[12] => out_pc_inc[12].DATAIN
pc_inc[13] => Bit_adder_1:Adder.input_vector2[13]
pc_inc[13] => out_pc_inc[13].DATAIN
pc_inc[14] => Bit_adder_1:Adder.input_vector2[14]
pc_inc[14] => out_pc_inc[14].DATAIN
pc_inc[15] => Bit_adder_1:Adder.input_vector2[15]
pc_inc[15] => out_pc_inc[15].DATAIN
ir[0] => flag_bit.IN1
ir[0] => control_word.IN1
ir[0] => RegSelectImm[0].DATAB
ir[0] => out_ir[0].DATAIN
ir[0] => Bit_adder_1:Adder.input_vector1[0]
ir[1] => control_word.IN1
ir[1] => RegSelectImm[1].DATAB
ir[1] => out_ir[1].DATAIN
ir[1] => Bit_adder_1:Adder.input_vector1[1]
ir[2] => RegSelectImm[2].DATAB
ir[2] => out_ir[2].DATAIN
ir[2] => Bit_adder_1:Adder.input_vector1[2]
ir[3] => RegSelectImm[3].DATAB
ir[3] => out_ir[3].DATAIN
ir[3] => Bit_adder_1:Adder.input_vector1[3]
ir[4] => RegSelectImm[4].DATAB
ir[4] => out_ir[4].DATAIN
ir[4] => Bit_adder_1:Adder.input_vector1[4]
ir[5] => RegSelectImm[5].DATAB
ir[5] => Jmp_mag[15].DATAB
ir[5] => Jmp_mag[14].DATAB
ir[5] => Jmp_mag[13].DATAB
ir[5] => Jmp_mag[12].DATAB
ir[5] => Jmp_mag[11].DATAB
ir[5] => Jmp_mag[10].DATAB
ir[5] => Jmp_mag[9].DATAB
ir[5] => Jmp_mag[8].DATAB
ir[5] => Jmp_mag[7].DATAB
ir[5] => Jmp_mag[6].DATAB
ir[5] => out_ir[5].DATAIN
ir[5] => Bit_adder_1:Adder.input_vector1[5]
ir[6] => Jmp_mag[6].DATAA
ir[6] => RegSelectImm[6].DATAB
ir[6] => out_ir[6].DATAIN
ir[7] => Jmp_mag[7].DATAA
ir[7] => RegSelectImm[7].DATAB
ir[7] => out_ir[7].DATAIN
ir[8] => Jmp_mag[15].DATAA
ir[8] => Jmp_mag[14].DATAA
ir[8] => Jmp_mag[13].DATAA
ir[8] => Jmp_mag[12].DATAA
ir[8] => Jmp_mag[11].DATAA
ir[8] => Jmp_mag[10].DATAA
ir[8] => Jmp_mag[9].DATAA
ir[8] => Jmp_mag[8].DATAA
ir[8] => out_ir[8].DATAIN
ir[9] => out_ir[9].DATAIN
ir[10] => out_ir[10].DATAIN
ir[11] => out_ir[11].DATAIN
ir[12] => control_word.IN1
ir[12] => control_word.IN0
ir[12] => control_word.IN0
ir[12] => control_word.IN1
ir[12] => control_word.IN1
ir[12] => control_word.IN1
ir[12] => control_word.IN1
ir[12] => out_ir[12].DATAIN
ir[12] => Equal0.IN3
ir[12] => Equal1.IN1
ir[12] => control_word.IN1
ir[12] => control_word.IN1
ir[12] => control_word.IN1
ir[12] => control_word.IN1
ir[12] => control_word.IN0
ir[12] => control_word.IN1
ir[12] => control_word.IN1
ir[13] => control_word.IN1
ir[13] => control_word.IN1
ir[13] => control_word.IN1
ir[13] => control_word.IN1
ir[13] => control_word.IN0
ir[13] => out_ir[13].DATAIN
ir[13] => Equal0.IN2
ir[13] => Equal1.IN3
ir[13] => control_word.IN1
ir[13] => control_word.IN1
ir[13] => control_word.IN1
ir[13] => control_word.IN1
ir[14] => mux_select.IN0
ir[14] => control_word.IN0
ir[14] => control_word.IN1
ir[14] => out_ir[14].DATAIN
ir[14] => Equal0.IN1
ir[14] => Equal1.IN2
ir[14] => control_word.IN0
ir[14] => control_word.IN0
ir[14] => control_word.IN1
ir[15] => mux_select.IN1
ir[15] => control_word.IN1
ir[15] => out_ir[15].DATAIN
ir[15] => Equal0.IN0
ir[15] => Equal1.IN0
ir[15] => control_word.IN1
ir[15] => control_word.IN1
ir[15] => control_word.IN1
prop_bit => ~NO_FANOUT~
Enable_bit => ~NO_FANOUT~
SM_LM_mux_control => RegSelectImm[0].OUTPUTSELECT
SM_LM_mux_control => RegSelectImm[1].OUTPUTSELECT
SM_LM_mux_control => RegSelectImm[2].OUTPUTSELECT
SM_LM_mux_control => RegSelectImm[3].OUTPUTSELECT
SM_LM_mux_control => RegSelectImm[4].OUTPUTSELECT
SM_LM_mux_control => RegSelectImm[5].OUTPUTSELECT
SM_LM_mux_control => RegSelectImm[6].OUTPUTSELECT
SM_LM_mux_control => RegSelectImm[7].OUTPUTSELECT
SM_LM_mux_control => start_bit.IN1
clk => fbenc1[0].CLK
clk => fbenc1[1].CLK
clk => fbenc1[2].CLK
clk => fbenc1[3].CLK
clk => fbenc1[4].CLK
clk => fbenc1[5].CLK
clk => fbenc1[6].CLK
clk => fbenc1[7].CLK
out_pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
out_pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
out_pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
out_pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
out_pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
out_pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
out_pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
out_pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
out_pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
out_pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
out_pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
out_pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
out_pc[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
out_pc[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
out_pc[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
out_pc[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
out_pc_inc[0] <= pc_inc[0].DB_MAX_OUTPUT_PORT_TYPE
out_pc_inc[1] <= pc_inc[1].DB_MAX_OUTPUT_PORT_TYPE
out_pc_inc[2] <= pc_inc[2].DB_MAX_OUTPUT_PORT_TYPE
out_pc_inc[3] <= pc_inc[3].DB_MAX_OUTPUT_PORT_TYPE
out_pc_inc[4] <= pc_inc[4].DB_MAX_OUTPUT_PORT_TYPE
out_pc_inc[5] <= pc_inc[5].DB_MAX_OUTPUT_PORT_TYPE
out_pc_inc[6] <= pc_inc[6].DB_MAX_OUTPUT_PORT_TYPE
out_pc_inc[7] <= pc_inc[7].DB_MAX_OUTPUT_PORT_TYPE
out_pc_inc[8] <= pc_inc[8].DB_MAX_OUTPUT_PORT_TYPE
out_pc_inc[9] <= pc_inc[9].DB_MAX_OUTPUT_PORT_TYPE
out_pc_inc[10] <= pc_inc[10].DB_MAX_OUTPUT_PORT_TYPE
out_pc_inc[11] <= pc_inc[11].DB_MAX_OUTPUT_PORT_TYPE
out_pc_inc[12] <= pc_inc[12].DB_MAX_OUTPUT_PORT_TYPE
out_pc_inc[13] <= pc_inc[13].DB_MAX_OUTPUT_PORT_TYPE
out_pc_inc[14] <= pc_inc[14].DB_MAX_OUTPUT_PORT_TYPE
out_pc_inc[15] <= pc_inc[15].DB_MAX_OUTPUT_PORT_TYPE
out_ir[0] <= ir[0].DB_MAX_OUTPUT_PORT_TYPE
out_ir[1] <= ir[1].DB_MAX_OUTPUT_PORT_TYPE
out_ir[2] <= ir[2].DB_MAX_OUTPUT_PORT_TYPE
out_ir[3] <= ir[3].DB_MAX_OUTPUT_PORT_TYPE
out_ir[4] <= ir[4].DB_MAX_OUTPUT_PORT_TYPE
out_ir[5] <= ir[5].DB_MAX_OUTPUT_PORT_TYPE
out_ir[6] <= ir[6].DB_MAX_OUTPUT_PORT_TYPE
out_ir[7] <= ir[7].DB_MAX_OUTPUT_PORT_TYPE
out_ir[8] <= ir[8].DB_MAX_OUTPUT_PORT_TYPE
out_ir[9] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
out_ir[10] <= ir[10].DB_MAX_OUTPUT_PORT_TYPE
out_ir[11] <= ir[11].DB_MAX_OUTPUT_PORT_TYPE
out_ir[12] <= ir[12].DB_MAX_OUTPUT_PORT_TYPE
out_ir[13] <= ir[13].DB_MAX_OUTPUT_PORT_TYPE
out_ir[14] <= ir[14].DB_MAX_OUTPUT_PORT_TYPE
out_ir[15] <= ir[15].DB_MAX_OUTPUT_PORT_TYPE
control_word[0] <= control_word.DB_MAX_OUTPUT_PORT_TYPE
control_word[1] <= control_word.DB_MAX_OUTPUT_PORT_TYPE
control_word[2] <= control_word.DB_MAX_OUTPUT_PORT_TYPE
control_word[3] <= control_word.DB_MAX_OUTPUT_PORT_TYPE
control_word[4] <= control_word.DB_MAX_OUTPUT_PORT_TYPE
control_word[5] <= control_word.DB_MAX_OUTPUT_PORT_TYPE
control_word[6] <= mux_select.DB_MAX_OUTPUT_PORT_TYPE
control_word[7] <= control_word.DB_MAX_OUTPUT_PORT_TYPE
control_word[8] <= control_word.DB_MAX_OUTPUT_PORT_TYPE
control_word[9] <= control_word.DB_MAX_OUTPUT_PORT_TYPE
control_word[10] <= control_word.DB_MAX_OUTPUT_PORT_TYPE
control_word[11] <= control_word.DB_MAX_OUTPUT_PORT_TYPE
control_word[12] <= control_word.DB_MAX_OUTPUT_PORT_TYPE
control_word[13] <= control_word.DB_MAX_OUTPUT_PORT_TYPE
control_word[14] <= control_word.DB_MAX_OUTPUT_PORT_TYPE
control_word[15] <= control_word.DB_MAX_OUTPUT_PORT_TYPE
BEQ_jump_address[0] <= BEQ_jump_address[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
BEQ_jump_address[1] <= BEQ_jump_address[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
BEQ_jump_address[2] <= BEQ_jump_address[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
BEQ_jump_address[3] <= BEQ_jump_address[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
BEQ_jump_address[4] <= BEQ_jump_address[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
BEQ_jump_address[5] <= BEQ_jump_address[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
BEQ_jump_address[6] <= BEQ_jump_address[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
BEQ_jump_address[7] <= BEQ_jump_address[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
BEQ_jump_address[8] <= BEQ_jump_address[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
BEQ_jump_address[9] <= BEQ_jump_address[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
BEQ_jump_address[10] <= BEQ_jump_address[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
BEQ_jump_address[11] <= BEQ_jump_address[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
BEQ_jump_address[12] <= BEQ_jump_address[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
BEQ_jump_address[13] <= BEQ_jump_address[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
BEQ_jump_address[14] <= BEQ_jump_address[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
BEQ_jump_address[15] <= BEQ_jump_address[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
Normal_jump_address[0] <= Normal_jump_address.DB_MAX_OUTPUT_PORT_TYPE
Normal_jump_address[1] <= Normal_jump_address.DB_MAX_OUTPUT_PORT_TYPE
Normal_jump_address[2] <= Normal_jump_address.DB_MAX_OUTPUT_PORT_TYPE
Normal_jump_address[3] <= Normal_jump_address.DB_MAX_OUTPUT_PORT_TYPE
Normal_jump_address[4] <= Normal_jump_address.DB_MAX_OUTPUT_PORT_TYPE
Normal_jump_address[5] <= Normal_jump_address.DB_MAX_OUTPUT_PORT_TYPE
Normal_jump_address[6] <= Normal_jump_address.DB_MAX_OUTPUT_PORT_TYPE
Normal_jump_address[7] <= Normal_jump_address.DB_MAX_OUTPUT_PORT_TYPE
Normal_jump_address[8] <= Normal_jump_address.DB_MAX_OUTPUT_PORT_TYPE
Normal_jump_address[9] <= Normal_jump_address.DB_MAX_OUTPUT_PORT_TYPE
Normal_jump_address[10] <= Normal_jump_address.DB_MAX_OUTPUT_PORT_TYPE
Normal_jump_address[11] <= Normal_jump_address.DB_MAX_OUTPUT_PORT_TYPE
Normal_jump_address[12] <= Normal_jump_address.DB_MAX_OUTPUT_PORT_TYPE
Normal_jump_address[13] <= Normal_jump_address.DB_MAX_OUTPUT_PORT_TYPE
Normal_jump_address[14] <= Normal_jump_address.DB_MAX_OUTPUT_PORT_TYPE
Normal_jump_address[15] <= Normal_jump_address.DB_MAX_OUTPUT_PORT_TYPE
LsReg_a[0] <= eightToThreeEnc:Enc.output_line[0]
LsReg_a[1] <= eightToThreeEnc:Enc.output_line[1]
LsReg_a[2] <= eightToThreeEnc:Enc.output_line[2]
IR_ID_enable <= IR_ID_enable.DB_MAX_OUTPUT_PORT_TYPE
flag_bit <= flag_bit.DB_MAX_OUTPUT_PORT_TYPE
start_bit <= start_bit.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|eightToThreeEnc:Enc
input_line[0] => ~NO_FANOUT~
input_line[1] => output_line.IN1
input_line[2] => output_line.IN0
input_line[2] => output_line.IN0
input_line[3] => output_line.IN0
input_line[3] => output_line.IN1
input_line[4] => output_line.IN0
input_line[4] => output_line.IN1
input_line[4] => output_line.IN1
input_line[4] => output_line.IN1
input_line[5] => output_line.IN1
input_line[5] => output_line.IN1
input_line[5] => output_line.IN1
input_line[6] => output_line.IN0
input_line[6] => output_line.IN1
input_line[6] => output_line.IN1
input_line[7] => output_line.IN1
input_line[7] => output_line.IN1
input_line[7] => output_line.IN1
output_line[0] <= output_line.DB_MAX_OUTPUT_PORT_TYPE
output_line[1] <= output_line.DB_MAX_OUTPUT_PORT_TYPE
output_line[2] <= output_line.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec
input_line1[0] => Equal0.IN2
input_line1[0] => Equal1.IN0
input_line1[0] => Equal2.IN2
input_line1[0] => Equal3.IN1
input_line1[0] => Equal4.IN2
input_line1[0] => Equal5.IN1
input_line1[0] => Equal6.IN2
input_line1[0] => Equal7.IN2
input_line1[1] => Equal0.IN1
input_line1[1] => Equal1.IN2
input_line1[1] => Equal2.IN0
input_line1[1] => Equal3.IN0
input_line1[1] => Equal4.IN1
input_line1[1] => Equal5.IN2
input_line1[1] => Equal6.IN1
input_line1[1] => Equal7.IN1
input_line1[2] => Equal0.IN0
input_line1[2] => Equal1.IN1
input_line1[2] => Equal2.IN1
input_line1[2] => Equal3.IN2
input_line1[2] => Equal4.IN0
input_line1[2] => Equal5.IN0
input_line1[2] => Equal6.IN0
input_line1[2] => Equal7.IN0
output_line1[0] <= output_line1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_line1[1] <= output_line1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_line1[2] <= output_line1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_line1[3] <= output_line1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_line1[4] <= output_line1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_line1[5] <= output_line1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_line1[6] <= output_line1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
output_line1[7] <= output_line1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder
input_vector1[0] => Full_Adder:add_instance_0.A
input_vector1[1] => Full_Adder:add_instance_1.A
input_vector1[2] => Full_Adder:add_instance_2.A
input_vector1[3] => Full_Adder:add_instance_3.A
input_vector1[4] => Full_Adder:add_instance_4.A
input_vector1[5] => Full_Adder:add_instance_5.A
input_vector1[6] => Full_Adder:add_instance_6.A
input_vector1[7] => Full_Adder:add_instance_7.A
input_vector1[8] => Full_Adder:add_instance_8.A
input_vector1[9] => Full_Adder:add_instance_9.A
input_vector1[10] => Full_Adder:add_instance_10.A
input_vector1[11] => Full_Adder:add_instance_11.A
input_vector1[12] => Full_Adder:add_instance_12.A
input_vector1[13] => Full_Adder:add_instance_13.A
input_vector1[14] => Full_Adder:add_instance_14.A
input_vector1[15] => Full_Adder:add_instance_15.A
input_vector2[0] => Full_Adder:add_instance_0.B
input_vector2[1] => Full_Adder:add_instance_1.B
input_vector2[2] => Full_Adder:add_instance_2.B
input_vector2[3] => Full_Adder:add_instance_3.B
input_vector2[4] => Full_Adder:add_instance_4.B
input_vector2[5] => Full_Adder:add_instance_5.B
input_vector2[6] => Full_Adder:add_instance_6.B
input_vector2[7] => Full_Adder:add_instance_7.B
input_vector2[8] => Full_Adder:add_instance_8.B
input_vector2[9] => Full_Adder:add_instance_9.B
input_vector2[10] => Full_Adder:add_instance_10.B
input_vector2[11] => Full_Adder:add_instance_11.B
input_vector2[12] => Full_Adder:add_instance_12.B
input_vector2[13] => Full_Adder:add_instance_13.B
input_vector2[14] => Full_Adder:add_instance_14.B
input_vector2[15] => Full_Adder:add_instance_15.B
CarIn => Full_Adder:add_instance_0.Cin
output_vector[0] <= Full_Adder:add_instance_0.S
output_vector[1] <= Full_Adder:add_instance_1.S
output_vector[2] <= Full_Adder:add_instance_2.S
output_vector[3] <= Full_Adder:add_instance_3.S
output_vector[4] <= Full_Adder:add_instance_4.S
output_vector[5] <= Full_Adder:add_instance_5.S
output_vector[6] <= Full_Adder:add_instance_6.S
output_vector[7] <= Full_Adder:add_instance_7.S
output_vector[8] <= Full_Adder:add_instance_8.S
output_vector[9] <= Full_Adder:add_instance_9.S
output_vector[10] <= Full_Adder:add_instance_10.S
output_vector[11] <= Full_Adder:add_instance_11.S
output_vector[12] <= Full_Adder:add_instance_12.S
output_vector[13] <= Full_Adder:add_instance_13.S
output_vector[14] <= Full_Adder:add_instance_14.S
output_vector[15] <= Full_Adder:add_instance_15.S


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_0
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_0|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_1
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_1|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_2
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_2|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_3
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_3|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_4
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_4|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_5
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_5|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_6
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_6|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_7
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_7|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_8
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_8|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_9
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_9|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_10
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_10|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_11
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_11|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_12
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_12|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_13
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_13|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_14
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_14|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_15
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|InstructionDecode:ID_instance_1|Bit_adder_1:Adder|Full_Adder:add_instance_15|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|RegisterRead:RR_instance_1
pc[0] => output_pc[0].DATAIN
pc[1] => output_pc[1].DATAIN
pc[2] => output_pc[2].DATAIN
pc[3] => output_pc[3].DATAIN
pc[4] => output_pc[4].DATAIN
pc[5] => output_pc[5].DATAIN
pc[6] => output_pc[6].DATAIN
pc[7] => output_pc[7].DATAIN
pc[8] => output_pc[8].DATAIN
pc[9] => output_pc[9].DATAIN
pc[10] => output_pc[10].DATAIN
pc[11] => output_pc[11].DATAIN
pc[12] => output_pc[12].DATAIN
pc[13] => output_pc[13].DATAIN
pc[14] => output_pc[14].DATAIN
pc[15] => output_pc[15].DATAIN
ir[0] => output_ir[0].DATAIN
ir[1] => output_ir[1].DATAIN
ir[2] => output_ir[2].DATAIN
ir[3] => output_ir[3].DATAIN
ir[4] => output_ir[4].DATAIN
ir[5] => output_ir[5].DATAIN
ir[6] => reg_select_b_temp[0].DATAA
ir[6] => output_ir[6].DATAIN
ir[7] => reg_select_b_temp[1].DATAA
ir[7] => output_ir[7].DATAIN
ir[8] => reg_select_b_temp[2].DATAA
ir[8] => output_ir[8].DATAIN
ir[9] => reg_select_a_temp[0].DATAB
ir[9] => reg_select_b_temp[0].DATAB
ir[9] => output_ir[9].DATAIN
ir[10] => reg_select_a_temp[1].DATAB
ir[10] => reg_select_b_temp[1].DATAB
ir[10] => output_ir[10].DATAIN
ir[11] => reg_select_a_temp[2].DATAB
ir[11] => reg_select_b_temp[2].DATAB
ir[11] => output_ir[11].DATAIN
ir[12] => output_ir[12].DATAIN
ir[13] => output_ir[13].DATAIN
ir[14] => output_ir[14].DATAIN
ir[15] => output_ir[15].DATAIN
pc_inc[0] => output_pc_inc[0].DATAIN
pc_inc[1] => output_pc_inc[1].DATAIN
pc_inc[2] => output_pc_inc[2].DATAIN
pc_inc[3] => output_pc_inc[3].DATAIN
pc_inc[4] => output_pc_inc[4].DATAIN
pc_inc[5] => output_pc_inc[5].DATAIN
pc_inc[6] => output_pc_inc[6].DATAIN
pc_inc[7] => output_pc_inc[7].DATAIN
pc_inc[8] => output_pc_inc[8].DATAIN
pc_inc[9] => output_pc_inc[9].DATAIN
pc_inc[10] => output_pc_inc[10].DATAIN
pc_inc[11] => output_pc_inc[11].DATAIN
pc_inc[12] => output_pc_inc[12].DATAIN
pc_inc[13] => output_pc_inc[13].DATAIN
pc_inc[14] => output_pc_inc[14].DATAIN
pc_inc[15] => output_pc_inc[15].DATAIN
jump_addr_in[0] => jump_addr_out.DATAA
jump_addr_in[1] => jump_addr_out.DATAA
jump_addr_in[2] => jump_addr_out.DATAA
jump_addr_in[3] => jump_addr_out.DATAA
jump_addr_in[4] => jump_addr_out.DATAA
jump_addr_in[5] => jump_addr_out.DATAA
jump_addr_in[6] => jump_addr_out.DATAA
jump_addr_in[7] => jump_addr_out.DATAA
jump_addr_in[8] => jump_addr_out.DATAA
jump_addr_in[9] => jump_addr_out.DATAA
jump_addr_in[10] => jump_addr_out.DATAA
jump_addr_in[11] => jump_addr_out.DATAA
jump_addr_in[12] => jump_addr_out.DATAA
jump_addr_in[13] => jump_addr_out.DATAA
jump_addr_in[14] => jump_addr_out.DATAA
jump_addr_in[15] => jump_addr_out.DATAA
wr_reg_data[0] => wr_pc_1[0].DATAB
wr_reg_data[0] => ra.DATAB
wr_reg_data[0] => rb.DATAB
wr_reg_data[0] => RF:RF1.Write_Data_1[0]
wr_reg_data[1] => wr_pc_1[1].DATAB
wr_reg_data[1] => ra.DATAB
wr_reg_data[1] => rb.DATAB
wr_reg_data[1] => RF:RF1.Write_Data_1[1]
wr_reg_data[2] => wr_pc_1[2].DATAB
wr_reg_data[2] => ra.DATAB
wr_reg_data[2] => rb.DATAB
wr_reg_data[2] => RF:RF1.Write_Data_1[2]
wr_reg_data[3] => wr_pc_1[3].DATAB
wr_reg_data[3] => ra.DATAB
wr_reg_data[3] => rb.DATAB
wr_reg_data[3] => RF:RF1.Write_Data_1[3]
wr_reg_data[4] => wr_pc_1[4].DATAB
wr_reg_data[4] => ra.DATAB
wr_reg_data[4] => rb.DATAB
wr_reg_data[4] => RF:RF1.Write_Data_1[4]
wr_reg_data[5] => wr_pc_1[5].DATAB
wr_reg_data[5] => ra.DATAB
wr_reg_data[5] => rb.DATAB
wr_reg_data[5] => RF:RF1.Write_Data_1[5]
wr_reg_data[6] => wr_pc_1[6].DATAB
wr_reg_data[6] => ra.DATAB
wr_reg_data[6] => rb.DATAB
wr_reg_data[6] => RF:RF1.Write_Data_1[6]
wr_reg_data[7] => wr_pc_1[7].DATAB
wr_reg_data[7] => ra.DATAB
wr_reg_data[7] => rb.DATAB
wr_reg_data[7] => RF:RF1.Write_Data_1[7]
wr_reg_data[8] => wr_pc_1[8].DATAB
wr_reg_data[8] => ra.DATAB
wr_reg_data[8] => rb.DATAB
wr_reg_data[8] => RF:RF1.Write_Data_1[8]
wr_reg_data[9] => wr_pc_1[9].DATAB
wr_reg_data[9] => ra.DATAB
wr_reg_data[9] => rb.DATAB
wr_reg_data[9] => RF:RF1.Write_Data_1[9]
wr_reg_data[10] => wr_pc_1[10].DATAB
wr_reg_data[10] => ra.DATAB
wr_reg_data[10] => rb.DATAB
wr_reg_data[10] => RF:RF1.Write_Data_1[10]
wr_reg_data[11] => wr_pc_1[11].DATAB
wr_reg_data[11] => ra.DATAB
wr_reg_data[11] => rb.DATAB
wr_reg_data[11] => RF:RF1.Write_Data_1[11]
wr_reg_data[12] => wr_pc_1[12].DATAB
wr_reg_data[12] => ra.DATAB
wr_reg_data[12] => rb.DATAB
wr_reg_data[12] => RF:RF1.Write_Data_1[12]
wr_reg_data[13] => wr_pc_1[13].DATAB
wr_reg_data[13] => ra.DATAB
wr_reg_data[13] => rb.DATAB
wr_reg_data[13] => RF:RF1.Write_Data_1[13]
wr_reg_data[14] => wr_pc_1[14].DATAB
wr_reg_data[14] => ra.DATAB
wr_reg_data[14] => rb.DATAB
wr_reg_data[14] => RF:RF1.Write_Data_1[14]
wr_reg_data[15] => wr_pc_1[15].DATAB
wr_reg_data[15] => ra.DATAB
wr_reg_data[15] => rb.DATAB
wr_reg_data[15] => RF:RF1.Write_Data_1[15]
wr_pc[0] => wr_pc_1[0].DATAA
wr_pc[0] => ra.DATAB
wr_pc[0] => rb.DATAB
wr_pc[1] => wr_pc_1[1].DATAA
wr_pc[1] => ra.DATAB
wr_pc[1] => rb.DATAB
wr_pc[2] => wr_pc_1[2].DATAA
wr_pc[2] => ra.DATAB
wr_pc[2] => rb.DATAB
wr_pc[3] => wr_pc_1[3].DATAA
wr_pc[3] => ra.DATAB
wr_pc[3] => rb.DATAB
wr_pc[4] => wr_pc_1[4].DATAA
wr_pc[4] => ra.DATAB
wr_pc[4] => rb.DATAB
wr_pc[5] => wr_pc_1[5].DATAA
wr_pc[5] => ra.DATAB
wr_pc[5] => rb.DATAB
wr_pc[6] => wr_pc_1[6].DATAA
wr_pc[6] => ra.DATAB
wr_pc[6] => rb.DATAB
wr_pc[7] => wr_pc_1[7].DATAA
wr_pc[7] => ra.DATAB
wr_pc[7] => rb.DATAB
wr_pc[8] => wr_pc_1[8].DATAA
wr_pc[8] => ra.DATAB
wr_pc[8] => rb.DATAB
wr_pc[9] => wr_pc_1[9].DATAA
wr_pc[9] => ra.DATAB
wr_pc[9] => rb.DATAB
wr_pc[10] => wr_pc_1[10].DATAA
wr_pc[10] => ra.DATAB
wr_pc[10] => rb.DATAB
wr_pc[11] => wr_pc_1[11].DATAA
wr_pc[11] => ra.DATAB
wr_pc[11] => rb.DATAB
wr_pc[12] => wr_pc_1[12].DATAA
wr_pc[12] => ra.DATAB
wr_pc[12] => rb.DATAB
wr_pc[13] => wr_pc_1[13].DATAA
wr_pc[13] => ra.DATAB
wr_pc[13] => rb.DATAB
wr_pc[14] => wr_pc_1[14].DATAA
wr_pc[14] => ra.DATAB
wr_pc[14] => rb.DATAB
wr_pc[15] => wr_pc_1[15].DATAA
wr_pc[15] => ra.DATAB
wr_pc[15] => rb.DATAB
lsreg_a[0] => reg_select_a_temp[0].DATAA
lsreg_a[0] => lsreg_a_out[0].DATAIN
lsreg_a[1] => reg_select_a_temp[1].DATAA
lsreg_a[1] => lsreg_a_out[1].DATAIN
lsreg_a[2] => reg_select_a_temp[2].DATAA
lsreg_a[2] => lsreg_a_out[2].DATAIN
wr_reg_add[0] => Equal3.IN2
wr_reg_add[0] => Equal5.IN2
wr_reg_add[0] => RF:RF1.In_select_1[0]
wr_reg_add[0] => Equal0.IN2
wr_reg_add[0] => Equal1.IN2
wr_reg_add[1] => Equal3.IN1
wr_reg_add[1] => Equal5.IN1
wr_reg_add[1] => RF:RF1.In_select_1[1]
wr_reg_add[1] => Equal0.IN1
wr_reg_add[1] => Equal1.IN1
wr_reg_add[2] => Equal3.IN0
wr_reg_add[2] => Equal5.IN0
wr_reg_add[2] => RF:RF1.In_select_1[2]
wr_reg_add[2] => Equal0.IN0
wr_reg_add[2] => Equal1.IN0
control_word_input[0] => control_word_output[0].DATAIN
control_word_input[1] => control_word_output[1].DATAIN
control_word_input[2] => control_word_output[2].DATAIN
control_word_input[3] => control_word_output[3].DATAIN
control_word_input[4] => control_word_output[4].DATAIN
control_word_input[5] => control_word_output[5].DATAIN
control_word_input[6] => control_word_output[6].DATAIN
control_word_input[7] => control_word_output[7].DATAIN
control_word_input[8] => reg_select_b_temp[2].OUTPUTSELECT
control_word_input[8] => reg_select_b_temp[1].OUTPUTSELECT
control_word_input[8] => reg_select_b_temp[0].OUTPUTSELECT
control_word_input[8] => control_word_output[8].DATAIN
control_word_input[8] => reg_select_a_temp[2].OUTPUTSELECT
control_word_input[8] => reg_select_a_temp[1].OUTPUTSELECT
control_word_input[8] => reg_select_a_temp[0].OUTPUTSELECT
control_word_input[8] => reg_select_a[2].OUTPUTSELECT
control_word_input[8] => reg_select_a[1].OUTPUTSELECT
control_word_input[8] => reg_select_a[0].OUTPUTSELECT
control_word_input[8] => reg_select_b[2].OUTPUTSELECT
control_word_input[8] => reg_select_b[1].OUTPUTSELECT
control_word_input[8] => reg_select_b[0].OUTPUTSELECT
control_word_input[9] => control_word_output[9].DATAIN
control_word_input[10] => control_word_output[10].DATAIN
control_word_input[11] => control_word_output[11].DATAIN
control_word_input[12] => control_word_output[12].DATAIN
control_word_input[13] => jump_addr_out.OUTPUTSELECT
control_word_input[13] => jump_addr_out.OUTPUTSELECT
control_word_input[13] => jump_addr_out.OUTPUTSELECT
control_word_input[13] => jump_addr_out.OUTPUTSELECT
control_word_input[13] => jump_addr_out.OUTPUTSELECT
control_word_input[13] => jump_addr_out.OUTPUTSELECT
control_word_input[13] => jump_addr_out.OUTPUTSELECT
control_word_input[13] => jump_addr_out.OUTPUTSELECT
control_word_input[13] => jump_addr_out.OUTPUTSELECT
control_word_input[13] => jump_addr_out.OUTPUTSELECT
control_word_input[13] => jump_addr_out.OUTPUTSELECT
control_word_input[13] => jump_addr_out.OUTPUTSELECT
control_word_input[13] => jump_addr_out.OUTPUTSELECT
control_word_input[13] => jump_addr_out.OUTPUTSELECT
control_word_input[13] => jump_addr_out.OUTPUTSELECT
control_word_input[13] => jump_addr_out.OUTPUTSELECT
control_word_input[13] => control_word_output[13].DATAIN
control_word_input[14] => control_word_output[14].DATAIN
control_word_input[15] => control_word_output[15].DATAIN
prop => ~NO_FANOUT~
enable => ~NO_FANOUT~
prop_wb => temp_var[0].IN0
enable_wb => temp_var[0].IN1
write_wb => temp_var_1[1].IN1
clk => RF:RF1.clk
r => RF:RF1.rst
control_word_output[0] <= control_word_input[0].DB_MAX_OUTPUT_PORT_TYPE
control_word_output[1] <= control_word_input[1].DB_MAX_OUTPUT_PORT_TYPE
control_word_output[2] <= control_word_input[2].DB_MAX_OUTPUT_PORT_TYPE
control_word_output[3] <= control_word_input[3].DB_MAX_OUTPUT_PORT_TYPE
control_word_output[4] <= control_word_input[4].DB_MAX_OUTPUT_PORT_TYPE
control_word_output[5] <= control_word_input[5].DB_MAX_OUTPUT_PORT_TYPE
control_word_output[6] <= control_word_input[6].DB_MAX_OUTPUT_PORT_TYPE
control_word_output[7] <= control_word_input[7].DB_MAX_OUTPUT_PORT_TYPE
control_word_output[8] <= control_word_input[8].DB_MAX_OUTPUT_PORT_TYPE
control_word_output[9] <= control_word_input[9].DB_MAX_OUTPUT_PORT_TYPE
control_word_output[10] <= control_word_input[10].DB_MAX_OUTPUT_PORT_TYPE
control_word_output[11] <= control_word_input[11].DB_MAX_OUTPUT_PORT_TYPE
control_word_output[12] <= control_word_input[12].DB_MAX_OUTPUT_PORT_TYPE
control_word_output[13] <= control_word_input[13].DB_MAX_OUTPUT_PORT_TYPE
control_word_output[14] <= control_word_input[14].DB_MAX_OUTPUT_PORT_TYPE
control_word_output[15] <= control_word_input[15].DB_MAX_OUTPUT_PORT_TYPE
lsreg_a_out[0] <= lsreg_a[0].DB_MAX_OUTPUT_PORT_TYPE
lsreg_a_out[1] <= lsreg_a[1].DB_MAX_OUTPUT_PORT_TYPE
lsreg_a_out[2] <= lsreg_a[2].DB_MAX_OUTPUT_PORT_TYPE
output_pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
output_pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
output_pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
output_pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
output_pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
output_pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
output_pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
output_pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
output_pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
output_pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
output_pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
output_pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
output_pc[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
output_pc[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
output_pc[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
output_pc[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
output_pc_inc[0] <= pc_inc[0].DB_MAX_OUTPUT_PORT_TYPE
output_pc_inc[1] <= pc_inc[1].DB_MAX_OUTPUT_PORT_TYPE
output_pc_inc[2] <= pc_inc[2].DB_MAX_OUTPUT_PORT_TYPE
output_pc_inc[3] <= pc_inc[3].DB_MAX_OUTPUT_PORT_TYPE
output_pc_inc[4] <= pc_inc[4].DB_MAX_OUTPUT_PORT_TYPE
output_pc_inc[5] <= pc_inc[5].DB_MAX_OUTPUT_PORT_TYPE
output_pc_inc[6] <= pc_inc[6].DB_MAX_OUTPUT_PORT_TYPE
output_pc_inc[7] <= pc_inc[7].DB_MAX_OUTPUT_PORT_TYPE
output_pc_inc[8] <= pc_inc[8].DB_MAX_OUTPUT_PORT_TYPE
output_pc_inc[9] <= pc_inc[9].DB_MAX_OUTPUT_PORT_TYPE
output_pc_inc[10] <= pc_inc[10].DB_MAX_OUTPUT_PORT_TYPE
output_pc_inc[11] <= pc_inc[11].DB_MAX_OUTPUT_PORT_TYPE
output_pc_inc[12] <= pc_inc[12].DB_MAX_OUTPUT_PORT_TYPE
output_pc_inc[13] <= pc_inc[13].DB_MAX_OUTPUT_PORT_TYPE
output_pc_inc[14] <= pc_inc[14].DB_MAX_OUTPUT_PORT_TYPE
output_pc_inc[15] <= pc_inc[15].DB_MAX_OUTPUT_PORT_TYPE
output_ir[0] <= ir[0].DB_MAX_OUTPUT_PORT_TYPE
output_ir[1] <= ir[1].DB_MAX_OUTPUT_PORT_TYPE
output_ir[2] <= ir[2].DB_MAX_OUTPUT_PORT_TYPE
output_ir[3] <= ir[3].DB_MAX_OUTPUT_PORT_TYPE
output_ir[4] <= ir[4].DB_MAX_OUTPUT_PORT_TYPE
output_ir[5] <= ir[5].DB_MAX_OUTPUT_PORT_TYPE
output_ir[6] <= ir[6].DB_MAX_OUTPUT_PORT_TYPE
output_ir[7] <= ir[7].DB_MAX_OUTPUT_PORT_TYPE
output_ir[8] <= ir[8].DB_MAX_OUTPUT_PORT_TYPE
output_ir[9] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
output_ir[10] <= ir[10].DB_MAX_OUTPUT_PORT_TYPE
output_ir[11] <= ir[11].DB_MAX_OUTPUT_PORT_TYPE
output_ir[12] <= ir[12].DB_MAX_OUTPUT_PORT_TYPE
output_ir[13] <= ir[13].DB_MAX_OUTPUT_PORT_TYPE
output_ir[14] <= ir[14].DB_MAX_OUTPUT_PORT_TYPE
output_ir[15] <= ir[15].DB_MAX_OUTPUT_PORT_TYPE
ra[0] <= ra.DB_MAX_OUTPUT_PORT_TYPE
ra[1] <= ra.DB_MAX_OUTPUT_PORT_TYPE
ra[2] <= ra.DB_MAX_OUTPUT_PORT_TYPE
ra[3] <= ra.DB_MAX_OUTPUT_PORT_TYPE
ra[4] <= ra.DB_MAX_OUTPUT_PORT_TYPE
ra[5] <= ra.DB_MAX_OUTPUT_PORT_TYPE
ra[6] <= ra.DB_MAX_OUTPUT_PORT_TYPE
ra[7] <= ra.DB_MAX_OUTPUT_PORT_TYPE
ra[8] <= ra.DB_MAX_OUTPUT_PORT_TYPE
ra[9] <= ra.DB_MAX_OUTPUT_PORT_TYPE
ra[10] <= ra.DB_MAX_OUTPUT_PORT_TYPE
ra[11] <= ra.DB_MAX_OUTPUT_PORT_TYPE
ra[12] <= ra.DB_MAX_OUTPUT_PORT_TYPE
ra[13] <= ra.DB_MAX_OUTPUT_PORT_TYPE
ra[14] <= ra.DB_MAX_OUTPUT_PORT_TYPE
ra[15] <= ra.DB_MAX_OUTPUT_PORT_TYPE
rb[0] <= rb.DB_MAX_OUTPUT_PORT_TYPE
rb[1] <= rb.DB_MAX_OUTPUT_PORT_TYPE
rb[2] <= rb.DB_MAX_OUTPUT_PORT_TYPE
rb[3] <= rb.DB_MAX_OUTPUT_PORT_TYPE
rb[4] <= rb.DB_MAX_OUTPUT_PORT_TYPE
rb[5] <= rb.DB_MAX_OUTPUT_PORT_TYPE
rb[6] <= rb.DB_MAX_OUTPUT_PORT_TYPE
rb[7] <= rb.DB_MAX_OUTPUT_PORT_TYPE
rb[8] <= rb.DB_MAX_OUTPUT_PORT_TYPE
rb[9] <= rb.DB_MAX_OUTPUT_PORT_TYPE
rb[10] <= rb.DB_MAX_OUTPUT_PORT_TYPE
rb[11] <= rb.DB_MAX_OUTPUT_PORT_TYPE
rb[12] <= rb.DB_MAX_OUTPUT_PORT_TYPE
rb[13] <= rb.DB_MAX_OUTPUT_PORT_TYPE
rb[14] <= rb.DB_MAX_OUTPUT_PORT_TYPE
rb[15] <= rb.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[0] <= jump_addr_out.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[1] <= jump_addr_out.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[2] <= jump_addr_out.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[3] <= jump_addr_out.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[4] <= jump_addr_out.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[5] <= jump_addr_out.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[6] <= jump_addr_out.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[7] <= jump_addr_out.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[8] <= jump_addr_out.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[9] <= jump_addr_out.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[10] <= jump_addr_out.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[11] <= jump_addr_out.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[12] <= jump_addr_out.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[13] <= jump_addr_out.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[14] <= jump_addr_out.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[15] <= jump_addr_out.DB_MAX_OUTPUT_PORT_TYPE
O0[0] <= RF:RF1.O0[0]
O0[1] <= RF:RF1.O0[1]
O0[2] <= RF:RF1.O0[2]
O0[3] <= RF:RF1.O0[3]
O0[4] <= RF:RF1.O0[4]
O0[5] <= RF:RF1.O0[5]
O0[6] <= RF:RF1.O0[6]
O0[7] <= RF:RF1.O0[7]
O0[8] <= RF:RF1.O0[8]
O0[9] <= RF:RF1.O0[9]
O0[10] <= RF:RF1.O0[10]
O0[11] <= RF:RF1.O0[11]
O0[12] <= RF:RF1.O0[12]
O0[13] <= RF:RF1.O0[13]
O0[14] <= RF:RF1.O0[14]
O0[15] <= RF:RF1.O0[15]
O1[0] <= RF:RF1.O1[0]
O1[1] <= RF:RF1.O1[1]
O1[2] <= RF:RF1.O1[2]
O1[3] <= RF:RF1.O1[3]
O1[4] <= RF:RF1.O1[4]
O1[5] <= RF:RF1.O1[5]
O1[6] <= RF:RF1.O1[6]
O1[7] <= RF:RF1.O1[7]
O1[8] <= RF:RF1.O1[8]
O1[9] <= RF:RF1.O1[9]
O1[10] <= RF:RF1.O1[10]
O1[11] <= RF:RF1.O1[11]
O1[12] <= RF:RF1.O1[12]
O1[13] <= RF:RF1.O1[13]
O1[14] <= RF:RF1.O1[14]
O1[15] <= RF:RF1.O1[15]
O2[0] <= RF:RF1.O2[0]
O2[1] <= RF:RF1.O2[1]
O2[2] <= RF:RF1.O2[2]
O2[3] <= RF:RF1.O2[3]
O2[4] <= RF:RF1.O2[4]
O2[5] <= RF:RF1.O2[5]
O2[6] <= RF:RF1.O2[6]
O2[7] <= RF:RF1.O2[7]
O2[8] <= RF:RF1.O2[8]
O2[9] <= RF:RF1.O2[9]
O2[10] <= RF:RF1.O2[10]
O2[11] <= RF:RF1.O2[11]
O2[12] <= RF:RF1.O2[12]
O2[13] <= RF:RF1.O2[13]
O2[14] <= RF:RF1.O2[14]
O2[15] <= RF:RF1.O2[15]
O3[0] <= RF:RF1.O3[0]
O3[1] <= RF:RF1.O3[1]
O3[2] <= RF:RF1.O3[2]
O3[3] <= RF:RF1.O3[3]
O3[4] <= RF:RF1.O3[4]
O3[5] <= RF:RF1.O3[5]
O3[6] <= RF:RF1.O3[6]
O3[7] <= RF:RF1.O3[7]
O3[8] <= RF:RF1.O3[8]
O3[9] <= RF:RF1.O3[9]
O3[10] <= RF:RF1.O3[10]
O3[11] <= RF:RF1.O3[11]
O3[12] <= RF:RF1.O3[12]
O3[13] <= RF:RF1.O3[13]
O3[14] <= RF:RF1.O3[14]
O3[15] <= RF:RF1.O3[15]
O4[0] <= RF:RF1.O4[0]
O4[1] <= RF:RF1.O4[1]
O4[2] <= RF:RF1.O4[2]
O4[3] <= RF:RF1.O4[3]
O4[4] <= RF:RF1.O4[4]
O4[5] <= RF:RF1.O4[5]
O4[6] <= RF:RF1.O4[6]
O4[7] <= RF:RF1.O4[7]
O4[8] <= RF:RF1.O4[8]
O4[9] <= RF:RF1.O4[9]
O4[10] <= RF:RF1.O4[10]
O4[11] <= RF:RF1.O4[11]
O4[12] <= RF:RF1.O4[12]
O4[13] <= RF:RF1.O4[13]
O4[14] <= RF:RF1.O4[14]
O4[15] <= RF:RF1.O4[15]
O5[0] <= RF:RF1.O5[0]
O5[1] <= RF:RF1.O5[1]
O5[2] <= RF:RF1.O5[2]
O5[3] <= RF:RF1.O5[3]
O5[4] <= RF:RF1.O5[4]
O5[5] <= RF:RF1.O5[5]
O5[6] <= RF:RF1.O5[6]
O5[7] <= RF:RF1.O5[7]
O5[8] <= RF:RF1.O5[8]
O5[9] <= RF:RF1.O5[9]
O5[10] <= RF:RF1.O5[10]
O5[11] <= RF:RF1.O5[11]
O5[12] <= RF:RF1.O5[12]
O5[13] <= RF:RF1.O5[13]
O5[14] <= RF:RF1.O5[14]
O5[15] <= RF:RF1.O5[15]
O6[0] <= RF:RF1.O6[0]
O6[1] <= RF:RF1.O6[1]
O6[2] <= RF:RF1.O6[2]
O6[3] <= RF:RF1.O6[3]
O6[4] <= RF:RF1.O6[4]
O6[5] <= RF:RF1.O6[5]
O6[6] <= RF:RF1.O6[6]
O6[7] <= RF:RF1.O6[7]
O6[8] <= RF:RF1.O6[8]
O6[9] <= RF:RF1.O6[9]
O6[10] <= RF:RF1.O6[10]
O6[11] <= RF:RF1.O6[11]
O6[12] <= RF:RF1.O6[12]
O6[13] <= RF:RF1.O6[13]
O6[14] <= RF:RF1.O6[14]
O6[15] <= RF:RF1.O6[15]
O7[0] <= RF:RF1.O7[0]
O7[1] <= RF:RF1.O7[1]
O7[2] <= RF:RF1.O7[2]
O7[3] <= RF:RF1.O7[3]
O7[4] <= RF:RF1.O7[4]
O7[5] <= RF:RF1.O7[5]
O7[6] <= RF:RF1.O7[6]
O7[7] <= RF:RF1.O7[7]
O7[8] <= RF:RF1.O7[8]
O7[9] <= RF:RF1.O7[9]
O7[10] <= RF:RF1.O7[10]
O7[11] <= RF:RF1.O7[11]
O7[12] <= RF:RF1.O7[12]
O7[13] <= RF:RF1.O7[13]
O7[14] <= RF:RF1.O7[14]
O7[15] <= RF:RF1.O7[15]
start_bit_a => start_bit_out.DATAIN
start_bit_out <= start_bit_a.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|RegisterRead:RR_instance_1|RF:RF1
clk => RegisterNo[7][0].CLK
clk => RegisterNo[7][1].CLK
clk => RegisterNo[7][2].CLK
clk => RegisterNo[7][3].CLK
clk => RegisterNo[7][4].CLK
clk => RegisterNo[7][5].CLK
clk => RegisterNo[7][6].CLK
clk => RegisterNo[7][7].CLK
clk => RegisterNo[7][8].CLK
clk => RegisterNo[7][9].CLK
clk => RegisterNo[7][10].CLK
clk => RegisterNo[7][11].CLK
clk => RegisterNo[7][12].CLK
clk => RegisterNo[7][13].CLK
clk => RegisterNo[7][14].CLK
clk => RegisterNo[7][15].CLK
clk => RegisterNo[6][0].CLK
clk => RegisterNo[6][1].CLK
clk => RegisterNo[6][2].CLK
clk => RegisterNo[6][3].CLK
clk => RegisterNo[6][4].CLK
clk => RegisterNo[6][5].CLK
clk => RegisterNo[6][6].CLK
clk => RegisterNo[6][7].CLK
clk => RegisterNo[6][8].CLK
clk => RegisterNo[6][9].CLK
clk => RegisterNo[6][10].CLK
clk => RegisterNo[6][11].CLK
clk => RegisterNo[6][12].CLK
clk => RegisterNo[6][13].CLK
clk => RegisterNo[6][14].CLK
clk => RegisterNo[6][15].CLK
clk => RegisterNo[5][0].CLK
clk => RegisterNo[5][1].CLK
clk => RegisterNo[5][2].CLK
clk => RegisterNo[5][3].CLK
clk => RegisterNo[5][4].CLK
clk => RegisterNo[5][5].CLK
clk => RegisterNo[5][6].CLK
clk => RegisterNo[5][7].CLK
clk => RegisterNo[5][8].CLK
clk => RegisterNo[5][9].CLK
clk => RegisterNo[5][10].CLK
clk => RegisterNo[5][11].CLK
clk => RegisterNo[5][12].CLK
clk => RegisterNo[5][13].CLK
clk => RegisterNo[5][14].CLK
clk => RegisterNo[5][15].CLK
clk => RegisterNo[4][0].CLK
clk => RegisterNo[4][1].CLK
clk => RegisterNo[4][2].CLK
clk => RegisterNo[4][3].CLK
clk => RegisterNo[4][4].CLK
clk => RegisterNo[4][5].CLK
clk => RegisterNo[4][6].CLK
clk => RegisterNo[4][7].CLK
clk => RegisterNo[4][8].CLK
clk => RegisterNo[4][9].CLK
clk => RegisterNo[4][10].CLK
clk => RegisterNo[4][11].CLK
clk => RegisterNo[4][12].CLK
clk => RegisterNo[4][13].CLK
clk => RegisterNo[4][14].CLK
clk => RegisterNo[4][15].CLK
clk => RegisterNo[3][0].CLK
clk => RegisterNo[3][1].CLK
clk => RegisterNo[3][2].CLK
clk => RegisterNo[3][3].CLK
clk => RegisterNo[3][4].CLK
clk => RegisterNo[3][5].CLK
clk => RegisterNo[3][6].CLK
clk => RegisterNo[3][7].CLK
clk => RegisterNo[3][8].CLK
clk => RegisterNo[3][9].CLK
clk => RegisterNo[3][10].CLK
clk => RegisterNo[3][11].CLK
clk => RegisterNo[3][12].CLK
clk => RegisterNo[3][13].CLK
clk => RegisterNo[3][14].CLK
clk => RegisterNo[3][15].CLK
clk => RegisterNo[2][0].CLK
clk => RegisterNo[2][1].CLK
clk => RegisterNo[2][2].CLK
clk => RegisterNo[2][3].CLK
clk => RegisterNo[2][4].CLK
clk => RegisterNo[2][5].CLK
clk => RegisterNo[2][6].CLK
clk => RegisterNo[2][7].CLK
clk => RegisterNo[2][8].CLK
clk => RegisterNo[2][9].CLK
clk => RegisterNo[2][10].CLK
clk => RegisterNo[2][11].CLK
clk => RegisterNo[2][12].CLK
clk => RegisterNo[2][13].CLK
clk => RegisterNo[2][14].CLK
clk => RegisterNo[2][15].CLK
clk => RegisterNo[1][0].CLK
clk => RegisterNo[1][1].CLK
clk => RegisterNo[1][2].CLK
clk => RegisterNo[1][3].CLK
clk => RegisterNo[1][4].CLK
clk => RegisterNo[1][5].CLK
clk => RegisterNo[1][6].CLK
clk => RegisterNo[1][7].CLK
clk => RegisterNo[1][8].CLK
clk => RegisterNo[1][9].CLK
clk => RegisterNo[1][10].CLK
clk => RegisterNo[1][11].CLK
clk => RegisterNo[1][12].CLK
clk => RegisterNo[1][13].CLK
clk => RegisterNo[1][14].CLK
clk => RegisterNo[1][15].CLK
clk => RegisterNo[0][0].CLK
clk => RegisterNo[0][1].CLK
clk => RegisterNo[0][2].CLK
clk => RegisterNo[0][3].CLK
clk => RegisterNo[0][4].CLK
clk => RegisterNo[0][5].CLK
clk => RegisterNo[0][6].CLK
clk => RegisterNo[0][7].CLK
clk => RegisterNo[0][8].CLK
clk => RegisterNo[0][9].CLK
clk => RegisterNo[0][10].CLK
clk => RegisterNo[0][11].CLK
clk => RegisterNo[0][12].CLK
clk => RegisterNo[0][13].CLK
clk => RegisterNo[0][14].CLK
clk => RegisterNo[0][15].CLK
rst => RegisterNo[7][0].ENA
rst => RegisterNo[7][1].ENA
rst => RegisterNo[7][2].ENA
rst => RegisterNo[7][3].ENA
rst => RegisterNo[7][4].ENA
rst => RegisterNo[7][5].ENA
rst => RegisterNo[7][6].ENA
rst => RegisterNo[7][7].ENA
rst => RegisterNo[7][8].ENA
rst => RegisterNo[7][9].ENA
rst => RegisterNo[7][10].ENA
rst => RegisterNo[7][11].ENA
rst => RegisterNo[7][12].ENA
rst => RegisterNo[7][13].ENA
rst => RegisterNo[7][14].ENA
rst => RegisterNo[7][15].ENA
rst => RegisterNo[6][0].ENA
rst => RegisterNo[6][1].ENA
rst => RegisterNo[6][2].ENA
rst => RegisterNo[6][3].ENA
rst => RegisterNo[6][4].ENA
rst => RegisterNo[6][5].ENA
rst => RegisterNo[6][6].ENA
rst => RegisterNo[6][7].ENA
rst => RegisterNo[6][8].ENA
rst => RegisterNo[6][9].ENA
rst => RegisterNo[6][10].ENA
rst => RegisterNo[6][11].ENA
rst => RegisterNo[6][12].ENA
rst => RegisterNo[6][13].ENA
rst => RegisterNo[6][14].ENA
rst => RegisterNo[6][15].ENA
rst => RegisterNo[5][0].ENA
rst => RegisterNo[5][1].ENA
rst => RegisterNo[5][2].ENA
rst => RegisterNo[5][3].ENA
rst => RegisterNo[5][4].ENA
rst => RegisterNo[5][5].ENA
rst => RegisterNo[5][6].ENA
rst => RegisterNo[5][7].ENA
rst => RegisterNo[5][8].ENA
rst => RegisterNo[5][9].ENA
rst => RegisterNo[5][10].ENA
rst => RegisterNo[5][11].ENA
rst => RegisterNo[5][12].ENA
rst => RegisterNo[5][13].ENA
rst => RegisterNo[5][14].ENA
rst => RegisterNo[5][15].ENA
rst => RegisterNo[4][0].ENA
rst => RegisterNo[4][1].ENA
rst => RegisterNo[4][2].ENA
rst => RegisterNo[4][3].ENA
rst => RegisterNo[4][4].ENA
rst => RegisterNo[4][5].ENA
rst => RegisterNo[4][6].ENA
rst => RegisterNo[4][7].ENA
rst => RegisterNo[4][8].ENA
rst => RegisterNo[4][9].ENA
rst => RegisterNo[4][10].ENA
rst => RegisterNo[4][11].ENA
rst => RegisterNo[4][12].ENA
rst => RegisterNo[4][13].ENA
rst => RegisterNo[4][14].ENA
rst => RegisterNo[4][15].ENA
rst => RegisterNo[3][0].ENA
rst => RegisterNo[3][1].ENA
rst => RegisterNo[3][2].ENA
rst => RegisterNo[3][3].ENA
rst => RegisterNo[3][4].ENA
rst => RegisterNo[3][5].ENA
rst => RegisterNo[3][6].ENA
rst => RegisterNo[3][7].ENA
rst => RegisterNo[3][8].ENA
rst => RegisterNo[3][9].ENA
rst => RegisterNo[3][10].ENA
rst => RegisterNo[3][11].ENA
rst => RegisterNo[3][12].ENA
rst => RegisterNo[3][13].ENA
rst => RegisterNo[3][14].ENA
rst => RegisterNo[3][15].ENA
rst => RegisterNo[2][0].ENA
rst => RegisterNo[2][1].ENA
rst => RegisterNo[2][2].ENA
rst => RegisterNo[2][3].ENA
rst => RegisterNo[2][4].ENA
rst => RegisterNo[2][5].ENA
rst => RegisterNo[2][6].ENA
rst => RegisterNo[2][7].ENA
rst => RegisterNo[2][8].ENA
rst => RegisterNo[2][9].ENA
rst => RegisterNo[2][10].ENA
rst => RegisterNo[2][11].ENA
rst => RegisterNo[2][12].ENA
rst => RegisterNo[2][13].ENA
rst => RegisterNo[2][14].ENA
rst => RegisterNo[2][15].ENA
rst => RegisterNo[1][0].ENA
rst => RegisterNo[1][1].ENA
rst => RegisterNo[1][2].ENA
rst => RegisterNo[1][3].ENA
rst => RegisterNo[1][4].ENA
rst => RegisterNo[1][5].ENA
rst => RegisterNo[1][6].ENA
rst => RegisterNo[1][7].ENA
rst => RegisterNo[1][8].ENA
rst => RegisterNo[1][9].ENA
rst => RegisterNo[1][10].ENA
rst => RegisterNo[1][11].ENA
rst => RegisterNo[1][12].ENA
rst => RegisterNo[1][13].ENA
rst => RegisterNo[1][14].ENA
rst => RegisterNo[1][15].ENA
rst => RegisterNo[0][0].ENA
rst => RegisterNo[0][1].ENA
rst => RegisterNo[0][2].ENA
rst => RegisterNo[0][3].ENA
rst => RegisterNo[0][4].ENA
rst => RegisterNo[0][5].ENA
rst => RegisterNo[0][6].ENA
rst => RegisterNo[0][7].ENA
rst => RegisterNo[0][8].ENA
rst => RegisterNo[0][9].ENA
rst => RegisterNo[0][10].ENA
rst => RegisterNo[0][11].ENA
rst => RegisterNo[0][12].ENA
rst => RegisterNo[0][13].ENA
rst => RegisterNo[0][14].ENA
rst => RegisterNo[0][15].ENA
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[0] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Write_En[1] => RegisterNo.OUTPUTSELECT
Read_En => Read_Data_1.IN1
Read_En => Read_Data_1.IN1
Read_En => Read_Data_1.IN1
Read_En => Read_Data_1.IN1
Read_En => Read_Data_1.IN1
Read_En => Read_Data_1.IN1
Read_En => Read_Data_1.IN1
Read_En => Read_Data_1.IN1
Read_En => Read_Data_2.IN1
Read_En => Read_Data_2.IN1
Read_En => Read_Data_2.IN1
Read_En => Read_Data_2.IN1
Read_En => Read_Data_2.IN1
Read_En => Read_Data_2.IN1
Read_En => Read_Data_2.IN1
Read_En => Read_Data_2.IN1
Write_Data_1[0] => Mux15.IN0
Write_Data_1[0] => Mux31.IN0
Write_Data_1[0] => Mux47.IN0
Write_Data_1[0] => Mux63.IN0
Write_Data_1[0] => Mux79.IN0
Write_Data_1[0] => Mux95.IN0
Write_Data_1[0] => Mux111.IN0
Write_Data_1[0] => Mux127.IN0
Write_Data_1[1] => Mux14.IN0
Write_Data_1[1] => Mux30.IN0
Write_Data_1[1] => Mux46.IN0
Write_Data_1[1] => Mux62.IN0
Write_Data_1[1] => Mux78.IN0
Write_Data_1[1] => Mux94.IN0
Write_Data_1[1] => Mux110.IN0
Write_Data_1[1] => Mux126.IN0
Write_Data_1[2] => Mux13.IN0
Write_Data_1[2] => Mux29.IN0
Write_Data_1[2] => Mux45.IN0
Write_Data_1[2] => Mux61.IN0
Write_Data_1[2] => Mux77.IN0
Write_Data_1[2] => Mux93.IN0
Write_Data_1[2] => Mux109.IN0
Write_Data_1[2] => Mux125.IN0
Write_Data_1[3] => Mux12.IN0
Write_Data_1[3] => Mux28.IN0
Write_Data_1[3] => Mux44.IN0
Write_Data_1[3] => Mux60.IN0
Write_Data_1[3] => Mux76.IN0
Write_Data_1[3] => Mux92.IN0
Write_Data_1[3] => Mux108.IN0
Write_Data_1[3] => Mux124.IN0
Write_Data_1[4] => Mux11.IN0
Write_Data_1[4] => Mux27.IN0
Write_Data_1[4] => Mux43.IN0
Write_Data_1[4] => Mux59.IN0
Write_Data_1[4] => Mux75.IN0
Write_Data_1[4] => Mux91.IN0
Write_Data_1[4] => Mux107.IN0
Write_Data_1[4] => Mux123.IN0
Write_Data_1[5] => Mux10.IN0
Write_Data_1[5] => Mux26.IN0
Write_Data_1[5] => Mux42.IN0
Write_Data_1[5] => Mux58.IN0
Write_Data_1[5] => Mux74.IN0
Write_Data_1[5] => Mux90.IN0
Write_Data_1[5] => Mux106.IN0
Write_Data_1[5] => Mux122.IN0
Write_Data_1[6] => Mux9.IN0
Write_Data_1[6] => Mux25.IN0
Write_Data_1[6] => Mux41.IN0
Write_Data_1[6] => Mux57.IN0
Write_Data_1[6] => Mux73.IN0
Write_Data_1[6] => Mux89.IN0
Write_Data_1[6] => Mux105.IN0
Write_Data_1[6] => Mux121.IN0
Write_Data_1[7] => Mux8.IN0
Write_Data_1[7] => Mux24.IN0
Write_Data_1[7] => Mux40.IN0
Write_Data_1[7] => Mux56.IN0
Write_Data_1[7] => Mux72.IN0
Write_Data_1[7] => Mux88.IN0
Write_Data_1[7] => Mux104.IN0
Write_Data_1[7] => Mux120.IN0
Write_Data_1[8] => Mux7.IN0
Write_Data_1[8] => Mux23.IN0
Write_Data_1[8] => Mux39.IN0
Write_Data_1[8] => Mux55.IN0
Write_Data_1[8] => Mux71.IN0
Write_Data_1[8] => Mux87.IN0
Write_Data_1[8] => Mux103.IN0
Write_Data_1[8] => Mux119.IN0
Write_Data_1[9] => Mux6.IN0
Write_Data_1[9] => Mux22.IN0
Write_Data_1[9] => Mux38.IN0
Write_Data_1[9] => Mux54.IN0
Write_Data_1[9] => Mux70.IN0
Write_Data_1[9] => Mux86.IN0
Write_Data_1[9] => Mux102.IN0
Write_Data_1[9] => Mux118.IN0
Write_Data_1[10] => Mux5.IN0
Write_Data_1[10] => Mux21.IN0
Write_Data_1[10] => Mux37.IN0
Write_Data_1[10] => Mux53.IN0
Write_Data_1[10] => Mux69.IN0
Write_Data_1[10] => Mux85.IN0
Write_Data_1[10] => Mux101.IN0
Write_Data_1[10] => Mux117.IN0
Write_Data_1[11] => Mux4.IN0
Write_Data_1[11] => Mux20.IN0
Write_Data_1[11] => Mux36.IN0
Write_Data_1[11] => Mux52.IN0
Write_Data_1[11] => Mux68.IN0
Write_Data_1[11] => Mux84.IN0
Write_Data_1[11] => Mux100.IN0
Write_Data_1[11] => Mux116.IN0
Write_Data_1[12] => Mux3.IN0
Write_Data_1[12] => Mux19.IN0
Write_Data_1[12] => Mux35.IN0
Write_Data_1[12] => Mux51.IN0
Write_Data_1[12] => Mux67.IN0
Write_Data_1[12] => Mux83.IN0
Write_Data_1[12] => Mux99.IN0
Write_Data_1[12] => Mux115.IN0
Write_Data_1[13] => Mux2.IN0
Write_Data_1[13] => Mux18.IN0
Write_Data_1[13] => Mux34.IN0
Write_Data_1[13] => Mux50.IN0
Write_Data_1[13] => Mux66.IN0
Write_Data_1[13] => Mux82.IN0
Write_Data_1[13] => Mux98.IN0
Write_Data_1[13] => Mux114.IN0
Write_Data_1[14] => Mux1.IN0
Write_Data_1[14] => Mux17.IN0
Write_Data_1[14] => Mux33.IN0
Write_Data_1[14] => Mux49.IN0
Write_Data_1[14] => Mux65.IN0
Write_Data_1[14] => Mux81.IN0
Write_Data_1[14] => Mux97.IN0
Write_Data_1[14] => Mux113.IN0
Write_Data_1[15] => Mux0.IN0
Write_Data_1[15] => Mux16.IN0
Write_Data_1[15] => Mux32.IN0
Write_Data_1[15] => Mux48.IN0
Write_Data_1[15] => Mux64.IN0
Write_Data_1[15] => Mux80.IN0
Write_Data_1[15] => Mux96.IN0
Write_Data_1[15] => Mux112.IN0
Write_Data_2[0] => Mux143.IN7
Write_Data_2[0] => Mux159.IN7
Write_Data_2[0] => Mux175.IN7
Write_Data_2[0] => Mux191.IN7
Write_Data_2[0] => Mux207.IN7
Write_Data_2[0] => Mux223.IN7
Write_Data_2[0] => Mux239.IN7
Write_Data_2[0] => Mux255.IN7
Write_Data_2[1] => Mux142.IN7
Write_Data_2[1] => Mux158.IN7
Write_Data_2[1] => Mux174.IN7
Write_Data_2[1] => Mux190.IN7
Write_Data_2[1] => Mux206.IN7
Write_Data_2[1] => Mux222.IN7
Write_Data_2[1] => Mux238.IN7
Write_Data_2[1] => Mux254.IN7
Write_Data_2[2] => Mux141.IN7
Write_Data_2[2] => Mux157.IN7
Write_Data_2[2] => Mux173.IN7
Write_Data_2[2] => Mux189.IN7
Write_Data_2[2] => Mux205.IN7
Write_Data_2[2] => Mux221.IN7
Write_Data_2[2] => Mux237.IN7
Write_Data_2[2] => Mux253.IN7
Write_Data_2[3] => Mux140.IN7
Write_Data_2[3] => Mux156.IN7
Write_Data_2[3] => Mux172.IN7
Write_Data_2[3] => Mux188.IN7
Write_Data_2[3] => Mux204.IN7
Write_Data_2[3] => Mux220.IN7
Write_Data_2[3] => Mux236.IN7
Write_Data_2[3] => Mux252.IN7
Write_Data_2[4] => Mux139.IN7
Write_Data_2[4] => Mux155.IN7
Write_Data_2[4] => Mux171.IN7
Write_Data_2[4] => Mux187.IN7
Write_Data_2[4] => Mux203.IN7
Write_Data_2[4] => Mux219.IN7
Write_Data_2[4] => Mux235.IN7
Write_Data_2[4] => Mux251.IN7
Write_Data_2[5] => Mux138.IN7
Write_Data_2[5] => Mux154.IN7
Write_Data_2[5] => Mux170.IN7
Write_Data_2[5] => Mux186.IN7
Write_Data_2[5] => Mux202.IN7
Write_Data_2[5] => Mux218.IN7
Write_Data_2[5] => Mux234.IN7
Write_Data_2[5] => Mux250.IN7
Write_Data_2[6] => Mux137.IN7
Write_Data_2[6] => Mux153.IN7
Write_Data_2[6] => Mux169.IN7
Write_Data_2[6] => Mux185.IN7
Write_Data_2[6] => Mux201.IN7
Write_Data_2[6] => Mux217.IN7
Write_Data_2[6] => Mux233.IN7
Write_Data_2[6] => Mux249.IN7
Write_Data_2[7] => Mux136.IN7
Write_Data_2[7] => Mux152.IN7
Write_Data_2[7] => Mux168.IN7
Write_Data_2[7] => Mux184.IN7
Write_Data_2[7] => Mux200.IN7
Write_Data_2[7] => Mux216.IN7
Write_Data_2[7] => Mux232.IN7
Write_Data_2[7] => Mux248.IN7
Write_Data_2[8] => Mux135.IN7
Write_Data_2[8] => Mux151.IN7
Write_Data_2[8] => Mux167.IN7
Write_Data_2[8] => Mux183.IN7
Write_Data_2[8] => Mux199.IN7
Write_Data_2[8] => Mux215.IN7
Write_Data_2[8] => Mux231.IN7
Write_Data_2[8] => Mux247.IN7
Write_Data_2[9] => Mux134.IN7
Write_Data_2[9] => Mux150.IN7
Write_Data_2[9] => Mux166.IN7
Write_Data_2[9] => Mux182.IN7
Write_Data_2[9] => Mux198.IN7
Write_Data_2[9] => Mux214.IN7
Write_Data_2[9] => Mux230.IN7
Write_Data_2[9] => Mux246.IN7
Write_Data_2[10] => Mux133.IN7
Write_Data_2[10] => Mux149.IN7
Write_Data_2[10] => Mux165.IN7
Write_Data_2[10] => Mux181.IN7
Write_Data_2[10] => Mux197.IN7
Write_Data_2[10] => Mux213.IN7
Write_Data_2[10] => Mux229.IN7
Write_Data_2[10] => Mux245.IN7
Write_Data_2[11] => Mux132.IN7
Write_Data_2[11] => Mux148.IN7
Write_Data_2[11] => Mux164.IN7
Write_Data_2[11] => Mux180.IN7
Write_Data_2[11] => Mux196.IN7
Write_Data_2[11] => Mux212.IN7
Write_Data_2[11] => Mux228.IN7
Write_Data_2[11] => Mux244.IN7
Write_Data_2[12] => Mux131.IN7
Write_Data_2[12] => Mux147.IN7
Write_Data_2[12] => Mux163.IN7
Write_Data_2[12] => Mux179.IN7
Write_Data_2[12] => Mux195.IN7
Write_Data_2[12] => Mux211.IN7
Write_Data_2[12] => Mux227.IN7
Write_Data_2[12] => Mux243.IN7
Write_Data_2[13] => Mux130.IN7
Write_Data_2[13] => Mux146.IN7
Write_Data_2[13] => Mux162.IN7
Write_Data_2[13] => Mux178.IN7
Write_Data_2[13] => Mux194.IN7
Write_Data_2[13] => Mux210.IN7
Write_Data_2[13] => Mux226.IN7
Write_Data_2[13] => Mux242.IN7
Write_Data_2[14] => Mux129.IN7
Write_Data_2[14] => Mux145.IN7
Write_Data_2[14] => Mux161.IN7
Write_Data_2[14] => Mux177.IN7
Write_Data_2[14] => Mux193.IN7
Write_Data_2[14] => Mux209.IN7
Write_Data_2[14] => Mux225.IN7
Write_Data_2[14] => Mux241.IN7
Write_Data_2[15] => Mux128.IN7
Write_Data_2[15] => Mux144.IN7
Write_Data_2[15] => Mux160.IN7
Write_Data_2[15] => Mux176.IN7
Write_Data_2[15] => Mux192.IN7
Write_Data_2[15] => Mux208.IN7
Write_Data_2[15] => Mux224.IN7
Write_Data_2[15] => Mux240.IN7
Read_Data_1[0] <= Read_Data_1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1[1] <= Read_Data_1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1[2] <= Read_Data_1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1[3] <= Read_Data_1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1[4] <= Read_Data_1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1[5] <= Read_Data_1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1[6] <= Read_Data_1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1[7] <= Read_Data_1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1[8] <= Read_Data_1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1[9] <= Read_Data_1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1[10] <= Read_Data_1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1[11] <= Read_Data_1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1[12] <= Read_Data_1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1[13] <= Read_Data_1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1[14] <= Read_Data_1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_1[15] <= Read_Data_1.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2[0] <= Read_Data_2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2[1] <= Read_Data_2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2[2] <= Read_Data_2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2[3] <= Read_Data_2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2[4] <= Read_Data_2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2[5] <= Read_Data_2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2[6] <= Read_Data_2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2[7] <= Read_Data_2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2[8] <= Read_Data_2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2[9] <= Read_Data_2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2[10] <= Read_Data_2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2[11] <= Read_Data_2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2[12] <= Read_Data_2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2[13] <= Read_Data_2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2[14] <= Read_Data_2.DB_MAX_OUTPUT_PORT_TYPE
Read_Data_2[15] <= Read_Data_2.DB_MAX_OUTPUT_PORT_TYPE
In_select_1[0] => Mux0.IN3
In_select_1[0] => Mux1.IN3
In_select_1[0] => Mux2.IN3
In_select_1[0] => Mux3.IN3
In_select_1[0] => Mux4.IN3
In_select_1[0] => Mux5.IN3
In_select_1[0] => Mux6.IN3
In_select_1[0] => Mux7.IN3
In_select_1[0] => Mux8.IN3
In_select_1[0] => Mux9.IN3
In_select_1[0] => Mux10.IN3
In_select_1[0] => Mux11.IN3
In_select_1[0] => Mux12.IN3
In_select_1[0] => Mux13.IN3
In_select_1[0] => Mux14.IN3
In_select_1[0] => Mux15.IN3
In_select_1[0] => Mux16.IN3
In_select_1[0] => Mux17.IN3
In_select_1[0] => Mux18.IN3
In_select_1[0] => Mux19.IN3
In_select_1[0] => Mux20.IN3
In_select_1[0] => Mux21.IN3
In_select_1[0] => Mux22.IN3
In_select_1[0] => Mux23.IN3
In_select_1[0] => Mux24.IN3
In_select_1[0] => Mux25.IN3
In_select_1[0] => Mux26.IN3
In_select_1[0] => Mux27.IN3
In_select_1[0] => Mux28.IN3
In_select_1[0] => Mux29.IN3
In_select_1[0] => Mux30.IN3
In_select_1[0] => Mux31.IN3
In_select_1[0] => Mux32.IN3
In_select_1[0] => Mux33.IN3
In_select_1[0] => Mux34.IN3
In_select_1[0] => Mux35.IN3
In_select_1[0] => Mux36.IN3
In_select_1[0] => Mux37.IN3
In_select_1[0] => Mux38.IN3
In_select_1[0] => Mux39.IN3
In_select_1[0] => Mux40.IN3
In_select_1[0] => Mux41.IN3
In_select_1[0] => Mux42.IN3
In_select_1[0] => Mux43.IN3
In_select_1[0] => Mux44.IN3
In_select_1[0] => Mux45.IN3
In_select_1[0] => Mux46.IN3
In_select_1[0] => Mux47.IN3
In_select_1[0] => Mux48.IN3
In_select_1[0] => Mux49.IN3
In_select_1[0] => Mux50.IN3
In_select_1[0] => Mux51.IN3
In_select_1[0] => Mux52.IN3
In_select_1[0] => Mux53.IN3
In_select_1[0] => Mux54.IN3
In_select_1[0] => Mux55.IN3
In_select_1[0] => Mux56.IN3
In_select_1[0] => Mux57.IN3
In_select_1[0] => Mux58.IN3
In_select_1[0] => Mux59.IN3
In_select_1[0] => Mux60.IN3
In_select_1[0] => Mux61.IN3
In_select_1[0] => Mux62.IN3
In_select_1[0] => Mux63.IN3
In_select_1[0] => Mux64.IN3
In_select_1[0] => Mux65.IN3
In_select_1[0] => Mux66.IN3
In_select_1[0] => Mux67.IN3
In_select_1[0] => Mux68.IN3
In_select_1[0] => Mux69.IN3
In_select_1[0] => Mux70.IN3
In_select_1[0] => Mux71.IN3
In_select_1[0] => Mux72.IN3
In_select_1[0] => Mux73.IN3
In_select_1[0] => Mux74.IN3
In_select_1[0] => Mux75.IN3
In_select_1[0] => Mux76.IN3
In_select_1[0] => Mux77.IN3
In_select_1[0] => Mux78.IN3
In_select_1[0] => Mux79.IN3
In_select_1[0] => Mux80.IN3
In_select_1[0] => Mux81.IN3
In_select_1[0] => Mux82.IN3
In_select_1[0] => Mux83.IN3
In_select_1[0] => Mux84.IN3
In_select_1[0] => Mux85.IN3
In_select_1[0] => Mux86.IN3
In_select_1[0] => Mux87.IN3
In_select_1[0] => Mux88.IN3
In_select_1[0] => Mux89.IN3
In_select_1[0] => Mux90.IN3
In_select_1[0] => Mux91.IN3
In_select_1[0] => Mux92.IN3
In_select_1[0] => Mux93.IN3
In_select_1[0] => Mux94.IN3
In_select_1[0] => Mux95.IN3
In_select_1[0] => Mux96.IN3
In_select_1[0] => Mux97.IN3
In_select_1[0] => Mux98.IN3
In_select_1[0] => Mux99.IN3
In_select_1[0] => Mux100.IN3
In_select_1[0] => Mux101.IN3
In_select_1[0] => Mux102.IN3
In_select_1[0] => Mux103.IN3
In_select_1[0] => Mux104.IN3
In_select_1[0] => Mux105.IN3
In_select_1[0] => Mux106.IN3
In_select_1[0] => Mux107.IN3
In_select_1[0] => Mux108.IN3
In_select_1[0] => Mux109.IN3
In_select_1[0] => Mux110.IN3
In_select_1[0] => Mux111.IN3
In_select_1[0] => Mux112.IN3
In_select_1[0] => Mux113.IN3
In_select_1[0] => Mux114.IN3
In_select_1[0] => Mux115.IN3
In_select_1[0] => Mux116.IN3
In_select_1[0] => Mux117.IN3
In_select_1[0] => Mux118.IN3
In_select_1[0] => Mux119.IN3
In_select_1[0] => Mux120.IN3
In_select_1[0] => Mux121.IN3
In_select_1[0] => Mux122.IN3
In_select_1[0] => Mux123.IN3
In_select_1[0] => Mux124.IN3
In_select_1[0] => Mux125.IN3
In_select_1[0] => Mux126.IN3
In_select_1[0] => Mux127.IN3
In_select_1[1] => Mux0.IN2
In_select_1[1] => Mux1.IN2
In_select_1[1] => Mux2.IN2
In_select_1[1] => Mux3.IN2
In_select_1[1] => Mux4.IN2
In_select_1[1] => Mux5.IN2
In_select_1[1] => Mux6.IN2
In_select_1[1] => Mux7.IN2
In_select_1[1] => Mux8.IN2
In_select_1[1] => Mux9.IN2
In_select_1[1] => Mux10.IN2
In_select_1[1] => Mux11.IN2
In_select_1[1] => Mux12.IN2
In_select_1[1] => Mux13.IN2
In_select_1[1] => Mux14.IN2
In_select_1[1] => Mux15.IN2
In_select_1[1] => Mux16.IN2
In_select_1[1] => Mux17.IN2
In_select_1[1] => Mux18.IN2
In_select_1[1] => Mux19.IN2
In_select_1[1] => Mux20.IN2
In_select_1[1] => Mux21.IN2
In_select_1[1] => Mux22.IN2
In_select_1[1] => Mux23.IN2
In_select_1[1] => Mux24.IN2
In_select_1[1] => Mux25.IN2
In_select_1[1] => Mux26.IN2
In_select_1[1] => Mux27.IN2
In_select_1[1] => Mux28.IN2
In_select_1[1] => Mux29.IN2
In_select_1[1] => Mux30.IN2
In_select_1[1] => Mux31.IN2
In_select_1[1] => Mux32.IN2
In_select_1[1] => Mux33.IN2
In_select_1[1] => Mux34.IN2
In_select_1[1] => Mux35.IN2
In_select_1[1] => Mux36.IN2
In_select_1[1] => Mux37.IN2
In_select_1[1] => Mux38.IN2
In_select_1[1] => Mux39.IN2
In_select_1[1] => Mux40.IN2
In_select_1[1] => Mux41.IN2
In_select_1[1] => Mux42.IN2
In_select_1[1] => Mux43.IN2
In_select_1[1] => Mux44.IN2
In_select_1[1] => Mux45.IN2
In_select_1[1] => Mux46.IN2
In_select_1[1] => Mux47.IN2
In_select_1[1] => Mux48.IN2
In_select_1[1] => Mux49.IN2
In_select_1[1] => Mux50.IN2
In_select_1[1] => Mux51.IN2
In_select_1[1] => Mux52.IN2
In_select_1[1] => Mux53.IN2
In_select_1[1] => Mux54.IN2
In_select_1[1] => Mux55.IN2
In_select_1[1] => Mux56.IN2
In_select_1[1] => Mux57.IN2
In_select_1[1] => Mux58.IN2
In_select_1[1] => Mux59.IN2
In_select_1[1] => Mux60.IN2
In_select_1[1] => Mux61.IN2
In_select_1[1] => Mux62.IN2
In_select_1[1] => Mux63.IN2
In_select_1[1] => Mux64.IN2
In_select_1[1] => Mux65.IN2
In_select_1[1] => Mux66.IN2
In_select_1[1] => Mux67.IN2
In_select_1[1] => Mux68.IN2
In_select_1[1] => Mux69.IN2
In_select_1[1] => Mux70.IN2
In_select_1[1] => Mux71.IN2
In_select_1[1] => Mux72.IN2
In_select_1[1] => Mux73.IN2
In_select_1[1] => Mux74.IN2
In_select_1[1] => Mux75.IN2
In_select_1[1] => Mux76.IN2
In_select_1[1] => Mux77.IN2
In_select_1[1] => Mux78.IN2
In_select_1[1] => Mux79.IN2
In_select_1[1] => Mux80.IN2
In_select_1[1] => Mux81.IN2
In_select_1[1] => Mux82.IN2
In_select_1[1] => Mux83.IN2
In_select_1[1] => Mux84.IN2
In_select_1[1] => Mux85.IN2
In_select_1[1] => Mux86.IN2
In_select_1[1] => Mux87.IN2
In_select_1[1] => Mux88.IN2
In_select_1[1] => Mux89.IN2
In_select_1[1] => Mux90.IN2
In_select_1[1] => Mux91.IN2
In_select_1[1] => Mux92.IN2
In_select_1[1] => Mux93.IN2
In_select_1[1] => Mux94.IN2
In_select_1[1] => Mux95.IN2
In_select_1[1] => Mux96.IN2
In_select_1[1] => Mux97.IN2
In_select_1[1] => Mux98.IN2
In_select_1[1] => Mux99.IN2
In_select_1[1] => Mux100.IN2
In_select_1[1] => Mux101.IN2
In_select_1[1] => Mux102.IN2
In_select_1[1] => Mux103.IN2
In_select_1[1] => Mux104.IN2
In_select_1[1] => Mux105.IN2
In_select_1[1] => Mux106.IN2
In_select_1[1] => Mux107.IN2
In_select_1[1] => Mux108.IN2
In_select_1[1] => Mux109.IN2
In_select_1[1] => Mux110.IN2
In_select_1[1] => Mux111.IN2
In_select_1[1] => Mux112.IN2
In_select_1[1] => Mux113.IN2
In_select_1[1] => Mux114.IN2
In_select_1[1] => Mux115.IN2
In_select_1[1] => Mux116.IN2
In_select_1[1] => Mux117.IN2
In_select_1[1] => Mux118.IN2
In_select_1[1] => Mux119.IN2
In_select_1[1] => Mux120.IN2
In_select_1[1] => Mux121.IN2
In_select_1[1] => Mux122.IN2
In_select_1[1] => Mux123.IN2
In_select_1[1] => Mux124.IN2
In_select_1[1] => Mux125.IN2
In_select_1[1] => Mux126.IN2
In_select_1[1] => Mux127.IN2
In_select_1[2] => Mux0.IN1
In_select_1[2] => Mux1.IN1
In_select_1[2] => Mux2.IN1
In_select_1[2] => Mux3.IN1
In_select_1[2] => Mux4.IN1
In_select_1[2] => Mux5.IN1
In_select_1[2] => Mux6.IN1
In_select_1[2] => Mux7.IN1
In_select_1[2] => Mux8.IN1
In_select_1[2] => Mux9.IN1
In_select_1[2] => Mux10.IN1
In_select_1[2] => Mux11.IN1
In_select_1[2] => Mux12.IN1
In_select_1[2] => Mux13.IN1
In_select_1[2] => Mux14.IN1
In_select_1[2] => Mux15.IN1
In_select_1[2] => Mux16.IN1
In_select_1[2] => Mux17.IN1
In_select_1[2] => Mux18.IN1
In_select_1[2] => Mux19.IN1
In_select_1[2] => Mux20.IN1
In_select_1[2] => Mux21.IN1
In_select_1[2] => Mux22.IN1
In_select_1[2] => Mux23.IN1
In_select_1[2] => Mux24.IN1
In_select_1[2] => Mux25.IN1
In_select_1[2] => Mux26.IN1
In_select_1[2] => Mux27.IN1
In_select_1[2] => Mux28.IN1
In_select_1[2] => Mux29.IN1
In_select_1[2] => Mux30.IN1
In_select_1[2] => Mux31.IN1
In_select_1[2] => Mux32.IN1
In_select_1[2] => Mux33.IN1
In_select_1[2] => Mux34.IN1
In_select_1[2] => Mux35.IN1
In_select_1[2] => Mux36.IN1
In_select_1[2] => Mux37.IN1
In_select_1[2] => Mux38.IN1
In_select_1[2] => Mux39.IN1
In_select_1[2] => Mux40.IN1
In_select_1[2] => Mux41.IN1
In_select_1[2] => Mux42.IN1
In_select_1[2] => Mux43.IN1
In_select_1[2] => Mux44.IN1
In_select_1[2] => Mux45.IN1
In_select_1[2] => Mux46.IN1
In_select_1[2] => Mux47.IN1
In_select_1[2] => Mux48.IN1
In_select_1[2] => Mux49.IN1
In_select_1[2] => Mux50.IN1
In_select_1[2] => Mux51.IN1
In_select_1[2] => Mux52.IN1
In_select_1[2] => Mux53.IN1
In_select_1[2] => Mux54.IN1
In_select_1[2] => Mux55.IN1
In_select_1[2] => Mux56.IN1
In_select_1[2] => Mux57.IN1
In_select_1[2] => Mux58.IN1
In_select_1[2] => Mux59.IN1
In_select_1[2] => Mux60.IN1
In_select_1[2] => Mux61.IN1
In_select_1[2] => Mux62.IN1
In_select_1[2] => Mux63.IN1
In_select_1[2] => Mux64.IN1
In_select_1[2] => Mux65.IN1
In_select_1[2] => Mux66.IN1
In_select_1[2] => Mux67.IN1
In_select_1[2] => Mux68.IN1
In_select_1[2] => Mux69.IN1
In_select_1[2] => Mux70.IN1
In_select_1[2] => Mux71.IN1
In_select_1[2] => Mux72.IN1
In_select_1[2] => Mux73.IN1
In_select_1[2] => Mux74.IN1
In_select_1[2] => Mux75.IN1
In_select_1[2] => Mux76.IN1
In_select_1[2] => Mux77.IN1
In_select_1[2] => Mux78.IN1
In_select_1[2] => Mux79.IN1
In_select_1[2] => Mux80.IN1
In_select_1[2] => Mux81.IN1
In_select_1[2] => Mux82.IN1
In_select_1[2] => Mux83.IN1
In_select_1[2] => Mux84.IN1
In_select_1[2] => Mux85.IN1
In_select_1[2] => Mux86.IN1
In_select_1[2] => Mux87.IN1
In_select_1[2] => Mux88.IN1
In_select_1[2] => Mux89.IN1
In_select_1[2] => Mux90.IN1
In_select_1[2] => Mux91.IN1
In_select_1[2] => Mux92.IN1
In_select_1[2] => Mux93.IN1
In_select_1[2] => Mux94.IN1
In_select_1[2] => Mux95.IN1
In_select_1[2] => Mux96.IN1
In_select_1[2] => Mux97.IN1
In_select_1[2] => Mux98.IN1
In_select_1[2] => Mux99.IN1
In_select_1[2] => Mux100.IN1
In_select_1[2] => Mux101.IN1
In_select_1[2] => Mux102.IN1
In_select_1[2] => Mux103.IN1
In_select_1[2] => Mux104.IN1
In_select_1[2] => Mux105.IN1
In_select_1[2] => Mux106.IN1
In_select_1[2] => Mux107.IN1
In_select_1[2] => Mux108.IN1
In_select_1[2] => Mux109.IN1
In_select_1[2] => Mux110.IN1
In_select_1[2] => Mux111.IN1
In_select_1[2] => Mux112.IN1
In_select_1[2] => Mux113.IN1
In_select_1[2] => Mux114.IN1
In_select_1[2] => Mux115.IN1
In_select_1[2] => Mux116.IN1
In_select_1[2] => Mux117.IN1
In_select_1[2] => Mux118.IN1
In_select_1[2] => Mux119.IN1
In_select_1[2] => Mux120.IN1
In_select_1[2] => Mux121.IN1
In_select_1[2] => Mux122.IN1
In_select_1[2] => Mux123.IN1
In_select_1[2] => Mux124.IN1
In_select_1[2] => Mux125.IN1
In_select_1[2] => Mux126.IN1
In_select_1[2] => Mux127.IN1
In_select_2[0] => Mux128.IN10
In_select_2[0] => Mux129.IN10
In_select_2[0] => Mux130.IN10
In_select_2[0] => Mux131.IN10
In_select_2[0] => Mux132.IN10
In_select_2[0] => Mux133.IN10
In_select_2[0] => Mux134.IN10
In_select_2[0] => Mux135.IN10
In_select_2[0] => Mux136.IN10
In_select_2[0] => Mux137.IN10
In_select_2[0] => Mux138.IN10
In_select_2[0] => Mux139.IN10
In_select_2[0] => Mux140.IN10
In_select_2[0] => Mux141.IN10
In_select_2[0] => Mux142.IN10
In_select_2[0] => Mux143.IN10
In_select_2[0] => Mux144.IN10
In_select_2[0] => Mux145.IN10
In_select_2[0] => Mux146.IN10
In_select_2[0] => Mux147.IN10
In_select_2[0] => Mux148.IN10
In_select_2[0] => Mux149.IN10
In_select_2[0] => Mux150.IN10
In_select_2[0] => Mux151.IN10
In_select_2[0] => Mux152.IN10
In_select_2[0] => Mux153.IN10
In_select_2[0] => Mux154.IN10
In_select_2[0] => Mux155.IN10
In_select_2[0] => Mux156.IN10
In_select_2[0] => Mux157.IN10
In_select_2[0] => Mux158.IN10
In_select_2[0] => Mux159.IN10
In_select_2[0] => Mux160.IN10
In_select_2[0] => Mux161.IN10
In_select_2[0] => Mux162.IN10
In_select_2[0] => Mux163.IN10
In_select_2[0] => Mux164.IN10
In_select_2[0] => Mux165.IN10
In_select_2[0] => Mux166.IN10
In_select_2[0] => Mux167.IN10
In_select_2[0] => Mux168.IN10
In_select_2[0] => Mux169.IN10
In_select_2[0] => Mux170.IN10
In_select_2[0] => Mux171.IN10
In_select_2[0] => Mux172.IN10
In_select_2[0] => Mux173.IN10
In_select_2[0] => Mux174.IN10
In_select_2[0] => Mux175.IN10
In_select_2[0] => Mux176.IN10
In_select_2[0] => Mux177.IN10
In_select_2[0] => Mux178.IN10
In_select_2[0] => Mux179.IN10
In_select_2[0] => Mux180.IN10
In_select_2[0] => Mux181.IN10
In_select_2[0] => Mux182.IN10
In_select_2[0] => Mux183.IN10
In_select_2[0] => Mux184.IN10
In_select_2[0] => Mux185.IN10
In_select_2[0] => Mux186.IN10
In_select_2[0] => Mux187.IN10
In_select_2[0] => Mux188.IN10
In_select_2[0] => Mux189.IN10
In_select_2[0] => Mux190.IN10
In_select_2[0] => Mux191.IN10
In_select_2[0] => Mux192.IN10
In_select_2[0] => Mux193.IN10
In_select_2[0] => Mux194.IN10
In_select_2[0] => Mux195.IN10
In_select_2[0] => Mux196.IN10
In_select_2[0] => Mux197.IN10
In_select_2[0] => Mux198.IN10
In_select_2[0] => Mux199.IN10
In_select_2[0] => Mux200.IN10
In_select_2[0] => Mux201.IN10
In_select_2[0] => Mux202.IN10
In_select_2[0] => Mux203.IN10
In_select_2[0] => Mux204.IN10
In_select_2[0] => Mux205.IN10
In_select_2[0] => Mux206.IN10
In_select_2[0] => Mux207.IN10
In_select_2[0] => Mux208.IN10
In_select_2[0] => Mux209.IN10
In_select_2[0] => Mux210.IN10
In_select_2[0] => Mux211.IN10
In_select_2[0] => Mux212.IN10
In_select_2[0] => Mux213.IN10
In_select_2[0] => Mux214.IN10
In_select_2[0] => Mux215.IN10
In_select_2[0] => Mux216.IN10
In_select_2[0] => Mux217.IN10
In_select_2[0] => Mux218.IN10
In_select_2[0] => Mux219.IN10
In_select_2[0] => Mux220.IN10
In_select_2[0] => Mux221.IN10
In_select_2[0] => Mux222.IN10
In_select_2[0] => Mux223.IN10
In_select_2[0] => Mux224.IN10
In_select_2[0] => Mux225.IN10
In_select_2[0] => Mux226.IN10
In_select_2[0] => Mux227.IN10
In_select_2[0] => Mux228.IN10
In_select_2[0] => Mux229.IN10
In_select_2[0] => Mux230.IN10
In_select_2[0] => Mux231.IN10
In_select_2[0] => Mux232.IN10
In_select_2[0] => Mux233.IN10
In_select_2[0] => Mux234.IN10
In_select_2[0] => Mux235.IN10
In_select_2[0] => Mux236.IN10
In_select_2[0] => Mux237.IN10
In_select_2[0] => Mux238.IN10
In_select_2[0] => Mux239.IN10
In_select_2[0] => Mux240.IN10
In_select_2[0] => Mux241.IN10
In_select_2[0] => Mux242.IN10
In_select_2[0] => Mux243.IN10
In_select_2[0] => Mux244.IN10
In_select_2[0] => Mux245.IN10
In_select_2[0] => Mux246.IN10
In_select_2[0] => Mux247.IN10
In_select_2[0] => Mux248.IN10
In_select_2[0] => Mux249.IN10
In_select_2[0] => Mux250.IN10
In_select_2[0] => Mux251.IN10
In_select_2[0] => Mux252.IN10
In_select_2[0] => Mux253.IN10
In_select_2[0] => Mux254.IN10
In_select_2[0] => Mux255.IN10
In_select_2[1] => Mux128.IN9
In_select_2[1] => Mux129.IN9
In_select_2[1] => Mux130.IN9
In_select_2[1] => Mux131.IN9
In_select_2[1] => Mux132.IN9
In_select_2[1] => Mux133.IN9
In_select_2[1] => Mux134.IN9
In_select_2[1] => Mux135.IN9
In_select_2[1] => Mux136.IN9
In_select_2[1] => Mux137.IN9
In_select_2[1] => Mux138.IN9
In_select_2[1] => Mux139.IN9
In_select_2[1] => Mux140.IN9
In_select_2[1] => Mux141.IN9
In_select_2[1] => Mux142.IN9
In_select_2[1] => Mux143.IN9
In_select_2[1] => Mux144.IN9
In_select_2[1] => Mux145.IN9
In_select_2[1] => Mux146.IN9
In_select_2[1] => Mux147.IN9
In_select_2[1] => Mux148.IN9
In_select_2[1] => Mux149.IN9
In_select_2[1] => Mux150.IN9
In_select_2[1] => Mux151.IN9
In_select_2[1] => Mux152.IN9
In_select_2[1] => Mux153.IN9
In_select_2[1] => Mux154.IN9
In_select_2[1] => Mux155.IN9
In_select_2[1] => Mux156.IN9
In_select_2[1] => Mux157.IN9
In_select_2[1] => Mux158.IN9
In_select_2[1] => Mux159.IN9
In_select_2[1] => Mux160.IN9
In_select_2[1] => Mux161.IN9
In_select_2[1] => Mux162.IN9
In_select_2[1] => Mux163.IN9
In_select_2[1] => Mux164.IN9
In_select_2[1] => Mux165.IN9
In_select_2[1] => Mux166.IN9
In_select_2[1] => Mux167.IN9
In_select_2[1] => Mux168.IN9
In_select_2[1] => Mux169.IN9
In_select_2[1] => Mux170.IN9
In_select_2[1] => Mux171.IN9
In_select_2[1] => Mux172.IN9
In_select_2[1] => Mux173.IN9
In_select_2[1] => Mux174.IN9
In_select_2[1] => Mux175.IN9
In_select_2[1] => Mux176.IN9
In_select_2[1] => Mux177.IN9
In_select_2[1] => Mux178.IN9
In_select_2[1] => Mux179.IN9
In_select_2[1] => Mux180.IN9
In_select_2[1] => Mux181.IN9
In_select_2[1] => Mux182.IN9
In_select_2[1] => Mux183.IN9
In_select_2[1] => Mux184.IN9
In_select_2[1] => Mux185.IN9
In_select_2[1] => Mux186.IN9
In_select_2[1] => Mux187.IN9
In_select_2[1] => Mux188.IN9
In_select_2[1] => Mux189.IN9
In_select_2[1] => Mux190.IN9
In_select_2[1] => Mux191.IN9
In_select_2[1] => Mux192.IN9
In_select_2[1] => Mux193.IN9
In_select_2[1] => Mux194.IN9
In_select_2[1] => Mux195.IN9
In_select_2[1] => Mux196.IN9
In_select_2[1] => Mux197.IN9
In_select_2[1] => Mux198.IN9
In_select_2[1] => Mux199.IN9
In_select_2[1] => Mux200.IN9
In_select_2[1] => Mux201.IN9
In_select_2[1] => Mux202.IN9
In_select_2[1] => Mux203.IN9
In_select_2[1] => Mux204.IN9
In_select_2[1] => Mux205.IN9
In_select_2[1] => Mux206.IN9
In_select_2[1] => Mux207.IN9
In_select_2[1] => Mux208.IN9
In_select_2[1] => Mux209.IN9
In_select_2[1] => Mux210.IN9
In_select_2[1] => Mux211.IN9
In_select_2[1] => Mux212.IN9
In_select_2[1] => Mux213.IN9
In_select_2[1] => Mux214.IN9
In_select_2[1] => Mux215.IN9
In_select_2[1] => Mux216.IN9
In_select_2[1] => Mux217.IN9
In_select_2[1] => Mux218.IN9
In_select_2[1] => Mux219.IN9
In_select_2[1] => Mux220.IN9
In_select_2[1] => Mux221.IN9
In_select_2[1] => Mux222.IN9
In_select_2[1] => Mux223.IN9
In_select_2[1] => Mux224.IN9
In_select_2[1] => Mux225.IN9
In_select_2[1] => Mux226.IN9
In_select_2[1] => Mux227.IN9
In_select_2[1] => Mux228.IN9
In_select_2[1] => Mux229.IN9
In_select_2[1] => Mux230.IN9
In_select_2[1] => Mux231.IN9
In_select_2[1] => Mux232.IN9
In_select_2[1] => Mux233.IN9
In_select_2[1] => Mux234.IN9
In_select_2[1] => Mux235.IN9
In_select_2[1] => Mux236.IN9
In_select_2[1] => Mux237.IN9
In_select_2[1] => Mux238.IN9
In_select_2[1] => Mux239.IN9
In_select_2[1] => Mux240.IN9
In_select_2[1] => Mux241.IN9
In_select_2[1] => Mux242.IN9
In_select_2[1] => Mux243.IN9
In_select_2[1] => Mux244.IN9
In_select_2[1] => Mux245.IN9
In_select_2[1] => Mux246.IN9
In_select_2[1] => Mux247.IN9
In_select_2[1] => Mux248.IN9
In_select_2[1] => Mux249.IN9
In_select_2[1] => Mux250.IN9
In_select_2[1] => Mux251.IN9
In_select_2[1] => Mux252.IN9
In_select_2[1] => Mux253.IN9
In_select_2[1] => Mux254.IN9
In_select_2[1] => Mux255.IN9
In_select_2[2] => Mux128.IN8
In_select_2[2] => Mux129.IN8
In_select_2[2] => Mux130.IN8
In_select_2[2] => Mux131.IN8
In_select_2[2] => Mux132.IN8
In_select_2[2] => Mux133.IN8
In_select_2[2] => Mux134.IN8
In_select_2[2] => Mux135.IN8
In_select_2[2] => Mux136.IN8
In_select_2[2] => Mux137.IN8
In_select_2[2] => Mux138.IN8
In_select_2[2] => Mux139.IN8
In_select_2[2] => Mux140.IN8
In_select_2[2] => Mux141.IN8
In_select_2[2] => Mux142.IN8
In_select_2[2] => Mux143.IN8
In_select_2[2] => Mux144.IN8
In_select_2[2] => Mux145.IN8
In_select_2[2] => Mux146.IN8
In_select_2[2] => Mux147.IN8
In_select_2[2] => Mux148.IN8
In_select_2[2] => Mux149.IN8
In_select_2[2] => Mux150.IN8
In_select_2[2] => Mux151.IN8
In_select_2[2] => Mux152.IN8
In_select_2[2] => Mux153.IN8
In_select_2[2] => Mux154.IN8
In_select_2[2] => Mux155.IN8
In_select_2[2] => Mux156.IN8
In_select_2[2] => Mux157.IN8
In_select_2[2] => Mux158.IN8
In_select_2[2] => Mux159.IN8
In_select_2[2] => Mux160.IN8
In_select_2[2] => Mux161.IN8
In_select_2[2] => Mux162.IN8
In_select_2[2] => Mux163.IN8
In_select_2[2] => Mux164.IN8
In_select_2[2] => Mux165.IN8
In_select_2[2] => Mux166.IN8
In_select_2[2] => Mux167.IN8
In_select_2[2] => Mux168.IN8
In_select_2[2] => Mux169.IN8
In_select_2[2] => Mux170.IN8
In_select_2[2] => Mux171.IN8
In_select_2[2] => Mux172.IN8
In_select_2[2] => Mux173.IN8
In_select_2[2] => Mux174.IN8
In_select_2[2] => Mux175.IN8
In_select_2[2] => Mux176.IN8
In_select_2[2] => Mux177.IN8
In_select_2[2] => Mux178.IN8
In_select_2[2] => Mux179.IN8
In_select_2[2] => Mux180.IN8
In_select_2[2] => Mux181.IN8
In_select_2[2] => Mux182.IN8
In_select_2[2] => Mux183.IN8
In_select_2[2] => Mux184.IN8
In_select_2[2] => Mux185.IN8
In_select_2[2] => Mux186.IN8
In_select_2[2] => Mux187.IN8
In_select_2[2] => Mux188.IN8
In_select_2[2] => Mux189.IN8
In_select_2[2] => Mux190.IN8
In_select_2[2] => Mux191.IN8
In_select_2[2] => Mux192.IN8
In_select_2[2] => Mux193.IN8
In_select_2[2] => Mux194.IN8
In_select_2[2] => Mux195.IN8
In_select_2[2] => Mux196.IN8
In_select_2[2] => Mux197.IN8
In_select_2[2] => Mux198.IN8
In_select_2[2] => Mux199.IN8
In_select_2[2] => Mux200.IN8
In_select_2[2] => Mux201.IN8
In_select_2[2] => Mux202.IN8
In_select_2[2] => Mux203.IN8
In_select_2[2] => Mux204.IN8
In_select_2[2] => Mux205.IN8
In_select_2[2] => Mux206.IN8
In_select_2[2] => Mux207.IN8
In_select_2[2] => Mux208.IN8
In_select_2[2] => Mux209.IN8
In_select_2[2] => Mux210.IN8
In_select_2[2] => Mux211.IN8
In_select_2[2] => Mux212.IN8
In_select_2[2] => Mux213.IN8
In_select_2[2] => Mux214.IN8
In_select_2[2] => Mux215.IN8
In_select_2[2] => Mux216.IN8
In_select_2[2] => Mux217.IN8
In_select_2[2] => Mux218.IN8
In_select_2[2] => Mux219.IN8
In_select_2[2] => Mux220.IN8
In_select_2[2] => Mux221.IN8
In_select_2[2] => Mux222.IN8
In_select_2[2] => Mux223.IN8
In_select_2[2] => Mux224.IN8
In_select_2[2] => Mux225.IN8
In_select_2[2] => Mux226.IN8
In_select_2[2] => Mux227.IN8
In_select_2[2] => Mux228.IN8
In_select_2[2] => Mux229.IN8
In_select_2[2] => Mux230.IN8
In_select_2[2] => Mux231.IN8
In_select_2[2] => Mux232.IN8
In_select_2[2] => Mux233.IN8
In_select_2[2] => Mux234.IN8
In_select_2[2] => Mux235.IN8
In_select_2[2] => Mux236.IN8
In_select_2[2] => Mux237.IN8
In_select_2[2] => Mux238.IN8
In_select_2[2] => Mux239.IN8
In_select_2[2] => Mux240.IN8
In_select_2[2] => Mux241.IN8
In_select_2[2] => Mux242.IN8
In_select_2[2] => Mux243.IN8
In_select_2[2] => Mux244.IN8
In_select_2[2] => Mux245.IN8
In_select_2[2] => Mux246.IN8
In_select_2[2] => Mux247.IN8
In_select_2[2] => Mux248.IN8
In_select_2[2] => Mux249.IN8
In_select_2[2] => Mux250.IN8
In_select_2[2] => Mux251.IN8
In_select_2[2] => Mux252.IN8
In_select_2[2] => Mux253.IN8
In_select_2[2] => Mux254.IN8
In_select_2[2] => Mux255.IN8
Out_select_1[0] => c1.IN0
Out_select_1[0] => c3.IN0
Out_select_1[0] => c0.IN0
Out_select_1[0] => c2.IN0
Out_select_1[1] => c2.IN1
Out_select_1[1] => c3.IN1
Out_select_1[1] => c0.IN1
Out_select_1[1] => c1.IN1
Out_select_1[2] => c4[0].IN1
Out_select_1[2] => c5[0].IN1
Out_select_1[2] => c6[0].IN1
Out_select_1[2] => c7[0].IN1
Out_select_1[2] => c0[0].IN1
Out_select_1[2] => c1[0].IN1
Out_select_1[2] => c2[0].IN1
Out_select_1[2] => c3[0].IN1
Out_select_2[0] => b1.IN0
Out_select_2[0] => b3.IN0
Out_select_2[0] => b0.IN0
Out_select_2[0] => b2.IN0
Out_select_2[1] => b2.IN1
Out_select_2[1] => b3.IN1
Out_select_2[1] => b0.IN1
Out_select_2[1] => b1.IN1
Out_select_2[2] => b4[0].IN1
Out_select_2[2] => b5[0].IN1
Out_select_2[2] => b6[0].IN1
Out_select_2[2] => b7[0].IN1
Out_select_2[2] => b0[0].IN1
Out_select_2[2] => b1[0].IN1
Out_select_2[2] => b2[0].IN1
Out_select_2[2] => b3[0].IN1
O0[0] <= RegisterNo[0][0].DB_MAX_OUTPUT_PORT_TYPE
O0[1] <= RegisterNo[0][1].DB_MAX_OUTPUT_PORT_TYPE
O0[2] <= RegisterNo[0][2].DB_MAX_OUTPUT_PORT_TYPE
O0[3] <= RegisterNo[0][3].DB_MAX_OUTPUT_PORT_TYPE
O0[4] <= RegisterNo[0][4].DB_MAX_OUTPUT_PORT_TYPE
O0[5] <= RegisterNo[0][5].DB_MAX_OUTPUT_PORT_TYPE
O0[6] <= RegisterNo[0][6].DB_MAX_OUTPUT_PORT_TYPE
O0[7] <= RegisterNo[0][7].DB_MAX_OUTPUT_PORT_TYPE
O0[8] <= RegisterNo[0][8].DB_MAX_OUTPUT_PORT_TYPE
O0[9] <= RegisterNo[0][9].DB_MAX_OUTPUT_PORT_TYPE
O0[10] <= RegisterNo[0][10].DB_MAX_OUTPUT_PORT_TYPE
O0[11] <= RegisterNo[0][11].DB_MAX_OUTPUT_PORT_TYPE
O0[12] <= RegisterNo[0][12].DB_MAX_OUTPUT_PORT_TYPE
O0[13] <= RegisterNo[0][13].DB_MAX_OUTPUT_PORT_TYPE
O0[14] <= RegisterNo[0][14].DB_MAX_OUTPUT_PORT_TYPE
O0[15] <= RegisterNo[0][15].DB_MAX_OUTPUT_PORT_TYPE
O1[0] <= RegisterNo[1][0].DB_MAX_OUTPUT_PORT_TYPE
O1[1] <= RegisterNo[1][1].DB_MAX_OUTPUT_PORT_TYPE
O1[2] <= RegisterNo[1][2].DB_MAX_OUTPUT_PORT_TYPE
O1[3] <= RegisterNo[1][3].DB_MAX_OUTPUT_PORT_TYPE
O1[4] <= RegisterNo[1][4].DB_MAX_OUTPUT_PORT_TYPE
O1[5] <= RegisterNo[1][5].DB_MAX_OUTPUT_PORT_TYPE
O1[6] <= RegisterNo[1][6].DB_MAX_OUTPUT_PORT_TYPE
O1[7] <= RegisterNo[1][7].DB_MAX_OUTPUT_PORT_TYPE
O1[8] <= RegisterNo[1][8].DB_MAX_OUTPUT_PORT_TYPE
O1[9] <= RegisterNo[1][9].DB_MAX_OUTPUT_PORT_TYPE
O1[10] <= RegisterNo[1][10].DB_MAX_OUTPUT_PORT_TYPE
O1[11] <= RegisterNo[1][11].DB_MAX_OUTPUT_PORT_TYPE
O1[12] <= RegisterNo[1][12].DB_MAX_OUTPUT_PORT_TYPE
O1[13] <= RegisterNo[1][13].DB_MAX_OUTPUT_PORT_TYPE
O1[14] <= RegisterNo[1][14].DB_MAX_OUTPUT_PORT_TYPE
O1[15] <= RegisterNo[1][15].DB_MAX_OUTPUT_PORT_TYPE
O2[0] <= RegisterNo[2][0].DB_MAX_OUTPUT_PORT_TYPE
O2[1] <= RegisterNo[2][1].DB_MAX_OUTPUT_PORT_TYPE
O2[2] <= RegisterNo[2][2].DB_MAX_OUTPUT_PORT_TYPE
O2[3] <= RegisterNo[2][3].DB_MAX_OUTPUT_PORT_TYPE
O2[4] <= RegisterNo[2][4].DB_MAX_OUTPUT_PORT_TYPE
O2[5] <= RegisterNo[2][5].DB_MAX_OUTPUT_PORT_TYPE
O2[6] <= RegisterNo[2][6].DB_MAX_OUTPUT_PORT_TYPE
O2[7] <= RegisterNo[2][7].DB_MAX_OUTPUT_PORT_TYPE
O2[8] <= RegisterNo[2][8].DB_MAX_OUTPUT_PORT_TYPE
O2[9] <= RegisterNo[2][9].DB_MAX_OUTPUT_PORT_TYPE
O2[10] <= RegisterNo[2][10].DB_MAX_OUTPUT_PORT_TYPE
O2[11] <= RegisterNo[2][11].DB_MAX_OUTPUT_PORT_TYPE
O2[12] <= RegisterNo[2][12].DB_MAX_OUTPUT_PORT_TYPE
O2[13] <= RegisterNo[2][13].DB_MAX_OUTPUT_PORT_TYPE
O2[14] <= RegisterNo[2][14].DB_MAX_OUTPUT_PORT_TYPE
O2[15] <= RegisterNo[2][15].DB_MAX_OUTPUT_PORT_TYPE
O3[0] <= RegisterNo[3][0].DB_MAX_OUTPUT_PORT_TYPE
O3[1] <= RegisterNo[3][1].DB_MAX_OUTPUT_PORT_TYPE
O3[2] <= RegisterNo[3][2].DB_MAX_OUTPUT_PORT_TYPE
O3[3] <= RegisterNo[3][3].DB_MAX_OUTPUT_PORT_TYPE
O3[4] <= RegisterNo[3][4].DB_MAX_OUTPUT_PORT_TYPE
O3[5] <= RegisterNo[3][5].DB_MAX_OUTPUT_PORT_TYPE
O3[6] <= RegisterNo[3][6].DB_MAX_OUTPUT_PORT_TYPE
O3[7] <= RegisterNo[3][7].DB_MAX_OUTPUT_PORT_TYPE
O3[8] <= RegisterNo[3][8].DB_MAX_OUTPUT_PORT_TYPE
O3[9] <= RegisterNo[3][9].DB_MAX_OUTPUT_PORT_TYPE
O3[10] <= RegisterNo[3][10].DB_MAX_OUTPUT_PORT_TYPE
O3[11] <= RegisterNo[3][11].DB_MAX_OUTPUT_PORT_TYPE
O3[12] <= RegisterNo[3][12].DB_MAX_OUTPUT_PORT_TYPE
O3[13] <= RegisterNo[3][13].DB_MAX_OUTPUT_PORT_TYPE
O3[14] <= RegisterNo[3][14].DB_MAX_OUTPUT_PORT_TYPE
O3[15] <= RegisterNo[3][15].DB_MAX_OUTPUT_PORT_TYPE
O4[0] <= RegisterNo[4][0].DB_MAX_OUTPUT_PORT_TYPE
O4[1] <= RegisterNo[4][1].DB_MAX_OUTPUT_PORT_TYPE
O4[2] <= RegisterNo[4][2].DB_MAX_OUTPUT_PORT_TYPE
O4[3] <= RegisterNo[4][3].DB_MAX_OUTPUT_PORT_TYPE
O4[4] <= RegisterNo[4][4].DB_MAX_OUTPUT_PORT_TYPE
O4[5] <= RegisterNo[4][5].DB_MAX_OUTPUT_PORT_TYPE
O4[6] <= RegisterNo[4][6].DB_MAX_OUTPUT_PORT_TYPE
O4[7] <= RegisterNo[4][7].DB_MAX_OUTPUT_PORT_TYPE
O4[8] <= RegisterNo[4][8].DB_MAX_OUTPUT_PORT_TYPE
O4[9] <= RegisterNo[4][9].DB_MAX_OUTPUT_PORT_TYPE
O4[10] <= RegisterNo[4][10].DB_MAX_OUTPUT_PORT_TYPE
O4[11] <= RegisterNo[4][11].DB_MAX_OUTPUT_PORT_TYPE
O4[12] <= RegisterNo[4][12].DB_MAX_OUTPUT_PORT_TYPE
O4[13] <= RegisterNo[4][13].DB_MAX_OUTPUT_PORT_TYPE
O4[14] <= RegisterNo[4][14].DB_MAX_OUTPUT_PORT_TYPE
O4[15] <= RegisterNo[4][15].DB_MAX_OUTPUT_PORT_TYPE
O5[0] <= RegisterNo[5][0].DB_MAX_OUTPUT_PORT_TYPE
O5[1] <= RegisterNo[5][1].DB_MAX_OUTPUT_PORT_TYPE
O5[2] <= RegisterNo[5][2].DB_MAX_OUTPUT_PORT_TYPE
O5[3] <= RegisterNo[5][3].DB_MAX_OUTPUT_PORT_TYPE
O5[4] <= RegisterNo[5][4].DB_MAX_OUTPUT_PORT_TYPE
O5[5] <= RegisterNo[5][5].DB_MAX_OUTPUT_PORT_TYPE
O5[6] <= RegisterNo[5][6].DB_MAX_OUTPUT_PORT_TYPE
O5[7] <= RegisterNo[5][7].DB_MAX_OUTPUT_PORT_TYPE
O5[8] <= RegisterNo[5][8].DB_MAX_OUTPUT_PORT_TYPE
O5[9] <= RegisterNo[5][9].DB_MAX_OUTPUT_PORT_TYPE
O5[10] <= RegisterNo[5][10].DB_MAX_OUTPUT_PORT_TYPE
O5[11] <= RegisterNo[5][11].DB_MAX_OUTPUT_PORT_TYPE
O5[12] <= RegisterNo[5][12].DB_MAX_OUTPUT_PORT_TYPE
O5[13] <= RegisterNo[5][13].DB_MAX_OUTPUT_PORT_TYPE
O5[14] <= RegisterNo[5][14].DB_MAX_OUTPUT_PORT_TYPE
O5[15] <= RegisterNo[5][15].DB_MAX_OUTPUT_PORT_TYPE
O6[0] <= RegisterNo[6][0].DB_MAX_OUTPUT_PORT_TYPE
O6[1] <= RegisterNo[6][1].DB_MAX_OUTPUT_PORT_TYPE
O6[2] <= RegisterNo[6][2].DB_MAX_OUTPUT_PORT_TYPE
O6[3] <= RegisterNo[6][3].DB_MAX_OUTPUT_PORT_TYPE
O6[4] <= RegisterNo[6][4].DB_MAX_OUTPUT_PORT_TYPE
O6[5] <= RegisterNo[6][5].DB_MAX_OUTPUT_PORT_TYPE
O6[6] <= RegisterNo[6][6].DB_MAX_OUTPUT_PORT_TYPE
O6[7] <= RegisterNo[6][7].DB_MAX_OUTPUT_PORT_TYPE
O6[8] <= RegisterNo[6][8].DB_MAX_OUTPUT_PORT_TYPE
O6[9] <= RegisterNo[6][9].DB_MAX_OUTPUT_PORT_TYPE
O6[10] <= RegisterNo[6][10].DB_MAX_OUTPUT_PORT_TYPE
O6[11] <= RegisterNo[6][11].DB_MAX_OUTPUT_PORT_TYPE
O6[12] <= RegisterNo[6][12].DB_MAX_OUTPUT_PORT_TYPE
O6[13] <= RegisterNo[6][13].DB_MAX_OUTPUT_PORT_TYPE
O6[14] <= RegisterNo[6][14].DB_MAX_OUTPUT_PORT_TYPE
O6[15] <= RegisterNo[6][15].DB_MAX_OUTPUT_PORT_TYPE
O7[0] <= RegisterNo[7][0].DB_MAX_OUTPUT_PORT_TYPE
O7[1] <= RegisterNo[7][1].DB_MAX_OUTPUT_PORT_TYPE
O7[2] <= RegisterNo[7][2].DB_MAX_OUTPUT_PORT_TYPE
O7[3] <= RegisterNo[7][3].DB_MAX_OUTPUT_PORT_TYPE
O7[4] <= RegisterNo[7][4].DB_MAX_OUTPUT_PORT_TYPE
O7[5] <= RegisterNo[7][5].DB_MAX_OUTPUT_PORT_TYPE
O7[6] <= RegisterNo[7][6].DB_MAX_OUTPUT_PORT_TYPE
O7[7] <= RegisterNo[7][7].DB_MAX_OUTPUT_PORT_TYPE
O7[8] <= RegisterNo[7][8].DB_MAX_OUTPUT_PORT_TYPE
O7[9] <= RegisterNo[7][9].DB_MAX_OUTPUT_PORT_TYPE
O7[10] <= RegisterNo[7][10].DB_MAX_OUTPUT_PORT_TYPE
O7[11] <= RegisterNo[7][11].DB_MAX_OUTPUT_PORT_TYPE
O7[12] <= RegisterNo[7][12].DB_MAX_OUTPUT_PORT_TYPE
O7[13] <= RegisterNo[7][13].DB_MAX_OUTPUT_PORT_TYPE
O7[14] <= RegisterNo[7][14].DB_MAX_OUTPUT_PORT_TYPE
O7[15] <= RegisterNo[7][15].DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1
lm_address[0] => alu_out_temp.DATAB
lm_address[0] => lm_address_out.DATAA
lm_address[1] => alu_out_temp.DATAB
lm_address[1] => lm_address_out.DATAA
lm_address[2] => alu_out_temp.DATAB
lm_address[2] => lm_address_out.DATAA
lm_address[3] => alu_out_temp.DATAB
lm_address[3] => lm_address_out.DATAA
lm_address[4] => alu_out_temp.DATAB
lm_address[4] => lm_address_out.DATAA
lm_address[5] => alu_out_temp.DATAB
lm_address[5] => lm_address_out.DATAA
lm_address[6] => alu_out_temp.DATAB
lm_address[6] => lm_address_out.DATAA
lm_address[7] => alu_out_temp.DATAB
lm_address[7] => lm_address_out.DATAA
lm_address[8] => alu_out_temp.DATAB
lm_address[8] => lm_address_out.DATAA
lm_address[9] => alu_out_temp.DATAB
lm_address[9] => lm_address_out.DATAA
lm_address[10] => alu_out_temp.DATAB
lm_address[10] => lm_address_out.DATAA
lm_address[11] => alu_out_temp.DATAB
lm_address[11] => lm_address_out.DATAA
lm_address[12] => alu_out_temp.DATAB
lm_address[12] => lm_address_out.DATAA
lm_address[13] => alu_out_temp.DATAB
lm_address[13] => lm_address_out.DATAA
lm_address[14] => alu_out_temp.DATAB
lm_address[14] => lm_address_out.DATAA
lm_address[15] => alu_out_temp.DATAB
lm_address[15] => lm_address_out.DATAA
pc[0] => pc_out[0].DATAIN
pc[1] => pc_out[1].DATAIN
pc[2] => pc_out[2].DATAIN
pc[3] => pc_out[3].DATAIN
pc[4] => pc_out[4].DATAIN
pc[5] => pc_out[5].DATAIN
pc[6] => pc_out[6].DATAIN
pc[7] => pc_out[7].DATAIN
pc[8] => pc_out[8].DATAIN
pc[9] => pc_out[9].DATAIN
pc[10] => pc_out[10].DATAIN
pc[11] => pc_out[11].DATAIN
pc[12] => pc_out[12].DATAIN
pc[13] => pc_out[13].DATAIN
pc[14] => pc_out[14].DATAIN
pc[15] => pc_out[15].DATAIN
pc_inc[0] => alu_out_temp.DATAB
pc_inc[0] => pc_inc_out[0].DATAIN
pc_inc[1] => alu_out_temp.DATAB
pc_inc[1] => pc_inc_out[1].DATAIN
pc_inc[2] => alu_out_temp.DATAB
pc_inc[2] => pc_inc_out[2].DATAIN
pc_inc[3] => alu_out_temp.DATAB
pc_inc[3] => pc_inc_out[3].DATAIN
pc_inc[4] => alu_out_temp.DATAB
pc_inc[4] => pc_inc_out[4].DATAIN
pc_inc[5] => alu_out_temp.DATAB
pc_inc[5] => pc_inc_out[5].DATAIN
pc_inc[6] => alu_out_temp.DATAB
pc_inc[6] => pc_inc_out[6].DATAIN
pc_inc[7] => alu_out_temp.DATAB
pc_inc[7] => pc_inc_out[7].DATAIN
pc_inc[8] => alu_out_temp.DATAB
pc_inc[8] => pc_inc_out[8].DATAIN
pc_inc[9] => alu_out_temp.DATAB
pc_inc[9] => pc_inc_out[9].DATAIN
pc_inc[10] => alu_out_temp.DATAB
pc_inc[10] => pc_inc_out[10].DATAIN
pc_inc[11] => alu_out_temp.DATAB
pc_inc[11] => pc_inc_out[11].DATAIN
pc_inc[12] => alu_out_temp.DATAB
pc_inc[12] => pc_inc_out[12].DATAIN
pc_inc[13] => alu_out_temp.DATAB
pc_inc[13] => pc_inc_out[13].DATAIN
pc_inc[14] => alu_out_temp.DATAB
pc_inc[14] => pc_inc_out[14].DATAIN
pc_inc[15] => alu_out_temp.DATAB
pc_inc[15] => pc_inc_out[15].DATAIN
operand_1[0] => Equal9.IN15
operand_1[0] => op1[0].DATAB
operand_1[1] => Equal9.IN14
operand_1[1] => op1[1].DATAB
operand_1[2] => Equal9.IN13
operand_1[2] => op1[2].DATAB
operand_1[3] => Equal9.IN12
operand_1[3] => op1[3].DATAB
operand_1[4] => Equal9.IN11
operand_1[4] => op1[4].DATAB
operand_1[5] => Equal9.IN10
operand_1[5] => op1[5].DATAB
operand_1[6] => Equal9.IN9
operand_1[6] => op1[6].DATAB
operand_1[7] => Equal9.IN8
operand_1[7] => op1[7].DATAB
operand_1[8] => Equal9.IN7
operand_1[8] => op1[8].DATAB
operand_1[9] => Equal9.IN6
operand_1[9] => op1[9].DATAB
operand_1[10] => Equal9.IN5
operand_1[10] => op1[10].DATAB
operand_1[11] => Equal9.IN4
operand_1[11] => op1[11].DATAB
operand_1[12] => Equal9.IN3
operand_1[12] => op1[12].DATAB
operand_1[13] => Equal9.IN2
operand_1[13] => op1[13].DATAB
operand_1[14] => Equal9.IN1
operand_1[14] => op1[14].DATAB
operand_1[15] => Equal9.IN0
operand_1[15] => op1[15].DATAB
operand_2[0] => Equal9.IN31
operand_2[0] => op2[0].DATAB
operand_2[0] => alu_out_temp.DATAB
operand_2[1] => Equal9.IN30
operand_2[1] => op2[1].DATAB
operand_2[1] => alu_out_temp.DATAB
operand_2[2] => Equal9.IN29
operand_2[2] => op2[2].DATAB
operand_2[2] => alu_out_temp.DATAB
operand_2[3] => Equal9.IN28
operand_2[3] => op2[3].DATAB
operand_2[3] => alu_out_temp.DATAB
operand_2[4] => Equal9.IN27
operand_2[4] => op2[4].DATAB
operand_2[4] => alu_out_temp.DATAB
operand_2[5] => Equal9.IN26
operand_2[5] => op2[5].DATAB
operand_2[5] => alu_out_temp.DATAB
operand_2[6] => Equal9.IN25
operand_2[6] => op2[6].DATAB
operand_2[6] => alu_out_temp.DATAB
operand_2[7] => Equal9.IN24
operand_2[7] => op2[7].DATAB
operand_2[7] => alu_out_temp.DATAB
operand_2[8] => Equal9.IN23
operand_2[8] => op2[8].DATAB
operand_2[8] => alu_out_temp.DATAB
operand_2[9] => Equal9.IN22
operand_2[9] => op2[9].DATAB
operand_2[9] => alu_out_temp.DATAB
operand_2[10] => Equal9.IN21
operand_2[10] => op2[10].DATAB
operand_2[10] => alu_out_temp.DATAB
operand_2[11] => Equal9.IN20
operand_2[11] => op2[11].DATAB
operand_2[11] => alu_out_temp.DATAB
operand_2[12] => Equal9.IN19
operand_2[12] => op2[12].DATAB
operand_2[12] => alu_out_temp.DATAB
operand_2[13] => Equal9.IN18
operand_2[13] => op2[13].DATAB
operand_2[13] => alu_out_temp.DATAB
operand_2[14] => Equal9.IN17
operand_2[14] => op2[14].DATAB
operand_2[14] => alu_out_temp.DATAB
operand_2[15] => Equal9.IN16
operand_2[15] => op2[15].DATAB
operand_2[15] => alu_out_temp.DATAB
ir[0] => op2.DATAB
ir[0] => op1[0].DATAA
ir[0] => alu_out_temp.DATAB
ir[0] => ir_out[0].DATAIN
ir[1] => op2.DATAB
ir[1] => op1[1].DATAA
ir[1] => alu_out_temp.DATAB
ir[1] => ir_out[1].DATAIN
ir[2] => op2.DATAB
ir[2] => op1[2].DATAA
ir[2] => alu_out_temp.DATAB
ir[2] => ir_out[2].DATAIN
ir[3] => op2.DATAB
ir[3] => op1[3].DATAA
ir[3] => alu_out_temp.DATAB
ir[3] => ir_out[3].DATAIN
ir[3] => Equal3.IN2
ir[4] => op2.DATAB
ir[4] => op1[4].DATAA
ir[4] => alu_out_temp.DATAB
ir[4] => ir_out[4].DATAIN
ir[4] => Equal3.IN1
ir[5] => op2.DATAB
ir[5] => op1[15].DATAA
ir[5] => op2.DATAB
ir[5] => op1[14].DATAA
ir[5] => op2.DATAB
ir[5] => op1[13].DATAA
ir[5] => op2.DATAB
ir[5] => op1[12].DATAA
ir[5] => op2.DATAB
ir[5] => op1[11].DATAA
ir[5] => op2.DATAB
ir[5] => op1[10].DATAA
ir[5] => op2.DATAB
ir[5] => op1[9].DATAA
ir[5] => op2.DATAB
ir[5] => op1[8].DATAA
ir[5] => op2.DATAB
ir[5] => op1[7].DATAA
ir[5] => op2.DATAB
ir[5] => op1[6].DATAA
ir[5] => op2.DATAB
ir[5] => op1[5].DATAA
ir[5] => alu_out_temp.DATAB
ir[5] => ir_out[5].DATAIN
ir[5] => Equal3.IN0
ir[6] => alu_out_temp.DATAB
ir[6] => ir_out[6].DATAIN
ir[6] => Equal5.IN2
ir[7] => alu_out_temp.DATAB
ir[7] => ir_out[7].DATAIN
ir[7] => Equal5.IN1
ir[8] => alu_out_temp.DATAB
ir[8] => ir_out[8].DATAIN
ir[8] => Equal5.IN0
ir[9] => ir_out[9].DATAIN
ir[9] => Equal8.IN2
ir[10] => ir_out[10].DATAIN
ir[10] => Equal8.IN1
ir[11] => ir_out[11].DATAIN
ir[11] => Equal8.IN0
ir[12] => ir_out[12].DATAIN
ir[12] => Equal1.IN3
ir[12] => Equal2.IN3
ir[12] => Equal4.IN0
ir[12] => Equal6.IN3
ir[12] => Equal7.IN1
ir[12] => Equal11.IN3
ir[12] => Equal14.IN0
ir[12] => Equal16.IN2
ir[13] => ir_out[13].DATAIN
ir[13] => Equal1.IN2
ir[13] => Equal2.IN2
ir[13] => Equal4.IN3
ir[13] => Equal6.IN0
ir[13] => Equal7.IN0
ir[13] => Equal11.IN2
ir[13] => Equal12.IN2
ir[13] => Equal13.IN1
ir[13] => Equal14.IN3
ir[13] => Equal16.IN1
ir[13] => Equal17.IN2
ir[13] => Equal18.IN1
ir[14] => ir_out[14].DATAIN
ir[14] => Equal0.IN1
ir[14] => Equal1.IN1
ir[14] => Equal2.IN1
ir[14] => Equal4.IN2
ir[14] => Equal6.IN2
ir[14] => Equal7.IN3
ir[14] => Equal11.IN0
ir[14] => Equal12.IN0
ir[14] => Equal13.IN0
ir[14] => Equal14.IN2
ir[14] => Equal15.IN0
ir[14] => Equal16.IN0
ir[14] => Equal17.IN1
ir[14] => Equal18.IN0
ir[15] => ir_out[15].DATAIN
ir[15] => Equal0.IN0
ir[15] => Equal1.IN0
ir[15] => Equal2.IN0
ir[15] => Equal4.IN1
ir[15] => Equal6.IN1
ir[15] => Equal7.IN2
ir[15] => Equal11.IN1
ir[15] => Equal12.IN1
ir[15] => Equal13.IN2
ir[15] => Equal14.IN1
ir[15] => Equal15.IN1
ir[15] => Equal16.IN3
ir[15] => Equal17.IN0
ir[15] => Equal18.IN2
control_word[0] => control_word_out[0].DATAIN
control_word[1] => control_word_out[1].DATAIN
control_word[2] => alu_out_temp.OUTPUTSELECT
control_word[2] => alu_out_temp.OUTPUTSELECT
control_word[2] => alu_out_temp.OUTPUTSELECT
control_word[2] => alu_out_temp.OUTPUTSELECT
control_word[2] => alu_out_temp.OUTPUTSELECT
control_word[2] => alu_out_temp.OUTPUTSELECT
control_word[2] => alu_out_temp.OUTPUTSELECT
control_word[2] => alu_out_temp.OUTPUTSELECT
control_word[2] => alu_out_temp.OUTPUTSELECT
control_word[2] => alu_out_temp.OUTPUTSELECT
control_word[2] => alu_out_temp.OUTPUTSELECT
control_word[2] => alu_out_temp.OUTPUTSELECT
control_word[2] => alu_out_temp.OUTPUTSELECT
control_word[2] => alu_out_temp.OUTPUTSELECT
control_word[2] => alu_out_temp.OUTPUTSELECT
control_word[2] => alu_out_temp.OUTPUTSELECT
control_word[2] => control_word_out[2].DATAIN
control_word[3] => control_word_out_temp7.IN0
control_word[3] => control_word_out[3].DATAIN
control_word[4] => control_word_out_temp7.IN0
control_word[4] => control_word_out[4].DATAIN
control_word[5] => beq_condn_bit.IN1
control_word[5] => control_word_out[5].DATAIN
control_word[6] => control_word_out[6].DATAIN
control_word[7] => control_word_out_temp7.DATAA
control_word[7] => c_temp.IN1
control_word[7] => z_temp.IN1
control_word[8] => control_word_out[8].DATAIN
control_word[9] => control_word_out[9].DATAIN
control_word[10] => control_word_out[10].DATAIN
control_word[11] => z_temp.IN0
control_word[11] => control_word_out[11].DATAIN
control_word[12] => c_temp.IN0
control_word[12] => control_word_out[12].DATAIN
control_word[13] => control_word_out[13].DATAIN
control_word[14] => control_word_out[14].DATAIN
control_word[15] => ALU:Alu1.Op_select
control_word[15] => control_word_out[15].DATAIN
jump_addr[0] => jump_addr_out[0].DATAB
jump_addr[1] => jump_addr_out[1].DATAB
jump_addr[2] => jump_addr_out[2].DATAB
jump_addr[3] => jump_addr_out[3].DATAB
jump_addr[4] => jump_addr_out[4].DATAB
jump_addr[5] => jump_addr_out[5].DATAB
jump_addr[6] => jump_addr_out[6].DATAB
jump_addr[7] => jump_addr_out[7].DATAB
jump_addr[8] => jump_addr_out[8].DATAB
jump_addr[9] => jump_addr_out[9].DATAB
jump_addr[10] => jump_addr_out[10].DATAB
jump_addr[11] => jump_addr_out[11].DATAB
jump_addr[12] => jump_addr_out[12].DATAB
jump_addr[13] => jump_addr_out[13].DATAB
jump_addr[14] => jump_addr_out[14].DATAB
jump_addr[15] => jump_addr_out[15].DATAB
prop => beq_condn_bit.IN1
prop => c_temp.IN1
prop => z_temp.IN1
enable => beq_condn_bit.IN1
enable => c_temp.IN1
enable => z_temp.IN1
zin => z_temp.DATAA
zin => control_word_out_temp7.IN1
cin => c_temp.DATAA
cin => control_word_out_temp7.IN1
lm_address_out[0] <= lm_address_out.DB_MAX_OUTPUT_PORT_TYPE
lm_address_out[1] <= lm_address_out.DB_MAX_OUTPUT_PORT_TYPE
lm_address_out[2] <= lm_address_out.DB_MAX_OUTPUT_PORT_TYPE
lm_address_out[3] <= lm_address_out.DB_MAX_OUTPUT_PORT_TYPE
lm_address_out[4] <= lm_address_out.DB_MAX_OUTPUT_PORT_TYPE
lm_address_out[5] <= lm_address_out.DB_MAX_OUTPUT_PORT_TYPE
lm_address_out[6] <= lm_address_out.DB_MAX_OUTPUT_PORT_TYPE
lm_address_out[7] <= lm_address_out.DB_MAX_OUTPUT_PORT_TYPE
lm_address_out[8] <= lm_address_out.DB_MAX_OUTPUT_PORT_TYPE
lm_address_out[9] <= lm_address_out.DB_MAX_OUTPUT_PORT_TYPE
lm_address_out[10] <= lm_address_out.DB_MAX_OUTPUT_PORT_TYPE
lm_address_out[11] <= lm_address_out.DB_MAX_OUTPUT_PORT_TYPE
lm_address_out[12] <= lm_address_out.DB_MAX_OUTPUT_PORT_TYPE
lm_address_out[13] <= lm_address_out.DB_MAX_OUTPUT_PORT_TYPE
lm_address_out[14] <= lm_address_out.DB_MAX_OUTPUT_PORT_TYPE
lm_address_out[15] <= lm_address_out.DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[0] <= pc_inc[0].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[1] <= pc_inc[1].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[2] <= pc_inc[2].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[3] <= pc_inc[3].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[4] <= pc_inc[4].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[5] <= pc_inc[5].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[6] <= pc_inc[6].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[7] <= pc_inc[7].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[8] <= pc_inc[8].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[9] <= pc_inc[9].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[10] <= pc_inc[10].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[11] <= pc_inc[11].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[12] <= pc_inc[12].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[13] <= pc_inc[13].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[14] <= pc_inc[14].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[15] <= pc_inc[15].DB_MAX_OUTPUT_PORT_TYPE
alu_out[0] <= alu_out_temp.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out_temp.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out_temp.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out_temp.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out_temp.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out_temp.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out_temp.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out_temp.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= alu_out_temp.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= alu_out_temp.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= alu_out_temp.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= alu_out_temp.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= alu_out_temp.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= alu_out_temp.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= alu_out_temp.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= alu_out_temp.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= ir[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= ir[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= ir[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= ir[7].DB_MAX_OUTPUT_PORT_TYPE
ir_out[8] <= ir[8].DB_MAX_OUTPUT_PORT_TYPE
ir_out[9] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
ir_out[10] <= ir[10].DB_MAX_OUTPUT_PORT_TYPE
ir_out[11] <= ir[11].DB_MAX_OUTPUT_PORT_TYPE
ir_out[12] <= ir[12].DB_MAX_OUTPUT_PORT_TYPE
ir_out[13] <= ir[13].DB_MAX_OUTPUT_PORT_TYPE
ir_out[14] <= ir[14].DB_MAX_OUTPUT_PORT_TYPE
ir_out[15] <= ir[15].DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[0] <= jump_addr_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[1] <= jump_addr_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[2] <= jump_addr_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[3] <= jump_addr_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[4] <= jump_addr_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[5] <= jump_addr_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[6] <= jump_addr_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[7] <= jump_addr_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[8] <= jump_addr_out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[9] <= jump_addr_out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[10] <= jump_addr_out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[11] <= jump_addr_out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[12] <= jump_addr_out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[13] <= jump_addr_out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[14] <= jump_addr_out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
jump_addr_out[15] <= jump_addr_out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
cout <= c_temp.DB_MAX_OUTPUT_PORT_TYPE
zout <= z_temp.DB_MAX_OUTPUT_PORT_TYPE
wr_c_bit <= comb.DB_MAX_OUTPUT_PORT_TYPE
beq_condn_bit <= beq_condn_bit.DB_MAX_OUTPUT_PORT_TYPE
control_word_out[0] <= control_word[0].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[1] <= control_word[1].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[2] <= control_word[2].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[3] <= control_word[3].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[4] <= control_word[4].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[5] <= control_word[5].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[6] <= control_word[6].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[7] <= control_word_out_temp7.DB_MAX_OUTPUT_PORT_TYPE
control_word_out[8] <= control_word[8].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[9] <= control_word[9].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[10] <= control_word[10].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[11] <= control_word[11].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[12] <= control_word[12].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[13] <= control_word[13].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[14] <= control_word[14].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[15] <= control_word[15].DB_MAX_OUTPUT_PORT_TYPE
lm_sm_in[0] => lm_sm_out[0].DATAIN
lm_sm_in[0] => Equal10.IN2
lm_sm_in[1] => lm_sm_out[1].DATAIN
lm_sm_in[1] => Equal10.IN1
lm_sm_in[2] => lm_sm_out[2].DATAIN
lm_sm_in[2] => Equal10.IN0
lm_sm_out[0] <= lm_sm_in[0].DB_MAX_OUTPUT_PORT_TYPE
lm_sm_out[1] <= lm_sm_in[1].DB_MAX_OUTPUT_PORT_TYPE
lm_sm_out[2] <= lm_sm_in[2].DB_MAX_OUTPUT_PORT_TYPE
start_bit => lm_address_out.IN1
start_bit => lm_address_out.IN1
r7_bit <= r7_bit.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1
input_vectorf1[0] => Bit_adder_8:B1.input_vector1[0]
input_vectorf1[0] => BitwiseNand:B2.Inp1[0]
input_vectorf1[1] => Bit_adder_8:B1.input_vector1[1]
input_vectorf1[1] => BitwiseNand:B2.Inp1[1]
input_vectorf1[2] => Bit_adder_8:B1.input_vector1[2]
input_vectorf1[2] => BitwiseNand:B2.Inp1[2]
input_vectorf1[3] => Bit_adder_8:B1.input_vector1[3]
input_vectorf1[3] => BitwiseNand:B2.Inp1[3]
input_vectorf1[4] => Bit_adder_8:B1.input_vector1[4]
input_vectorf1[4] => BitwiseNand:B2.Inp1[4]
input_vectorf1[5] => Bit_adder_8:B1.input_vector1[5]
input_vectorf1[5] => BitwiseNand:B2.Inp1[5]
input_vectorf1[6] => Bit_adder_8:B1.input_vector1[6]
input_vectorf1[6] => BitwiseNand:B2.Inp1[6]
input_vectorf1[7] => Bit_adder_8:B1.input_vector1[7]
input_vectorf1[7] => BitwiseNand:B2.Inp1[7]
input_vectorf1[8] => Bit_adder_8:B1.input_vector1[8]
input_vectorf1[8] => BitwiseNand:B2.Inp1[8]
input_vectorf1[9] => Bit_adder_8:B1.input_vector1[9]
input_vectorf1[9] => BitwiseNand:B2.Inp1[9]
input_vectorf1[10] => Bit_adder_8:B1.input_vector1[10]
input_vectorf1[10] => BitwiseNand:B2.Inp1[10]
input_vectorf1[11] => Bit_adder_8:B1.input_vector1[11]
input_vectorf1[11] => BitwiseNand:B2.Inp1[11]
input_vectorf1[12] => Bit_adder_8:B1.input_vector1[12]
input_vectorf1[12] => BitwiseNand:B2.Inp1[12]
input_vectorf1[13] => Bit_adder_8:B1.input_vector1[13]
input_vectorf1[13] => BitwiseNand:B2.Inp1[13]
input_vectorf1[14] => Bit_adder_8:B1.input_vector1[14]
input_vectorf1[14] => BitwiseNand:B2.Inp1[14]
input_vectorf1[15] => Bit_adder_8:B1.input_vector1[15]
input_vectorf1[15] => BitwiseNand:B2.Inp1[15]
input_vectorf2[0] => Bit_adder_8:B1.input_vector2[0]
input_vectorf2[0] => BitwiseNand:B2.Inp2[0]
input_vectorf2[1] => Bit_adder_8:B1.input_vector2[1]
input_vectorf2[1] => BitwiseNand:B2.Inp2[1]
input_vectorf2[2] => Bit_adder_8:B1.input_vector2[2]
input_vectorf2[2] => BitwiseNand:B2.Inp2[2]
input_vectorf2[3] => Bit_adder_8:B1.input_vector2[3]
input_vectorf2[3] => BitwiseNand:B2.Inp2[3]
input_vectorf2[4] => Bit_adder_8:B1.input_vector2[4]
input_vectorf2[4] => BitwiseNand:B2.Inp2[4]
input_vectorf2[5] => Bit_adder_8:B1.input_vector2[5]
input_vectorf2[5] => BitwiseNand:B2.Inp2[5]
input_vectorf2[6] => Bit_adder_8:B1.input_vector2[6]
input_vectorf2[6] => BitwiseNand:B2.Inp2[6]
input_vectorf2[7] => Bit_adder_8:B1.input_vector2[7]
input_vectorf2[7] => BitwiseNand:B2.Inp2[7]
input_vectorf2[8] => Bit_adder_8:B1.input_vector2[8]
input_vectorf2[8] => BitwiseNand:B2.Inp2[8]
input_vectorf2[9] => Bit_adder_8:B1.input_vector2[9]
input_vectorf2[9] => BitwiseNand:B2.Inp2[9]
input_vectorf2[10] => Bit_adder_8:B1.input_vector2[10]
input_vectorf2[10] => BitwiseNand:B2.Inp2[10]
input_vectorf2[11] => Bit_adder_8:B1.input_vector2[11]
input_vectorf2[11] => BitwiseNand:B2.Inp2[11]
input_vectorf2[12] => Bit_adder_8:B1.input_vector2[12]
input_vectorf2[12] => BitwiseNand:B2.Inp2[12]
input_vectorf2[13] => Bit_adder_8:B1.input_vector2[13]
input_vectorf2[13] => BitwiseNand:B2.Inp2[13]
input_vectorf2[14] => Bit_adder_8:B1.input_vector2[14]
input_vectorf2[14] => BitwiseNand:B2.Inp2[14]
input_vectorf2[15] => Bit_adder_8:B1.input_vector2[15]
input_vectorf2[15] => BitwiseNand:B2.Inp2[15]
Op_select => Amp3.OUTPUTSELECT
Op_select => Amp3.OUTPUTSELECT
Op_select => Amp3.OUTPUTSELECT
Op_select => Amp3.OUTPUTSELECT
Op_select => Amp3.OUTPUTSELECT
Op_select => Amp3.OUTPUTSELECT
Op_select => Amp3.OUTPUTSELECT
Op_select => Amp3.OUTPUTSELECT
Op_select => Amp3.OUTPUTSELECT
Op_select => Amp3.OUTPUTSELECT
Op_select => Amp3.OUTPUTSELECT
Op_select => Amp3.OUTPUTSELECT
Op_select => Amp3.OUTPUTSELECT
Op_select => Amp3.OUTPUTSELECT
Op_select => Amp3.OUTPUTSELECT
Op_select => Amp3.OUTPUTSELECT
output_vectorf[0] <= Amp3.DB_MAX_OUTPUT_PORT_TYPE
output_vectorf[1] <= Amp3.DB_MAX_OUTPUT_PORT_TYPE
output_vectorf[2] <= Amp3.DB_MAX_OUTPUT_PORT_TYPE
output_vectorf[3] <= Amp3.DB_MAX_OUTPUT_PORT_TYPE
output_vectorf[4] <= Amp3.DB_MAX_OUTPUT_PORT_TYPE
output_vectorf[5] <= Amp3.DB_MAX_OUTPUT_PORT_TYPE
output_vectorf[6] <= Amp3.DB_MAX_OUTPUT_PORT_TYPE
output_vectorf[7] <= Amp3.DB_MAX_OUTPUT_PORT_TYPE
output_vectorf[8] <= Amp3.DB_MAX_OUTPUT_PORT_TYPE
output_vectorf[9] <= Amp3.DB_MAX_OUTPUT_PORT_TYPE
output_vectorf[10] <= Amp3.DB_MAX_OUTPUT_PORT_TYPE
output_vectorf[11] <= Amp3.DB_MAX_OUTPUT_PORT_TYPE
output_vectorf[12] <= Amp3.DB_MAX_OUTPUT_PORT_TYPE
output_vectorf[13] <= Amp3.DB_MAX_OUTPUT_PORT_TYPE
output_vectorf[14] <= Amp3.DB_MAX_OUTPUT_PORT_TYPE
output_vectorf[15] <= Amp3.DB_MAX_OUTPUT_PORT_TYPE
Carry_flag <= Bit_adder_8:B1.output_vector[16]
Zero_flag <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1
input_vector1[0] => Half_Adder:haa.A
input_vector1[1] => Full_Adder:add_instance_1.A
input_vector1[2] => Full_Adder:add_instance_2.A
input_vector1[3] => Full_Adder:add_instance_3.A
input_vector1[4] => Full_Adder:add_instance_4.A
input_vector1[5] => Full_Adder:add_instance_5.A
input_vector1[6] => Full_Adder:add_instance_6.A
input_vector1[7] => Full_Adder:add_instance_7.A
input_vector1[8] => Full_Adder:add_instance_8.A
input_vector1[9] => Full_Adder:add_instance_9.A
input_vector1[10] => Full_Adder:add_instance_10.A
input_vector1[11] => Full_Adder:add_instance_11.A
input_vector1[12] => Full_Adder:add_instance_12.A
input_vector1[13] => Full_Adder:add_instance_13.A
input_vector1[14] => Full_Adder:add_instance_14.A
input_vector1[15] => Full_Adder:add_instance_15.A
input_vector2[0] => Half_Adder:haa.B
input_vector2[1] => Full_Adder:add_instance_1.B
input_vector2[2] => Full_Adder:add_instance_2.B
input_vector2[3] => Full_Adder:add_instance_3.B
input_vector2[4] => Full_Adder:add_instance_4.B
input_vector2[5] => Full_Adder:add_instance_5.B
input_vector2[6] => Full_Adder:add_instance_6.B
input_vector2[7] => Full_Adder:add_instance_7.B
input_vector2[8] => Full_Adder:add_instance_8.B
input_vector2[9] => Full_Adder:add_instance_9.B
input_vector2[10] => Full_Adder:add_instance_10.B
input_vector2[11] => Full_Adder:add_instance_11.B
input_vector2[12] => Full_Adder:add_instance_12.B
input_vector2[13] => Full_Adder:add_instance_13.B
input_vector2[14] => Full_Adder:add_instance_14.B
input_vector2[15] => Full_Adder:add_instance_15.B
output_vector[0] <= Half_Adder:haa.S
output_vector[1] <= Full_Adder:add_instance_1.S
output_vector[2] <= Full_Adder:add_instance_2.S
output_vector[3] <= Full_Adder:add_instance_3.S
output_vector[4] <= Full_Adder:add_instance_4.S
output_vector[5] <= Full_Adder:add_instance_5.S
output_vector[6] <= Full_Adder:add_instance_6.S
output_vector[7] <= Full_Adder:add_instance_7.S
output_vector[8] <= Full_Adder:add_instance_8.S
output_vector[9] <= Full_Adder:add_instance_9.S
output_vector[10] <= Full_Adder:add_instance_10.S
output_vector[11] <= Full_Adder:add_instance_11.S
output_vector[12] <= Full_Adder:add_instance_12.S
output_vector[13] <= Full_Adder:add_instance_13.S
output_vector[14] <= Full_Adder:add_instance_14.S
output_vector[15] <= Full_Adder:add_instance_15.S
output_vector[16] <= Full_Adder:add_instance_15.Cout


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|HALF_ADDER:haa
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_1
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_1|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_2
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_2|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_3
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_3|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_4
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_4|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_5
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_5|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_6
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_6|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_7
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_7|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_8
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_8|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_9
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_9|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_10
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_10|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_11
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_11|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_12
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_12|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_13
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_13|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_14
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_14|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_15
A => HALF_ADDER:ha.A
B => HALF_ADDER:ha.B
Cin => V.IN1
Cin => S.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|Bit_adder_8:B1|Full_Adder:add_instance_15|HALF_ADDER:ha
A => S.IN0
A => C.IN0
B => S.IN1
B => C.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C <= C.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|ExecutionTasks:EX_instance_1|ALU:Alu1|BitwiseNand:B2
Inp1[0] => Outp.IN0
Inp1[1] => Outp.IN0
Inp1[2] => Outp.IN0
Inp1[3] => Outp.IN0
Inp1[4] => Outp.IN0
Inp1[5] => Outp.IN0
Inp1[6] => Outp.IN0
Inp1[7] => Outp.IN0
Inp1[8] => Outp.IN0
Inp1[9] => Outp.IN0
Inp1[10] => Outp.IN0
Inp1[11] => Outp.IN0
Inp1[12] => Outp.IN0
Inp1[13] => Outp.IN0
Inp1[14] => Outp.IN0
Inp1[15] => Outp.IN0
Inp2[0] => Outp.IN1
Inp2[1] => Outp.IN1
Inp2[2] => Outp.IN1
Inp2[3] => Outp.IN1
Inp2[4] => Outp.IN1
Inp2[5] => Outp.IN1
Inp2[6] => Outp.IN1
Inp2[7] => Outp.IN1
Inp2[8] => Outp.IN1
Inp2[9] => Outp.IN1
Inp2[10] => Outp.IN1
Inp2[11] => Outp.IN1
Inp2[12] => Outp.IN1
Inp2[13] => Outp.IN1
Inp2[14] => Outp.IN1
Inp2[15] => Outp.IN1
Outp[0] <= Outp.DB_MAX_OUTPUT_PORT_TYPE
Outp[1] <= Outp.DB_MAX_OUTPUT_PORT_TYPE
Outp[2] <= Outp.DB_MAX_OUTPUT_PORT_TYPE
Outp[3] <= Outp.DB_MAX_OUTPUT_PORT_TYPE
Outp[4] <= Outp.DB_MAX_OUTPUT_PORT_TYPE
Outp[5] <= Outp.DB_MAX_OUTPUT_PORT_TYPE
Outp[6] <= Outp.DB_MAX_OUTPUT_PORT_TYPE
Outp[7] <= Outp.DB_MAX_OUTPUT_PORT_TYPE
Outp[8] <= Outp.DB_MAX_OUTPUT_PORT_TYPE
Outp[9] <= Outp.DB_MAX_OUTPUT_PORT_TYPE
Outp[10] <= Outp.DB_MAX_OUTPUT_PORT_TYPE
Outp[11] <= Outp.DB_MAX_OUTPUT_PORT_TYPE
Outp[12] <= Outp.DB_MAX_OUTPUT_PORT_TYPE
Outp[13] <= Outp.DB_MAX_OUTPUT_PORT_TYPE
Outp[14] <= Outp.DB_MAX_OUTPUT_PORT_TYPE
Outp[15] <= Outp.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|MemoryAccess:MEM_instance_1
address[0] => Memory_asyncread_syncwrite:Mem_data.address[0]
address[1] => Memory_asyncread_syncwrite:Mem_data.address[1]
address[2] => Memory_asyncread_syncwrite:Mem_data.address[2]
address[3] => Memory_asyncread_syncwrite:Mem_data.address[3]
address[4] => Memory_asyncread_syncwrite:Mem_data.address[4]
address[5] => Memory_asyncread_syncwrite:Mem_data.address[5]
address[6] => Memory_asyncread_syncwrite:Mem_data.address[6]
address[7] => Memory_asyncread_syncwrite:Mem_data.address[7]
address[8] => Memory_asyncread_syncwrite:Mem_data.address[8]
address[9] => Memory_asyncread_syncwrite:Mem_data.address[9]
address[10] => Memory_asyncread_syncwrite:Mem_data.address[10]
address[11] => Memory_asyncread_syncwrite:Mem_data.address[11]
address[12] => Memory_asyncread_syncwrite:Mem_data.address[12]
address[13] => Memory_asyncread_syncwrite:Mem_data.address[13]
address[14] => Memory_asyncread_syncwrite:Mem_data.address[14]
address[15] => Memory_asyncread_syncwrite:Mem_data.address[15]
pc[0] => pc_out[0].DATAIN
pc[1] => pc_out[1].DATAIN
pc[2] => pc_out[2].DATAIN
pc[3] => pc_out[3].DATAIN
pc[4] => pc_out[4].DATAIN
pc[5] => pc_out[5].DATAIN
pc[6] => pc_out[6].DATAIN
pc[7] => pc_out[7].DATAIN
pc[8] => pc_out[8].DATAIN
pc[9] => pc_out[9].DATAIN
pc[10] => pc_out[10].DATAIN
pc[11] => pc_out[11].DATAIN
pc[12] => pc_out[12].DATAIN
pc[13] => pc_out[13].DATAIN
pc[14] => pc_out[14].DATAIN
pc[15] => pc_out[15].DATAIN
pc_inc[0] => pc_inc_out[0].DATAIN
pc_inc[1] => pc_inc_out[1].DATAIN
pc_inc[2] => pc_inc_out[2].DATAIN
pc_inc[3] => pc_inc_out[3].DATAIN
pc_inc[4] => pc_inc_out[4].DATAIN
pc_inc[5] => pc_inc_out[5].DATAIN
pc_inc[6] => pc_inc_out[6].DATAIN
pc_inc[7] => pc_inc_out[7].DATAIN
pc_inc[8] => pc_inc_out[8].DATAIN
pc_inc[9] => pc_inc_out[9].DATAIN
pc_inc[10] => pc_inc_out[10].DATAIN
pc_inc[11] => pc_inc_out[11].DATAIN
pc_inc[12] => pc_inc_out[12].DATAIN
pc_inc[13] => pc_inc_out[13].DATAIN
pc_inc[14] => pc_inc_out[14].DATAIN
pc_inc[15] => pc_inc_out[15].DATAIN
data_in[0] => data_out.DATAA
data_in[0] => Memory_asyncread_syncwrite:Mem_data.Mem_datain[0]
data_in[1] => data_out.DATAA
data_in[1] => Memory_asyncread_syncwrite:Mem_data.Mem_datain[1]
data_in[2] => data_out.DATAA
data_in[2] => Memory_asyncread_syncwrite:Mem_data.Mem_datain[2]
data_in[3] => data_out.DATAA
data_in[3] => Memory_asyncread_syncwrite:Mem_data.Mem_datain[3]
data_in[4] => data_out.DATAA
data_in[4] => Memory_asyncread_syncwrite:Mem_data.Mem_datain[4]
data_in[5] => data_out.DATAA
data_in[5] => Memory_asyncread_syncwrite:Mem_data.Mem_datain[5]
data_in[6] => data_out.DATAA
data_in[6] => Memory_asyncread_syncwrite:Mem_data.Mem_datain[6]
data_in[7] => data_out.DATAA
data_in[7] => Memory_asyncread_syncwrite:Mem_data.Mem_datain[7]
data_in[8] => data_out.DATAA
data_in[8] => Memory_asyncread_syncwrite:Mem_data.Mem_datain[8]
data_in[9] => data_out.DATAA
data_in[9] => Memory_asyncread_syncwrite:Mem_data.Mem_datain[9]
data_in[10] => data_out.DATAA
data_in[10] => Memory_asyncread_syncwrite:Mem_data.Mem_datain[10]
data_in[11] => data_out.DATAA
data_in[11] => Memory_asyncread_syncwrite:Mem_data.Mem_datain[11]
data_in[12] => data_out.DATAA
data_in[12] => Memory_asyncread_syncwrite:Mem_data.Mem_datain[12]
data_in[13] => data_out.DATAA
data_in[13] => Memory_asyncread_syncwrite:Mem_data.Mem_datain[13]
data_in[14] => data_out.DATAA
data_in[14] => Memory_asyncread_syncwrite:Mem_data.Mem_datain[14]
data_in[15] => data_out.DATAA
data_in[15] => Memory_asyncread_syncwrite:Mem_data.Mem_datain[15]
ir[0] => ir_out[0].DATAIN
ir[1] => ir_out[1].DATAIN
ir[2] => ir_out[2].DATAIN
ir[3] => ir_out[3].DATAIN
ir[4] => ir_out[4].DATAIN
ir[5] => ir_out[5].DATAIN
ir[6] => ir_out[6].DATAIN
ir[7] => ir_out[7].DATAIN
ir[8] => ir_out[8].DATAIN
ir[9] => ir_out[9].DATAIN
ir[10] => ir_out[10].DATAIN
ir[11] => ir_out[11].DATAIN
ir[12] => ir_out[12].DATAIN
ir[12] => Equal1.IN1
ir[12] => Equal2.IN2
ir[13] => ir_out[13].DATAIN
ir[13] => Equal1.IN3
ir[13] => Equal2.IN1
ir[14] => ir_out[14].DATAIN
ir[14] => Equal1.IN2
ir[14] => Equal2.IN3
ir[15] => ir_out[15].DATAIN
ir[15] => Equal1.IN0
ir[15] => Equal2.IN0
control_word[0] => control_word_out[0].DATAIN
control_word[1] => control_word_out[1].DATAIN
control_word[2] => control_word_out[2].DATAIN
control_word[3] => control_word_out[3].DATAIN
control_word[4] => control_word_out[4].DATAIN
control_word[5] => control_word_out[5].DATAIN
control_word[6] => control_word_out[6].DATAIN
control_word[7] => control_word_out[7].DATAIN
control_word[8] => control_word_out[8].DATAIN
control_word[9] => control_word_out[9].DATAIN
control_word[10] => Memory_asyncread_syncwrite:Mem_data.Mem_wrbar
control_word[10] => control_word_out[10].DATAIN
control_word[11] => control_word_out[11].DATAIN
control_word[12] => control_word_out[12].DATAIN
control_word[13] => control_word_out[13].DATAIN
control_word[14] => control_word_out[14].DATAIN
control_word[15] => control_word_out[15].DATAIN
prop => ~NO_FANOUT~
enable => ~NO_FANOUT~
clk => Memory_asyncread_syncwrite:Mem_data.clk
pc_out[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[0] <= pc_inc[0].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[1] <= pc_inc[1].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[2] <= pc_inc[2].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[3] <= pc_inc[3].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[4] <= pc_inc[4].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[5] <= pc_inc[5].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[6] <= pc_inc[6].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[7] <= pc_inc[7].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[8] <= pc_inc[8].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[9] <= pc_inc[9].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[10] <= pc_inc[10].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[11] <= pc_inc[11].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[12] <= pc_inc[12].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[13] <= pc_inc[13].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[14] <= pc_inc[14].DB_MAX_OUTPUT_PORT_TYPE
pc_inc_out[15] <= pc_inc[15].DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= ir[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= ir[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= ir[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= ir[7].DB_MAX_OUTPUT_PORT_TYPE
ir_out[8] <= ir[8].DB_MAX_OUTPUT_PORT_TYPE
ir_out[9] <= ir[9].DB_MAX_OUTPUT_PORT_TYPE
ir_out[10] <= ir[10].DB_MAX_OUTPUT_PORT_TYPE
ir_out[11] <= ir[11].DB_MAX_OUTPUT_PORT_TYPE
ir_out[12] <= ir[12].DB_MAX_OUTPUT_PORT_TYPE
ir_out[13] <= ir[13].DB_MAX_OUTPUT_PORT_TYPE
ir_out[14] <= ir[14].DB_MAX_OUTPUT_PORT_TYPE
ir_out[15] <= ir[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
control_word_out[0] <= control_word[0].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[1] <= control_word[1].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[2] <= control_word[2].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[3] <= control_word[3].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[4] <= control_word[4].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[5] <= control_word[5].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[6] <= control_word[6].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[7] <= control_word[7].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[8] <= control_word[8].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[9] <= control_word[9].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[10] <= control_word[10].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[11] <= control_word[11].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[12] <= control_word[12].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[13] <= control_word[13].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[14] <= control_word[14].DB_MAX_OUTPUT_PORT_TYPE
control_word_out[15] <= control_word[15].DB_MAX_OUTPUT_PORT_TYPE
zero_bit_out <= zero_bit_out.DB_MAX_OUTPUT_PORT_TYPE
lm_sm_in[0] => lm_sm_out[0].DATAIN
lm_sm_in[1] => lm_sm_out[1].DATAIN
lm_sm_in[2] => lm_sm_out[2].DATAIN
lm_sm_out[0] <= lm_sm_in[0].DB_MAX_OUTPUT_PORT_TYPE
lm_sm_out[1] <= lm_sm_in[1].DB_MAX_OUTPUT_PORT_TYPE
lm_sm_out[2] <= lm_sm_in[2].DB_MAX_OUTPUT_PORT_TYPE
r7_bit => r7_bit_out.DATAIN
r7_bit_out <= r7_bit.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|MemoryAccess:MEM_instance_1|Memory_asyncread_syncwrite:Mem_data
address[0] => Memory~15.DATAIN
address[0] => Memory.WADDR
address[0] => Memory.RADDR
address[1] => Memory~14.DATAIN
address[1] => Memory.WADDR1
address[1] => Memory.RADDR1
address[2] => Memory~13.DATAIN
address[2] => Memory.WADDR2
address[2] => Memory.RADDR2
address[3] => Memory~12.DATAIN
address[3] => Memory.WADDR3
address[3] => Memory.RADDR3
address[4] => Memory~11.DATAIN
address[4] => Memory.WADDR4
address[4] => Memory.RADDR4
address[5] => Memory~10.DATAIN
address[5] => Memory.WADDR5
address[5] => Memory.RADDR5
address[6] => Memory~9.DATAIN
address[6] => Memory.WADDR6
address[6] => Memory.RADDR6
address[7] => Memory~8.DATAIN
address[7] => Memory.WADDR7
address[7] => Memory.RADDR7
address[8] => Memory~7.DATAIN
address[8] => Memory.WADDR8
address[8] => Memory.RADDR8
address[9] => Memory~6.DATAIN
address[9] => Memory.WADDR9
address[9] => Memory.RADDR9
address[10] => Memory~5.DATAIN
address[10] => Memory.WADDR10
address[10] => Memory.RADDR10
address[11] => Memory~4.DATAIN
address[11] => Memory.WADDR11
address[11] => Memory.RADDR11
address[12] => Memory~3.DATAIN
address[12] => Memory.WADDR12
address[12] => Memory.RADDR12
address[13] => Memory~2.DATAIN
address[13] => Memory.WADDR13
address[13] => Memory.RADDR13
address[14] => Memory~1.DATAIN
address[14] => Memory.WADDR14
address[14] => Memory.RADDR14
address[15] => Memory~0.DATAIN
address[15] => Memory.WADDR15
address[15] => Memory.RADDR15
Mem_datain[0] => Memory~31.DATAIN
Mem_datain[0] => Memory.DATAIN
Mem_datain[1] => Memory~30.DATAIN
Mem_datain[1] => Memory.DATAIN1
Mem_datain[2] => Memory~29.DATAIN
Mem_datain[2] => Memory.DATAIN2
Mem_datain[3] => Memory~28.DATAIN
Mem_datain[3] => Memory.DATAIN3
Mem_datain[4] => Memory~27.DATAIN
Mem_datain[4] => Memory.DATAIN4
Mem_datain[5] => Memory~26.DATAIN
Mem_datain[5] => Memory.DATAIN5
Mem_datain[6] => Memory~25.DATAIN
Mem_datain[6] => Memory.DATAIN6
Mem_datain[7] => Memory~24.DATAIN
Mem_datain[7] => Memory.DATAIN7
Mem_datain[8] => Memory~23.DATAIN
Mem_datain[8] => Memory.DATAIN8
Mem_datain[9] => Memory~22.DATAIN
Mem_datain[9] => Memory.DATAIN9
Mem_datain[10] => Memory~21.DATAIN
Mem_datain[10] => Memory.DATAIN10
Mem_datain[11] => Memory~20.DATAIN
Mem_datain[11] => Memory.DATAIN11
Mem_datain[12] => Memory~19.DATAIN
Mem_datain[12] => Memory.DATAIN12
Mem_datain[13] => Memory~18.DATAIN
Mem_datain[13] => Memory.DATAIN13
Mem_datain[14] => Memory~17.DATAIN
Mem_datain[14] => Memory.DATAIN14
Mem_datain[15] => Memory~16.DATAIN
Mem_datain[15] => Memory.DATAIN15
clk => Memory~32.CLK
clk => Memory~0.CLK
clk => Memory~1.CLK
clk => Memory~2.CLK
clk => Memory~3.CLK
clk => Memory~4.CLK
clk => Memory~5.CLK
clk => Memory~6.CLK
clk => Memory~7.CLK
clk => Memory~8.CLK
clk => Memory~9.CLK
clk => Memory~10.CLK
clk => Memory~11.CLK
clk => Memory~12.CLK
clk => Memory~13.CLK
clk => Memory~14.CLK
clk => Memory~15.CLK
clk => Memory~16.CLK
clk => Memory~17.CLK
clk => Memory~18.CLK
clk => Memory~19.CLK
clk => Memory~20.CLK
clk => Memory~21.CLK
clk => Memory~22.CLK
clk => Memory~23.CLK
clk => Memory~24.CLK
clk => Memory~25.CLK
clk => Memory~26.CLK
clk => Memory~27.CLK
clk => Memory~28.CLK
clk => Memory~29.CLK
clk => Memory~30.CLK
clk => Memory~31.CLK
clk => Memory.CLK0
Mem_wrbar => Memory~32.DATAIN
Mem_wrbar => Memory.WE
Mem_dataout[0] <= Memory.DATAOUT
Mem_dataout[1] <= Memory.DATAOUT1
Mem_dataout[2] <= Memory.DATAOUT2
Mem_dataout[3] <= Memory.DATAOUT3
Mem_dataout[4] <= Memory.DATAOUT4
Mem_dataout[5] <= Memory.DATAOUT5
Mem_dataout[6] <= Memory.DATAOUT6
Mem_dataout[7] <= Memory.DATAOUT7
Mem_dataout[8] <= Memory.DATAOUT8
Mem_dataout[9] <= Memory.DATAOUT9
Mem_dataout[10] <= Memory.DATAOUT10
Mem_dataout[11] <= Memory.DATAOUT11
Mem_dataout[12] <= Memory.DATAOUT12
Mem_dataout[13] <= Memory.DATAOUT13
Mem_dataout[14] <= Memory.DATAOUT14
Mem_dataout[15] <= Memory.DATAOUT15


|TopLevel|WriteBack:WB_instance_1
rf_write_data_1[0] => rf_write_data_1_out[0].DATAIN
rf_write_data_1[1] => rf_write_data_1_out[1].DATAIN
rf_write_data_1[2] => rf_write_data_1_out[2].DATAIN
rf_write_data_1[3] => rf_write_data_1_out[3].DATAIN
rf_write_data_1[4] => rf_write_data_1_out[4].DATAIN
rf_write_data_1[5] => rf_write_data_1_out[5].DATAIN
rf_write_data_1[6] => rf_write_data_1_out[6].DATAIN
rf_write_data_1[7] => rf_write_data_1_out[7].DATAIN
rf_write_data_1[8] => rf_write_data_1_out[8].DATAIN
rf_write_data_1[9] => rf_write_data_1_out[9].DATAIN
rf_write_data_1[10] => rf_write_data_1_out[10].DATAIN
rf_write_data_1[11] => rf_write_data_1_out[11].DATAIN
rf_write_data_1[12] => rf_write_data_1_out[12].DATAIN
rf_write_data_1[13] => rf_write_data_1_out[13].DATAIN
rf_write_data_1[14] => rf_write_data_1_out[14].DATAIN
rf_write_data_1[15] => rf_write_data_1_out[15].DATAIN
rf_write_data_2[0] => rf_write_data_2_out[0].DATAIN
rf_write_data_2[1] => rf_write_data_2_out[1].DATAIN
rf_write_data_2[2] => rf_write_data_2_out[2].DATAIN
rf_write_data_2[3] => rf_write_data_2_out[3].DATAIN
rf_write_data_2[4] => rf_write_data_2_out[4].DATAIN
rf_write_data_2[5] => rf_write_data_2_out[5].DATAIN
rf_write_data_2[6] => rf_write_data_2_out[6].DATAIN
rf_write_data_2[7] => rf_write_data_2_out[7].DATAIN
rf_write_data_2[8] => rf_write_data_2_out[8].DATAIN
rf_write_data_2[9] => rf_write_data_2_out[9].DATAIN
rf_write_data_2[10] => rf_write_data_2_out[10].DATAIN
rf_write_data_2[11] => rf_write_data_2_out[11].DATAIN
rf_write_data_2[12] => rf_write_data_2_out[12].DATAIN
rf_write_data_2[13] => rf_write_data_2_out[13].DATAIN
rf_write_data_2[14] => rf_write_data_2_out[14].DATAIN
rf_write_data_2[15] => rf_write_data_2_out[15].DATAIN
in_control_word[0] => ~NO_FANOUT~
in_control_word[1] => ~NO_FANOUT~
in_control_word[2] => ~NO_FANOUT~
in_control_word[3] => ~NO_FANOUT~
in_control_word[4] => ~NO_FANOUT~
in_control_word[5] => ~NO_FANOUT~
in_control_word[6] => ~NO_FANOUT~
in_control_word[7] => write_out.DATAIN
in_control_word[8] => ~NO_FANOUT~
in_control_word[9] => ~NO_FANOUT~
in_control_word[10] => ~NO_FANOUT~
in_control_word[11] => ~NO_FANOUT~
in_control_word[12] => ~NO_FANOUT~
in_control_word[13] => ~NO_FANOUT~
in_control_word[14] => ~NO_FANOUT~
in_control_word[15] => ~NO_FANOUT~
in_instruction[0] => ~NO_FANOUT~
in_instruction[1] => ~NO_FANOUT~
in_instruction[2] => ~NO_FANOUT~
in_instruction[3] => data_add_1_out.DATAA
in_instruction[4] => data_add_1_out.DATAA
in_instruction[5] => data_add_1_out.DATAA
in_instruction[6] => ~NO_FANOUT~
in_instruction[7] => ~NO_FANOUT~
in_instruction[8] => ~NO_FANOUT~
in_instruction[9] => data_add_1_out.DATAB
in_instruction[10] => data_add_1_out.DATAB
in_instruction[11] => data_add_1_out.DATAB
in_instruction[12] => data_add_1_out.IN1
in_instruction[12] => data_add_1_out.IN1
in_instruction[12] => Equal0.IN1
in_instruction[13] => data_add_1_out.IN1
in_instruction[13] => data_add_1_out.IN1
in_instruction[13] => Equal0.IN3
in_instruction[14] => data_add_1_out.IN0
in_instruction[14] => data_add_1_out.IN0
in_instruction[14] => data_add_1_out.IN0
in_instruction[14] => Equal0.IN2
in_instruction[15] => data_add_1_out.IN1
in_instruction[15] => data_add_1_out.IN1
in_instruction[15] => data_add_1_out.IN1
in_instruction[15] => Equal0.IN0
data_add_1[0] => data_add_1_out.DATAB
data_add_1[1] => data_add_1_out.DATAB
data_add_1[2] => data_add_1_out.DATAB
data_add_2[0] => data_add_2_out[0].DATAIN
data_add_2[1] => data_add_2_out[1].DATAIN
data_add_2[2] => data_add_2_out[2].DATAIN
prop => prop_out.DATAIN
enab => enab_out.DATAIN
rf_write_data_1_out[0] <= rf_write_data_1[0].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_1_out[1] <= rf_write_data_1[1].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_1_out[2] <= rf_write_data_1[2].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_1_out[3] <= rf_write_data_1[3].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_1_out[4] <= rf_write_data_1[4].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_1_out[5] <= rf_write_data_1[5].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_1_out[6] <= rf_write_data_1[6].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_1_out[7] <= rf_write_data_1[7].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_1_out[8] <= rf_write_data_1[8].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_1_out[9] <= rf_write_data_1[9].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_1_out[10] <= rf_write_data_1[10].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_1_out[11] <= rf_write_data_1[11].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_1_out[12] <= rf_write_data_1[12].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_1_out[13] <= rf_write_data_1[13].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_1_out[14] <= rf_write_data_1[14].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_1_out[15] <= rf_write_data_1[15].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_2_out[0] <= rf_write_data_2[0].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_2_out[1] <= rf_write_data_2[1].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_2_out[2] <= rf_write_data_2[2].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_2_out[3] <= rf_write_data_2[3].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_2_out[4] <= rf_write_data_2[4].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_2_out[5] <= rf_write_data_2[5].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_2_out[6] <= rf_write_data_2[6].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_2_out[7] <= rf_write_data_2[7].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_2_out[8] <= rf_write_data_2[8].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_2_out[9] <= rf_write_data_2[9].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_2_out[10] <= rf_write_data_2[10].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_2_out[11] <= rf_write_data_2[11].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_2_out[12] <= rf_write_data_2[12].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_2_out[13] <= rf_write_data_2[13].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_2_out[14] <= rf_write_data_2[14].DB_MAX_OUTPUT_PORT_TYPE
rf_write_data_2_out[15] <= rf_write_data_2[15].DB_MAX_OUTPUT_PORT_TYPE
data_add_1_out[0] <= data_add_1_out.DB_MAX_OUTPUT_PORT_TYPE
data_add_1_out[1] <= data_add_1_out.DB_MAX_OUTPUT_PORT_TYPE
data_add_1_out[2] <= data_add_1_out.DB_MAX_OUTPUT_PORT_TYPE
data_add_2_out[0] <= data_add_2[0].DB_MAX_OUTPUT_PORT_TYPE
data_add_2_out[1] <= data_add_2[1].DB_MAX_OUTPUT_PORT_TYPE
data_add_2_out[2] <= data_add_2[2].DB_MAX_OUTPUT_PORT_TYPE
prop_out <= prop.DB_MAX_OUTPUT_PORT_TYPE
enab_out <= enab.DB_MAX_OUTPUT_PORT_TYPE
write_out <= in_control_word[7].DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|HazardDetectionUnit:HD_instance_1
ir_1[0] => ra_bit_lm.IN1
ir_1[0] => rb_bit_lm.IN1
ir_1[0] => Equal19.IN0
ir_1[0] => Equal21.IN1
ir_1[0] => Equal23.IN2
ir_1[0] => Equal25.IN3
ir_1[0] => Equal27.IN4
ir_1[0] => Equal29.IN5
ir_1[0] => Equal31.IN6
ir_1[1] => Equal19.IN1
ir_1[1] => Equal21.IN0
ir_1[1] => Equal23.IN1
ir_1[1] => Equal25.IN2
ir_1[1] => Equal27.IN3
ir_1[1] => Equal29.IN4
ir_1[1] => Equal31.IN5
ir_1[2] => Equal21.IN2
ir_1[2] => Equal23.IN0
ir_1[2] => Equal25.IN1
ir_1[2] => Equal27.IN2
ir_1[2] => Equal29.IN3
ir_1[2] => Equal31.IN4
ir_1[3] => Equal9.IN2
ir_1[3] => Equal33.IN2
ir_1[3] => Equal23.IN3
ir_1[3] => Equal25.IN0
ir_1[3] => Equal27.IN1
ir_1[3] => Equal29.IN2
ir_1[3] => Equal31.IN3
ir_1[4] => Equal9.IN1
ir_1[4] => Equal33.IN1
ir_1[4] => Equal25.IN4
ir_1[4] => Equal27.IN0
ir_1[4] => Equal29.IN1
ir_1[4] => Equal31.IN2
ir_1[5] => Equal9.IN0
ir_1[5] => Equal33.IN0
ir_1[5] => Equal27.IN5
ir_1[5] => Equal29.IN0
ir_1[5] => Equal31.IN1
ir_1[6] => Equal11.IN2
ir_1[6] => Equal34.IN2
ir_1[6] => Equal29.IN6
ir_1[6] => Equal31.IN0
ir_1[7] => Equal11.IN1
ir_1[7] => Equal34.IN1
ir_1[7] => Equal31.IN7
ir_1[8] => Equal11.IN0
ir_1[8] => Equal34.IN0
ir_1[9] => Equal16.IN2
ir_1[10] => Equal16.IN1
ir_1[11] => Equal16.IN0
ir_1[12] => Equal7.IN3
ir_1[12] => Equal8.IN2
ir_1[12] => Equal10.IN3
ir_1[12] => Equal12.IN3
ir_1[12] => Equal13.IN2
ir_1[12] => Equal14.IN2
ir_1[12] => Equal15.IN3
ir_1[12] => Equal17.IN1
ir_1[13] => Equal7.IN2
ir_1[13] => Equal8.IN3
ir_1[13] => Equal10.IN2
ir_1[13] => Equal12.IN2
ir_1[13] => Equal13.IN1
ir_1[13] => Equal14.IN1
ir_1[13] => Equal15.IN1
ir_1[13] => Equal17.IN3
ir_1[14] => Equal7.IN1
ir_1[14] => Equal8.IN1
ir_1[14] => Equal10.IN1
ir_1[14] => Equal12.IN1
ir_1[14] => Equal13.IN3
ir_1[14] => Equal14.IN0
ir_1[14] => Equal15.IN0
ir_1[14] => Equal17.IN2
ir_1[15] => Equal7.IN0
ir_1[15] => Equal8.IN0
ir_1[15] => Equal10.IN0
ir_1[15] => Equal12.IN0
ir_1[15] => Equal13.IN0
ir_1[15] => Equal14.IN3
ir_1[15] => Equal15.IN2
ir_1[15] => Equal17.IN0
ir_2[0] => ~NO_FANOUT~
ir_2[1] => ~NO_FANOUT~
ir_2[2] => ~NO_FANOUT~
ir_2[3] => ~NO_FANOUT~
ir_2[4] => ~NO_FANOUT~
ir_2[5] => ~NO_FANOUT~
ir_2[6] => Equal33.IN5
ir_2[6] => Equal34.IN5
ir_2[6] => Equal35.IN2
ir_2[6] => Equal36.IN0
ir_2[6] => Equal37.IN2
ir_2[6] => Equal38.IN1
ir_2[6] => Equal39.IN2
ir_2[6] => Equal40.IN1
ir_2[6] => Equal41.IN2
ir_2[6] => Equal42.IN2
ir_2[7] => Equal33.IN4
ir_2[7] => Equal34.IN4
ir_2[7] => Equal35.IN1
ir_2[7] => Equal36.IN2
ir_2[7] => Equal37.IN0
ir_2[7] => Equal38.IN0
ir_2[7] => Equal39.IN1
ir_2[7] => Equal40.IN2
ir_2[7] => Equal41.IN1
ir_2[7] => Equal42.IN1
ir_2[8] => Equal33.IN3
ir_2[8] => Equal34.IN3
ir_2[8] => Equal35.IN0
ir_2[8] => Equal36.IN1
ir_2[8] => Equal37.IN1
ir_2[8] => Equal38.IN2
ir_2[8] => Equal39.IN0
ir_2[8] => Equal40.IN0
ir_2[8] => Equal41.IN0
ir_2[8] => Equal42.IN0
ir_2[9] => Equal9.IN5
ir_2[9] => Equal11.IN5
ir_2[9] => Equal16.IN5
ir_2[9] => Equal18.IN2
ir_2[9] => Equal20.IN0
ir_2[9] => Equal22.IN2
ir_2[9] => Equal24.IN1
ir_2[9] => Equal26.IN2
ir_2[9] => Equal28.IN1
ir_2[9] => Equal30.IN2
ir_2[9] => Equal32.IN2
ir_2[10] => Equal9.IN4
ir_2[10] => Equal11.IN4
ir_2[10] => Equal16.IN4
ir_2[10] => Equal18.IN1
ir_2[10] => Equal20.IN2
ir_2[10] => Equal22.IN0
ir_2[10] => Equal24.IN0
ir_2[10] => Equal26.IN1
ir_2[10] => Equal28.IN2
ir_2[10] => Equal30.IN1
ir_2[10] => Equal32.IN1
ir_2[11] => Equal9.IN3
ir_2[11] => Equal11.IN3
ir_2[11] => Equal16.IN3
ir_2[11] => Equal18.IN0
ir_2[11] => Equal20.IN1
ir_2[11] => Equal22.IN1
ir_2[11] => Equal24.IN2
ir_2[11] => Equal26.IN0
ir_2[11] => Equal28.IN0
ir_2[11] => Equal30.IN0
ir_2[11] => Equal32.IN0
ir_2[12] => Equal0.IN3
ir_2[12] => Equal1.IN3
ir_2[12] => Equal2.IN2
ir_2[12] => Equal3.IN3
ir_2[12] => Equal4.IN3
ir_2[12] => Equal5.IN1
ir_2[12] => Equal6.IN3
ir_2[13] => Equal0.IN2
ir_2[13] => Equal1.IN2
ir_2[13] => Equal2.IN3
ir_2[13] => Equal3.IN1
ir_2[13] => Equal4.IN2
ir_2[13] => Equal5.IN0
ir_2[13] => Equal6.IN1
ir_2[14] => Equal0.IN1
ir_2[14] => Equal1.IN1
ir_2[14] => Equal2.IN1
ir_2[14] => Equal3.IN2
ir_2[14] => Equal4.IN1
ir_2[14] => Equal5.IN3
ir_2[14] => Equal6.IN0
ir_2[15] => Equal0.IN0
ir_2[15] => Equal1.IN0
ir_2[15] => Equal2.IN0
ir_2[15] => Equal3.IN0
ir_2[15] => Equal4.IN0
ir_2[15] => Equal5.IN2
ir_2[15] => Equal6.IN2
ra_bit <= ra_bit.DB_MAX_OUTPUT_PORT_TYPE
rb_bit <= rb_bit.DB_MAX_OUTPUT_PORT_TYPE


|TopLevel|HazardDetectionUnit:HD_instance_2
ir_1[0] => ra_bit_lm.IN1
ir_1[0] => rb_bit_lm.IN1
ir_1[0] => Equal19.IN0
ir_1[0] => Equal21.IN1
ir_1[0] => Equal23.IN2
ir_1[0] => Equal25.IN3
ir_1[0] => Equal27.IN4
ir_1[0] => Equal29.IN5
ir_1[0] => Equal31.IN6
ir_1[1] => Equal19.IN1
ir_1[1] => Equal21.IN0
ir_1[1] => Equal23.IN1
ir_1[1] => Equal25.IN2
ir_1[1] => Equal27.IN3
ir_1[1] => Equal29.IN4
ir_1[1] => Equal31.IN5
ir_1[2] => Equal21.IN2
ir_1[2] => Equal23.IN0
ir_1[2] => Equal25.IN1
ir_1[2] => Equal27.IN2
ir_1[2] => Equal29.IN3
ir_1[2] => Equal31.IN4
ir_1[3] => Equal9.IN2
ir_1[3] => Equal33.IN2
ir_1[3] => Equal23.IN3
ir_1[3] => Equal25.IN0
ir_1[3] => Equal27.IN1
ir_1[3] => Equal29.IN2
ir_1[3] => Equal31.IN3
ir_1[4] => Equal9.IN1
ir_1[4] => Equal33.IN1
ir_1[4] => Equal25.IN4
ir_1[4] => Equal27.IN0
ir_1[4] => Equal29.IN1
ir_1[4] => Equal31.IN2
ir_1[5] => Equal9.IN0
ir_1[5] => Equal33.IN0
ir_1[5] => Equal27.IN5
ir_1[5] => Equal29.IN0
ir_1[5] => Equal31.IN1
ir_1[6] => Equal11.IN2
ir_1[6] => Equal34.IN2
ir_1[6] => Equal29.IN6
ir_1[6] => Equal31.IN0
ir_1[7] => Equal11.IN1
ir_1[7] => Equal34.IN1
ir_1[7] => Equal31.IN7
ir_1[8] => Equal11.IN0
ir_1[8] => Equal34.IN0
ir_1[9] => Equal16.IN2
ir_1[10] => Equal16.IN1
ir_1[11] => Equal16.IN0
ir_1[12] => Equal7.IN3
ir_1[12] => Equal8.IN2
ir_1[12] => Equal10.IN3
ir_1[12] => Equal12.IN3
ir_1[12] => Equal13.IN2
ir_1[12] => Equal14.IN2
ir_1[12] => Equal15.IN3
ir_1[12] => Equal17.IN1
ir_1[13] => Equal7.IN2
ir_1[13] => Equal8.IN3
ir_1[13] => Equal10.IN2
ir_1[13] => Equal12.IN2
ir_1[13] => Equal13.IN1
ir_1[13] => Equal14.IN1
ir_1[13] => Equal15.IN1
ir_1[13] => Equal17.IN3
ir_1[14] => Equal7.IN1
ir_1[14] => Equal8.IN1
ir_1[14] => Equal10.IN1
ir_1[14] => Equal12.IN1
ir_1[14] => Equal13.IN3
ir_1[14] => Equal14.IN0
ir_1[14] => Equal15.IN0
ir_1[14] => Equal17.IN2
ir_1[15] => Equal7.IN0
ir_1[15] => Equal8.IN0
ir_1[15] => Equal10.IN0
ir_1[15] => Equal12.IN0
ir_1[15] => Equal13.IN0
ir_1[15] => Equal14.IN3
ir_1[15] => Equal15.IN2
ir_1[15] => Equal17.IN0
ir_2[0] => ~NO_FANOUT~
ir_2[1] => ~NO_FANOUT~
ir_2[2] => ~NO_FANOUT~
ir_2[3] => ~NO_FANOUT~
ir_2[4] => ~NO_FANOUT~
ir_2[5] => ~NO_FANOUT~
ir_2[6] => Equal33.IN5
ir_2[6] => Equal34.IN5
ir_2[6] => Equal35.IN2
ir_2[6] => Equal36.IN0
ir_2[6] => Equal37.IN2
ir_2[6] => Equal38.IN1
ir_2[6] => Equal39.IN2
ir_2[6] => Equal40.IN1
ir_2[6] => Equal41.IN2
ir_2[6] => Equal42.IN2
ir_2[7] => Equal33.IN4
ir_2[7] => Equal34.IN4
ir_2[7] => Equal35.IN1
ir_2[7] => Equal36.IN2
ir_2[7] => Equal37.IN0
ir_2[7] => Equal38.IN0
ir_2[7] => Equal39.IN1
ir_2[7] => Equal40.IN2
ir_2[7] => Equal41.IN1
ir_2[7] => Equal42.IN1
ir_2[8] => Equal33.IN3
ir_2[8] => Equal34.IN3
ir_2[8] => Equal35.IN0
ir_2[8] => Equal36.IN1
ir_2[8] => Equal37.IN1
ir_2[8] => Equal38.IN2
ir_2[8] => Equal39.IN0
ir_2[8] => Equal40.IN0
ir_2[8] => Equal41.IN0
ir_2[8] => Equal42.IN0
ir_2[9] => Equal9.IN5
ir_2[9] => Equal11.IN5
ir_2[9] => Equal16.IN5
ir_2[9] => Equal18.IN2
ir_2[9] => Equal20.IN0
ir_2[9] => Equal22.IN2
ir_2[9] => Equal24.IN1
ir_2[9] => Equal26.IN2
ir_2[9] => Equal28.IN1
ir_2[9] => Equal30.IN2
ir_2[9] => Equal32.IN2
ir_2[10] => Equal9.IN4
ir_2[10] => Equal11.IN4
ir_2[10] => Equal16.IN4
ir_2[10] => Equal18.IN1
ir_2[10] => Equal20.IN2
ir_2[10] => Equal22.IN0
ir_2[10] => Equal24.IN0
ir_2[10] => Equal26.IN1
ir_2[10] => Equal28.IN2
ir_2[10] => Equal30.IN1
ir_2[10] => Equal32.IN1
ir_2[11] => Equal9.IN3
ir_2[11] => Equal11.IN3
ir_2[11] => Equal16.IN3
ir_2[11] => Equal18.IN0
ir_2[11] => Equal20.IN1
ir_2[11] => Equal22.IN1
ir_2[11] => Equal24.IN2
ir_2[11] => Equal26.IN0
ir_2[11] => Equal28.IN0
ir_2[11] => Equal30.IN0
ir_2[11] => Equal32.IN0
ir_2[12] => Equal0.IN3
ir_2[12] => Equal1.IN3
ir_2[12] => Equal2.IN2
ir_2[12] => Equal3.IN3
ir_2[12] => Equal4.IN3
ir_2[12] => Equal5.IN1
ir_2[12] => Equal6.IN3
ir_2[13] => Equal0.IN2
ir_2[13] => Equal1.IN2
ir_2[13] => Equal2.IN3
ir_2[13] => Equal3.IN1
ir_2[13] => Equal4.IN2
ir_2[13] => Equal5.IN0
ir_2[13] => Equal6.IN1
ir_2[14] => Equal0.IN1
ir_2[14] => Equal1.IN1
ir_2[14] => Equal2.IN1
ir_2[14] => Equal3.IN2
ir_2[14] => Equal4.IN1
ir_2[14] => Equal5.IN3
ir_2[14] => Equal6.IN0
ir_2[15] => Equal0.IN0
ir_2[15] => Equal1.IN0
ir_2[15] => Equal2.IN0
ir_2[15] => Equal3.IN0
ir_2[15] => Equal4.IN0
ir_2[15] => Equal5.IN2
ir_2[15] => Equal6.IN2
ra_bit <= ra_bit.DB_MAX_OUTPUT_PORT_TYPE
rb_bit <= rb_bit.DB_MAX_OUTPUT_PORT_TYPE


