<HTML><HEAD><TITLE>CS-341, Fall 1998</TITLE></HEAD>
<BODY bgcolor="white">

<H1 ALIGN=center>CS-341, Computer Organization</H1>
<H2 align=center>Fall 1998</H2>
<H3 ALIGN=center>Dr. C. Vickery</H3>

<H2>Contents</H1>
<UL>
  <LI><A href="#contact_info">[Contact Information]</A>
  <LI><A href="#grading_info">[Grading Information]</A>
  <LI><A href="#syllabus_info">[Syllabus Information]</A>, including
  assignments and exam dates.
</UL>

<CENTER>
<H2><a name="contact_info">Contact <B>Information</B></a></H2>

<TABLE border=1 cellpadding=5>

  <TR>
      <TD align=left><B>Office</B>
      <TD align=left colspan=2>NSB A-222

  <TR>
      <TD align=left><B>Phone</B>
      <TD align=left colspan=2>997-3508

  <TR>
      <TD align=left><B>Email</B>
      <TD align=left
      colspan=2><CODE>vickery at babbage dot cs dot qc dot edu</CODE>

  <TR>
      <TD><B>Office Hours</B>
      <TD colspan=2>Tuesday and Friday, 1-2 PM

  <TR>
      <TD><B>Course URL</B>
      <TD colspan=2><CODE>http://babbage.cs.qc.edu/courses/cs341</CODE>

  <TR>
    <TD valign=top><B>Required Text</B>

    <TD colspan=2>Patterson, D. A., and Hennessey, J. L.<BR>
        <I>Computer Organization &amp; Design, Second Edition.</I><BR>
        Morgan-Kaufmann, 1998. ISBN 1-55860-428-6.<BR><a
        href="../cod2e_errata.pdf">[A list of <I>errata</I> for the
        first printing of the book (beige cover)]</a>.<BR>
        <a href="ftp://babbage.cs.qc.edu/pub/vickery/ar32e301.exe">
        [Get Acrobat Reader to read the <i>errata</i>]</a>.

  <TR><a name="grading_info">
      <TD valign=top rowspan=4><B>Grading</B><BR>
          (<I>Percentages are approximate!</I>)</a>

      <TR>
          <TD align=left><B>Homework</B>
          <TD align=left>10%
      <TR>
          <TD align=left><B>Exams 1, 2, &amp; 3</B>
          <TD align=left>30% each

</TABLE>
<HR>

<H1><a name="syllabus_info">Syllabus</a></H1>
<H2><font color=red>Note: This page will be updated regularly during the
semester.</font></H2>

<TABLE BORDER=1 CELLPADDING=5>

<TR>
  <TD align=center><B>Class No.</B>
  <TD align=center><B>Date</B>
  <TD align=center><B>Topic</B>
  <TD align=center><B>Assignment</B>

<TR>
  <TD align=center>1
  <TD align=center>Sept 1
  <TD>Course Introduction and Scope<BR>
      Review of Computers and Programming
  <TD>Chapter 1

<TR>
  <TD align=center>2
  <TD align=center>Sept 4
  <TD>Technical Measurements; Information Encoding
  <TD>&nbsp;

<TR>
  <TD align=center>3
  <TD align=center>Sept 8
  <TD>Information Encoding <I>continued</I>
  <TD>Chapter 2<BR>
      [<A href="Homework_1.html">Homework 1</A>] Due.<BR>
      [&nbsp;<A href="Homework_1_ans.html">Solutions</A>&nbsp;]

<TR>
  <TD align=center>4
  <TD align=center>Sept 11
  <TD>Performance Measurement
  <TD>&nbsp;

<TR>
  <TD align=center>5
  <TD align=center>Sept 15
  <TD>Performance Measurement <I>continued</I>
  <TD>Chapter 3

<TR>
  <TD align=center>6
  <TD align=center>Sept 18
  <TD>MIPS Architecture
  <TD>[<A href="Homework_2.html">Homework 2</A>] Due.


<TR>
  <TD align=center>7
  <TD align=center>Sept 25
  <TD>MIPS Machine and Assembly Language<BR>
      <I>R and I Format Instructions</I>
  <TD>&nbsp;

<TR>
  <TD align=center>8
  <TD align=center>Oct 2
  <TD>MIPS Machine and Assembly Language<BR>
      <I>Branch and Jump Instructions</I>
  <TD>&nbsp;

<TR>
  <TD align=center>9
  <TD align=center>Oct 6
  <TD>MIPS Programming
  <TD>[<A href="Homework_3.html">Homework 3</A>] Due.

<TR>
  <TD align=center>10
  <TD align=center>Oct 9
  <TD align=center colspan=2><B>First Exam</B><BR>Chapters 1-3

<TR>
  <TD align=center>11
  <TD align=center>Oct 13
  <TD>Encoding Numbers<BR><I>Integers and IEEE-754 Floating-Point</I>
  <TD>Sections 4.1 through 4.4, and 4.8

<TR>
  <TD align=center>12
  <TD align=center>Oct 16
  <TD>Integer and Floating-Point Encoding <I>continued</I>.
  <TD>Appendix B.1 through B.3

<TR>
  <TD align=center>13
  <TD align=center>Oct 20
  <TD>Gates: Logical and Electrical Properties.
  <TD>[<A href="Homework_4.html">Homework 4</A>] Due.

<TR>
  <TD align=center>14
  <TD align=center>Oct 23
  <TD>Decoders, Multiplexors, Adders.
  <TD>&nbsp;

<TR>
  <TD align=center>15
  <TD align=center>Oct 27
  <TD>Decoders, Multiplexors, and Adders <I>continued</I>.
  <TD>&nbsp;

<TR>
  <TD align=center>16
  <TD align=center>Oct 30
  <TD>Logic Networks, Truth Tables, and Logic Equations<BR>
      Sum of products implementation. Karnaugh Maps.
  <TD>[<A href="Homework_5.html">Homework 5</A>] Due.

<TR>
  <TD align=center>17
  <TD align=center>Nov 3
  <TD>Programmable Logic Devices
  <TD>Chapter 4: Section 4.5.<BR>

<TR>
  <TD>&nbsp;<TD>
  <P ALIGN="CENTER">Nov 4
  <TD colspan=2><B><P ALIGN="CENTER">Last Day to Drop Without Penalty</B>

<TR>
  <TD align=center>18
  <TD align=center>Nov 6
  <TD>Parallel ALU Design.  
  <TD>Appendix B: Sections B.4 and B.5

<TR>
  <TD align=center>19
  <TD align=center>Nov 10
  <TD>Parallel ALU Design, continued.
  <TD>[<A href="Homework_6.html">Homework 6</A>] Due.

<!------------------------------------------------------------------
<TR>
  <TD colspan=4><B><P ALIGN="CENTER">Spring Break April 10 -19</B>
------------------------------------------------------------------->

<TR>
  <TD align=center>20
  <TD align=center>Nov 13
  <TD>Carry Lookahead Logic
  <TD>&nbsp;

<TR>
  <TD align=center>21
  <TD align=center>Nov 17
  <TD>Exam Review, Latches
  <TD>&nbsp;

<TR>
  <TD align=center>22
  <TD align=center>Nov 20
  <TD align=center colspan=2><B>Second Exam</B><BR>Chapter 4, Appendix B.

<TR>
  <TD align=center>23
  <TD align=center>Nov 24
  <TD>Register File Design.
  <TD>&nbsp;

<TR>
  <TD align=center>24
  <TD align=center>Dec 1
  <TD>Flip-Flops, Memory System, and SRAM IC Design.
  <TD>[&nbsp;<A href= "../memory_system">Memory System
  Supplement</A>&nbsp;]

<TR>
  <TD align=center>25
  <TD align=center>Dec 4
  <TD>MIPS Single Cycle Datapath.
  <TD>Chapter 5: Sections 5.1 - 5.3

<TR>
  <TD align=center>26
  <TD align=center>Dec 8
  <TD>Generating Single Cycle Control Signals
  <TD>[&nbsp;<A href="Homework_7.html">Homework 7</A>&nbsp;] Due.

<TR>
  <TD align=center>27
  <TD align=center>Dec 11
  <TD>Generating ALUop and Multiple Cycle State Control
  <TD>Appendix B, Section B.6

<TR>
  <TD align=center>28
  <TD align=center>Dec 15
  <TD>Multiple Cycle Control Signals
  <TD>Appendix C, Figures C.3, C.5, C.7

<TR>
  <TD align=center>29
  <TD align=center>Dec 17
  <TD>Multiple Cycle Control Signals <I>continued</I>
  <TD>&nbsp;

<TR>
  <TD align=center>30
  <TD align=center>Dec 22
  <TD align=center colspan=2><B>Third Exam</B><BR>
      [&nbsp;<a href="Third_Exam_Study_Guide.html">Study
      Guide</a>&nbsp;]
  

</TABLE>
</CENTER>
<HR>
<center>[ <a href="http://babbage.cs.qc.edu/courses/cs341">Course Home
Page</a> ]</center>
<HR>
</BODY></HTML>
