Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jan 23 01:29:16 2021
| Host         : LAPTOP-8T04MTTM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file System_wrapper_timing_summary_routed.rpt -pb System_wrapper_timing_summary_routed.pb -rpx System_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : System_wrapper
| Device       : 7z010i-clg400
| Speed File   : -1L  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.618        0.000                      0                  102        0.174        0.000                      0                  102        9.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         10.618        0.000                      0                  102        0.174        0.000                      0                  102        9.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.618ns  (required time - arrival time)
  Source:                 spwm_i/i_reg_rep[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/pwm_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.259ns  (logic 2.155ns (26.092%)  route 6.104ns (73.908%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.408ns = ( 23.408 - 20.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.659     3.791    spwm_i/FCLK_CLK0
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg_rep[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.419     4.210 r  spwm_i/i_reg_rep[0]_rep/Q
                         net (fo=128, routed)         2.757     6.967    spwm_i/i_reg_rep[0]_rep_n_0
    SLICE_X40Y27         LUT6 (Prop_lut6_I0_O)        0.299     7.266 f  spwm_i/g13_b0/O
                         net (fo=1, routed)           0.000     7.266    spwm_i/g13_b0_n_0
    SLICE_X40Y27         MUXF7 (Prop_muxf7_I1_O)      0.245     7.511 f  spwm_i/pwm0_carry_i_74/O
                         net (fo=1, routed)           0.819     8.330    spwm_i/pwm0_carry_i_74_n_0
    SLICE_X39Y27         LUT6 (Prop_lut6_I1_O)        0.298     8.628 f  spwm_i/pwm0_carry_i_21/O
                         net (fo=2, routed)           0.587     9.215    spwm_i/pwm0_carry_i_21_n_0
    SLICE_X39Y25         LUT5 (Prop_lut5_I1_O)        0.124     9.339 r  spwm_i/pwm0_carry_i_8/O
                         net (fo=1, routed)           0.509     9.848    spwm_i/pwm0_carry_i_8_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.504 r  spwm_i/pwm0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.504    spwm_i/pwm0_carry_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.618 r  spwm_i/pwm0_carry__0/CO[3]
                         net (fo=1, routed)           1.432    12.050    spwm_i/pwm0_carry__0_n_0
    OLOGIC_X0Y44         FDRE                                         r  spwm_i/pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.558    23.408    spwm_i/FCLK_CLK0
    OLOGIC_X0Y44         FDRE                                         r  spwm_i/pwm_reg/C
                         clock pessimism              0.397    23.804    
                         clock uncertainty           -0.302    23.502    
    OLOGIC_X0Y44         FDRE (Setup_fdre_C_D)       -0.834    22.668    spwm_i/pwm_reg
  -------------------------------------------------------------------
                         required time                         22.668    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                 10.618    

Slack (MET) :             13.656ns  (required time - arrival time)
  Source:                 spwm_i/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 2.801ns (52.780%)  route 2.506ns (47.220%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.338ns = ( 23.338 - 20.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.659     3.791    spwm_i/FCLK_CLK0
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     4.247 r  spwm_i/i_reg[0]/Q
                         net (fo=5, routed)           0.562     4.809    spwm_i/i_reg[0]
    SLICE_X34Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.404 r  spwm_i/i_reg_rep[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.404    spwm_i/i_reg_rep[4]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.521 r  spwm_i/i_reg_rep[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.521    spwm_i/i_reg_rep[8]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.638 r  spwm_i/i_reg_rep[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    spwm_i/i_reg_rep[9]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.755 r  spwm_i/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.755    spwm_i/i__carry__0_i_7_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.872 r  spwm_i/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.872    spwm_i/i__carry__0_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.989 r  spwm_i/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.989    spwm_i/i__carry__0_i_5_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.312 f  spwm_i/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.960     7.272    spwm_i/p_0_in[26]
    SLICE_X33Y31         LUT3 (Prop_lut3_I0_O)        0.306     7.578 r  spwm_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.578    spwm_i/i__carry__1_i_3_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.114 r  spwm_i/i0_inferred__0/i__carry__1/CO[2]
                         net (fo=48, routed)          0.984     9.098    spwm_i/clear
    SLICE_X34Y26         FDRE                                         r  spwm_i/i_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.488    23.338    spwm_i/FCLK_CLK0
    SLICE_X34Y26         FDRE                                         r  spwm_i/i_reg_rep[1]/C
                         clock pessimism              0.431    23.769    
                         clock uncertainty           -0.302    23.467    
    SLICE_X34Y26         FDRE (Setup_fdre_C_R)       -0.713    22.754    spwm_i/i_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         22.754    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 13.656    

Slack (MET) :             13.656ns  (required time - arrival time)
  Source:                 spwm_i/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 2.801ns (52.780%)  route 2.506ns (47.220%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.338ns = ( 23.338 - 20.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.659     3.791    spwm_i/FCLK_CLK0
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     4.247 r  spwm_i/i_reg[0]/Q
                         net (fo=5, routed)           0.562     4.809    spwm_i/i_reg[0]
    SLICE_X34Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.404 r  spwm_i/i_reg_rep[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.404    spwm_i/i_reg_rep[4]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.521 r  spwm_i/i_reg_rep[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.521    spwm_i/i_reg_rep[8]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.638 r  spwm_i/i_reg_rep[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    spwm_i/i_reg_rep[9]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.755 r  spwm_i/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.755    spwm_i/i__carry__0_i_7_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.872 r  spwm_i/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.872    spwm_i/i__carry__0_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.989 r  spwm_i/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.989    spwm_i/i__carry__0_i_5_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.312 f  spwm_i/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.960     7.272    spwm_i/p_0_in[26]
    SLICE_X33Y31         LUT3 (Prop_lut3_I0_O)        0.306     7.578 r  spwm_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.578    spwm_i/i__carry__1_i_3_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.114 r  spwm_i/i0_inferred__0/i__carry__1/CO[2]
                         net (fo=48, routed)          0.984     9.098    spwm_i/clear
    SLICE_X34Y26         FDRE                                         r  spwm_i/i_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.488    23.338    spwm_i/FCLK_CLK0
    SLICE_X34Y26         FDRE                                         r  spwm_i/i_reg_rep[2]/C
                         clock pessimism              0.431    23.769    
                         clock uncertainty           -0.302    23.467    
    SLICE_X34Y26         FDRE (Setup_fdre_C_R)       -0.713    22.754    spwm_i/i_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         22.754    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 13.656    

Slack (MET) :             13.656ns  (required time - arrival time)
  Source:                 spwm_i/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 2.801ns (52.780%)  route 2.506ns (47.220%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.338ns = ( 23.338 - 20.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.659     3.791    spwm_i/FCLK_CLK0
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     4.247 r  spwm_i/i_reg[0]/Q
                         net (fo=5, routed)           0.562     4.809    spwm_i/i_reg[0]
    SLICE_X34Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.404 r  spwm_i/i_reg_rep[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.404    spwm_i/i_reg_rep[4]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.521 r  spwm_i/i_reg_rep[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.521    spwm_i/i_reg_rep[8]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.638 r  spwm_i/i_reg_rep[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    spwm_i/i_reg_rep[9]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.755 r  spwm_i/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.755    spwm_i/i__carry__0_i_7_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.872 r  spwm_i/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.872    spwm_i/i__carry__0_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.989 r  spwm_i/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.989    spwm_i/i__carry__0_i_5_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.312 f  spwm_i/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.960     7.272    spwm_i/p_0_in[26]
    SLICE_X33Y31         LUT3 (Prop_lut3_I0_O)        0.306     7.578 r  spwm_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.578    spwm_i/i__carry__1_i_3_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.114 r  spwm_i/i0_inferred__0/i__carry__1/CO[2]
                         net (fo=48, routed)          0.984     9.098    spwm_i/clear
    SLICE_X34Y26         FDRE                                         r  spwm_i/i_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.488    23.338    spwm_i/FCLK_CLK0
    SLICE_X34Y26         FDRE                                         r  spwm_i/i_reg_rep[3]/C
                         clock pessimism              0.431    23.769    
                         clock uncertainty           -0.302    23.467    
    SLICE_X34Y26         FDRE (Setup_fdre_C_R)       -0.713    22.754    spwm_i/i_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         22.754    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 13.656    

Slack (MET) :             13.656ns  (required time - arrival time)
  Source:                 spwm_i/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 2.801ns (52.780%)  route 2.506ns (47.220%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.338ns = ( 23.338 - 20.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.659     3.791    spwm_i/FCLK_CLK0
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     4.247 r  spwm_i/i_reg[0]/Q
                         net (fo=5, routed)           0.562     4.809    spwm_i/i_reg[0]
    SLICE_X34Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.404 r  spwm_i/i_reg_rep[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.404    spwm_i/i_reg_rep[4]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.521 r  spwm_i/i_reg_rep[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.521    spwm_i/i_reg_rep[8]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.638 r  spwm_i/i_reg_rep[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    spwm_i/i_reg_rep[9]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.755 r  spwm_i/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.755    spwm_i/i__carry__0_i_7_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.872 r  spwm_i/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.872    spwm_i/i__carry__0_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.989 r  spwm_i/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.989    spwm_i/i__carry__0_i_5_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.312 f  spwm_i/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.960     7.272    spwm_i/p_0_in[26]
    SLICE_X33Y31         LUT3 (Prop_lut3_I0_O)        0.306     7.578 r  spwm_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.578    spwm_i/i__carry__1_i_3_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.114 r  spwm_i/i0_inferred__0/i__carry__1/CO[2]
                         net (fo=48, routed)          0.984     9.098    spwm_i/clear
    SLICE_X34Y26         FDRE                                         r  spwm_i/i_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.488    23.338    spwm_i/FCLK_CLK0
    SLICE_X34Y26         FDRE                                         r  spwm_i/i_reg_rep[4]/C
                         clock pessimism              0.431    23.769    
                         clock uncertainty           -0.302    23.467    
    SLICE_X34Y26         FDRE (Setup_fdre_C_R)       -0.713    22.754    spwm_i/i_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         22.754    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 13.656    

Slack (MET) :             13.773ns  (required time - arrival time)
  Source:                 spwm_i/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 2.801ns (52.780%)  route 2.506ns (47.220%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.338ns = ( 23.338 - 20.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.659     3.791    spwm_i/FCLK_CLK0
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     4.247 r  spwm_i/i_reg[0]/Q
                         net (fo=5, routed)           0.562     4.809    spwm_i/i_reg[0]
    SLICE_X34Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.404 r  spwm_i/i_reg_rep[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.404    spwm_i/i_reg_rep[4]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.521 r  spwm_i/i_reg_rep[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.521    spwm_i/i_reg_rep[8]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.638 r  spwm_i/i_reg_rep[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    spwm_i/i_reg_rep[9]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.755 r  spwm_i/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.755    spwm_i/i__carry__0_i_7_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.872 r  spwm_i/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.872    spwm_i/i__carry__0_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.989 r  spwm_i/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.989    spwm_i/i__carry__0_i_5_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.312 f  spwm_i/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.960     7.272    spwm_i/p_0_in[26]
    SLICE_X33Y31         LUT3 (Prop_lut3_I0_O)        0.306     7.578 r  spwm_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.578    spwm_i/i__carry__1_i_3_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.114 r  spwm_i/i0_inferred__0/i__carry__1/CO[2]
                         net (fo=48, routed)          0.984     9.098    spwm_i/clear
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.488    23.338    spwm_i/FCLK_CLK0
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[0]/C
                         clock pessimism              0.453    23.791    
                         clock uncertainty           -0.302    23.489    
    SLICE_X35Y26         FDRE (Setup_fdre_C_R)       -0.618    22.871    spwm_i/i_reg[0]
  -------------------------------------------------------------------
                         required time                         22.871    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 13.773    

Slack (MET) :             13.773ns  (required time - arrival time)
  Source:                 spwm_i/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 2.801ns (52.780%)  route 2.506ns (47.220%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.338ns = ( 23.338 - 20.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.659     3.791    spwm_i/FCLK_CLK0
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     4.247 r  spwm_i/i_reg[0]/Q
                         net (fo=5, routed)           0.562     4.809    spwm_i/i_reg[0]
    SLICE_X34Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.404 r  spwm_i/i_reg_rep[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.404    spwm_i/i_reg_rep[4]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.521 r  spwm_i/i_reg_rep[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.521    spwm_i/i_reg_rep[8]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.638 r  spwm_i/i_reg_rep[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    spwm_i/i_reg_rep[9]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.755 r  spwm_i/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.755    spwm_i/i__carry__0_i_7_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.872 r  spwm_i/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.872    spwm_i/i__carry__0_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.989 r  spwm_i/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.989    spwm_i/i__carry__0_i_5_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.312 f  spwm_i/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.960     7.272    spwm_i/p_0_in[26]
    SLICE_X33Y31         LUT3 (Prop_lut3_I0_O)        0.306     7.578 r  spwm_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.578    spwm_i/i__carry__1_i_3_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.114 r  spwm_i/i0_inferred__0/i__carry__1/CO[2]
                         net (fo=48, routed)          0.984     9.098    spwm_i/clear
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.488    23.338    spwm_i/FCLK_CLK0
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[1]/C
                         clock pessimism              0.453    23.791    
                         clock uncertainty           -0.302    23.489    
    SLICE_X35Y26         FDRE (Setup_fdre_C_R)       -0.618    22.871    spwm_i/i_reg[1]
  -------------------------------------------------------------------
                         required time                         22.871    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 13.773    

Slack (MET) :             13.773ns  (required time - arrival time)
  Source:                 spwm_i/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 2.801ns (52.780%)  route 2.506ns (47.220%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.338ns = ( 23.338 - 20.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.659     3.791    spwm_i/FCLK_CLK0
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     4.247 r  spwm_i/i_reg[0]/Q
                         net (fo=5, routed)           0.562     4.809    spwm_i/i_reg[0]
    SLICE_X34Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.404 r  spwm_i/i_reg_rep[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.404    spwm_i/i_reg_rep[4]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.521 r  spwm_i/i_reg_rep[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.521    spwm_i/i_reg_rep[8]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.638 r  spwm_i/i_reg_rep[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    spwm_i/i_reg_rep[9]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.755 r  spwm_i/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.755    spwm_i/i__carry__0_i_7_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.872 r  spwm_i/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.872    spwm_i/i__carry__0_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.989 r  spwm_i/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.989    spwm_i/i__carry__0_i_5_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.312 f  spwm_i/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.960     7.272    spwm_i/p_0_in[26]
    SLICE_X33Y31         LUT3 (Prop_lut3_I0_O)        0.306     7.578 r  spwm_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.578    spwm_i/i__carry__1_i_3_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.114 r  spwm_i/i0_inferred__0/i__carry__1/CO[2]
                         net (fo=48, routed)          0.984     9.098    spwm_i/clear
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.488    23.338    spwm_i/FCLK_CLK0
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[2]/C
                         clock pessimism              0.453    23.791    
                         clock uncertainty           -0.302    23.489    
    SLICE_X35Y26         FDRE (Setup_fdre_C_R)       -0.618    22.871    spwm_i/i_reg[2]
  -------------------------------------------------------------------
                         required time                         22.871    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 13.773    

Slack (MET) :             13.773ns  (required time - arrival time)
  Source:                 spwm_i/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 2.801ns (52.780%)  route 2.506ns (47.220%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.338ns = ( 23.338 - 20.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.659     3.791    spwm_i/FCLK_CLK0
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     4.247 r  spwm_i/i_reg[0]/Q
                         net (fo=5, routed)           0.562     4.809    spwm_i/i_reg[0]
    SLICE_X34Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.404 r  spwm_i/i_reg_rep[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.404    spwm_i/i_reg_rep[4]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.521 r  spwm_i/i_reg_rep[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.521    spwm_i/i_reg_rep[8]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.638 r  spwm_i/i_reg_rep[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    spwm_i/i_reg_rep[9]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.755 r  spwm_i/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.755    spwm_i/i__carry__0_i_7_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.872 r  spwm_i/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.872    spwm_i/i__carry__0_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.989 r  spwm_i/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.989    spwm_i/i__carry__0_i_5_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.312 f  spwm_i/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.960     7.272    spwm_i/p_0_in[26]
    SLICE_X33Y31         LUT3 (Prop_lut3_I0_O)        0.306     7.578 r  spwm_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.578    spwm_i/i__carry__1_i_3_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.114 r  spwm_i/i0_inferred__0/i__carry__1/CO[2]
                         net (fo=48, routed)          0.984     9.098    spwm_i/clear
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.488    23.338    spwm_i/FCLK_CLK0
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[3]/C
                         clock pessimism              0.453    23.791    
                         clock uncertainty           -0.302    23.489    
    SLICE_X35Y26         FDRE (Setup_fdre_C_R)       -0.618    22.871    spwm_i/i_reg[3]
  -------------------------------------------------------------------
                         required time                         22.871    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 13.773    

Slack (MET) :             13.773ns  (required time - arrival time)
  Source:                 spwm_i/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg_rep[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 2.801ns (52.780%)  route 2.506ns (47.220%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.338ns = ( 23.338 - 20.000 ) 
    Source Clock Delay      (SCD):    3.791ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.659     3.791    spwm_i/FCLK_CLK0
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.456     4.247 r  spwm_i/i_reg[0]/Q
                         net (fo=5, routed)           0.562     4.809    spwm_i/i_reg[0]
    SLICE_X34Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.404 r  spwm_i/i_reg_rep[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.404    spwm_i/i_reg_rep[4]_i_1_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.521 r  spwm_i/i_reg_rep[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.521    spwm_i/i_reg_rep[8]_i_1_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.638 r  spwm_i/i_reg_rep[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.638    spwm_i/i_reg_rep[9]_i_1_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.755 r  spwm_i/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.755    spwm_i/i__carry__0_i_7_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.872 r  spwm_i/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.872    spwm_i/i__carry__0_i_6_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.989 r  spwm_i/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.989    spwm_i/i__carry__0_i_5_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.312 f  spwm_i/i__carry__1_i_5/O[1]
                         net (fo=1, routed)           0.960     7.272    spwm_i/p_0_in[26]
    SLICE_X33Y31         LUT3 (Prop_lut3_I0_O)        0.306     7.578 r  spwm_i/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.578    spwm_i/i__carry__1_i_3_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.114 r  spwm_i/i0_inferred__0/i__carry__1/CO[2]
                         net (fo=48, routed)          0.984     9.098    spwm_i/clear
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg_rep[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          1.488    23.338    spwm_i/FCLK_CLK0
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg_rep[0]_rep/C
                         clock pessimism              0.453    23.791    
                         clock uncertainty           -0.302    23.489    
    SLICE_X35Y26         FDRE (Setup_fdre_C_R)       -0.618    22.871    spwm_i/i_reg_rep[0]_rep
  -------------------------------------------------------------------
                         required time                         22.871    
                         arrival time                          -9.098    
  -------------------------------------------------------------------
                         slack                                 13.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 spwm_i/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.553     1.472    spwm_i/FCLK_CLK0
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  spwm_i/i_reg[2]/Q
                         net (fo=2, routed)           0.065     1.678    spwm_i/i_reg[2]
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.789 r  spwm_i/i_reg_rep[4]_i_1/O[1]
                         net (fo=3, routed)           0.000     1.789    spwm_i/p_0_in__0[2]
    SLICE_X34Y26         FDRE                                         r  spwm_i/i_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.819     1.857    spwm_i/FCLK_CLK0
    SLICE_X34Y26         FDRE                                         r  spwm_i/i_reg_rep[2]/C
                         clock pessimism             -0.371     1.485    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.130     1.615    spwm_i/i_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 spwm_i/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg_rep[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.252ns (79.495%)  route 0.065ns (20.505%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.555     1.474    spwm_i/FCLK_CLK0
    SLICE_X35Y27         FDRE                                         r  spwm_i/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  spwm_i/i_reg[6]/Q
                         net (fo=2, routed)           0.065     1.680    spwm_i/i_reg[6]
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.791 r  spwm_i/i_reg_rep[8]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.791    spwm_i/p_0_in__0[6]
    SLICE_X34Y27         FDRE                                         r  spwm_i/i_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.821     1.859    spwm_i/FCLK_CLK0
    SLICE_X34Y27         FDRE                                         r  spwm_i/i_reg_rep[6]/C
                         clock pessimism             -0.371     1.487    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.130     1.617    spwm_i/i_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 spwm_i/i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg_rep[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.250ns (67.512%)  route 0.120ns (32.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.555     1.474    spwm_i/FCLK_CLK0
    SLICE_X35Y28         FDRE                                         r  spwm_i/i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  spwm_i/i_reg[8]/Q
                         net (fo=2, routed)           0.120     1.736    spwm_i/i_reg[8]
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.845 r  spwm_i/i_reg_rep[8]_i_1/O[3]
                         net (fo=2, routed)           0.000     1.845    spwm_i/p_0_in__0[8]
    SLICE_X34Y27         FDRE                                         r  spwm_i/i_reg_rep[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.821     1.859    spwm_i/FCLK_CLK0
    SLICE_X34Y27         FDRE                                         r  spwm_i/i_reg_rep[8]/C
                         clock pessimism             -0.371     1.487    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.130     1.617    spwm_i/i_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 spwm_i/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg_rep[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.250ns (67.700%)  route 0.119ns (32.300%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.555     1.474    spwm_i/FCLK_CLK0
    SLICE_X35Y27         FDRE                                         r  spwm_i/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  spwm_i/i_reg[4]/Q
                         net (fo=2, routed)           0.119     1.735    spwm_i/i_reg[4]
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.844 r  spwm_i/i_reg_rep[4]_i_1/O[3]
                         net (fo=3, routed)           0.000     1.844    spwm_i/p_0_in__0[4]
    SLICE_X34Y26         FDRE                                         r  spwm_i/i_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.819     1.857    spwm_i/FCLK_CLK0
    SLICE_X34Y26         FDRE                                         r  spwm_i/i_reg_rep[4]/C
                         clock pessimism             -0.371     1.485    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.130     1.615    spwm_i/i_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 spwm_i/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg_rep[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.251ns (66.488%)  route 0.127ns (33.512%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.553     1.472    spwm_i/FCLK_CLK0
    SLICE_X35Y26         FDRE                                         r  spwm_i/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  spwm_i/i_reg[3]/Q
                         net (fo=2, routed)           0.127     1.740    spwm_i/i_reg[3]
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.850 r  spwm_i/i_reg_rep[4]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.850    spwm_i/p_0_in__0[3]
    SLICE_X34Y26         FDRE                                         r  spwm_i/i_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.819     1.857    spwm_i/FCLK_CLK0
    SLICE_X34Y26         FDRE                                         r  spwm_i/i_reg_rep[3]/C
                         clock pessimism             -0.371     1.485    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.130     1.615    spwm_i/i_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 spwm_i/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg_rep[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.251ns (66.488%)  route 0.127ns (33.512%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.555     1.474    spwm_i/FCLK_CLK0
    SLICE_X35Y27         FDRE                                         r  spwm_i/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  spwm_i/i_reg[7]/Q
                         net (fo=2, routed)           0.127     1.742    spwm_i/i_reg[7]
    SLICE_X34Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.852 r  spwm_i/i_reg_rep[8]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.852    spwm_i/p_0_in__0[7]
    SLICE_X34Y27         FDRE                                         r  spwm_i/i_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.821     1.859    spwm_i/FCLK_CLK0
    SLICE_X34Y27         FDRE                                         r  spwm_i/i_reg_rep[7]/C
                         clock pessimism             -0.371     1.487    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.130     1.617    spwm_i/i_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 spwm_i/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.556     1.475    spwm_i/FCLK_CLK0
    SLICE_X35Y29         FDRE                                         r  spwm_i/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  spwm_i/i_reg[15]/Q
                         net (fo=2, routed)           0.119     1.735    spwm_i/i_reg[15]
    SLICE_X35Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  spwm_i/i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    spwm_i/i_reg[12]_i_1_n_4
    SLICE_X35Y29         FDRE                                         r  spwm_i/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.823     1.861    spwm_i/FCLK_CLK0
    SLICE_X35Y29         FDRE                                         r  spwm_i/i_reg[15]/C
                         clock pessimism             -0.385     1.475    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.105     1.580    spwm_i/i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 spwm_i/i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.557     1.476    spwm_i/FCLK_CLK0
    SLICE_X35Y30         FDRE                                         r  spwm_i/i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  spwm_i/i_reg[19]/Q
                         net (fo=2, routed)           0.119     1.736    spwm_i/i_reg[19]
    SLICE_X35Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  spwm_i/i_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    spwm_i/i_reg[16]_i_1_n_4
    SLICE_X35Y30         FDRE                                         r  spwm_i/i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.824     1.862    spwm_i/FCLK_CLK0
    SLICE_X35Y30         FDRE                                         r  spwm_i/i_reg[19]/C
                         clock pessimism             -0.385     1.476    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.105     1.581    spwm_i/i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 spwm_i/i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.863ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.558     1.477    spwm_i/FCLK_CLK0
    SLICE_X35Y31         FDRE                                         r  spwm_i/i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  spwm_i/i_reg[23]/Q
                         net (fo=2, routed)           0.119     1.737    spwm_i/i_reg[23]
    SLICE_X35Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  spwm_i/i_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    spwm_i/i_reg[20]_i_1_n_4
    SLICE_X35Y31         FDRE                                         r  spwm_i/i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.825     1.863    spwm_i/FCLK_CLK0
    SLICE_X35Y31         FDRE                                         r  spwm_i/i_reg[23]/C
                         clock pessimism             -0.385     1.477    
    SLICE_X35Y31         FDRE (Hold_fdre_C_D)         0.105     1.582    spwm_i/i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 spwm_i/i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            spwm_i/i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.559     1.478    spwm_i/FCLK_CLK0
    SLICE_X35Y32         FDRE                                         r  spwm_i/i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  spwm_i/i_reg[27]/Q
                         net (fo=2, routed)           0.119     1.738    spwm_i/i_reg[27]
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  spwm_i/i_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    spwm_i/i_reg[24]_i_1_n_4
    SLICE_X35Y32         FDRE                                         r  spwm_i/i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=55, routed)          0.826     1.864    spwm_i/FCLK_CLK0
    SLICE_X35Y32         FDRE                                         r  spwm_i/i_reg[27]/C
                         clock pessimism             -0.385     1.478    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.105     1.583    spwm_i/i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.474         20.000      18.526     OLOGIC_X0Y44    spwm_i/pwm_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X35Y28    spwm_i/i_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X35Y28    spwm_i/i_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X35Y29    spwm_i/i_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X35Y29    spwm_i/i_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X35Y29    spwm_i/i_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X35Y29    spwm_i/i_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X35Y30    spwm_i/i_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X35Y30    spwm_i/i_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y28    spwm_i/i_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y28    spwm_i/i_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y29    spwm_i/i_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y29    spwm_i/i_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y29    spwm_i/i_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y29    spwm_i/i_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y30    spwm_i/i_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y30    spwm_i/i_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y30    spwm_i/i_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y30    spwm_i/i_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y30    spwm_i/i_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y30    spwm_i/i_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y30    spwm_i/i_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y30    spwm_i/i_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y26    spwm_i/i_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y26    spwm_i/i_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y31    spwm_i/i_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y31    spwm_i/i_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y27    spwm_i/i_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y27    spwm_i/i_reg[5]/C



