# Copyright 2023-2024 NXP
#
# SPDX-License-Identifier: BSD-3-Clause

Start of block (tzm_magic): "0x4d2d5a54"
CM33 Secure vector table address (cm33_vtor_addr): "0x00000000"
CM33 Non-secure vector table address (cm33_vtor_ns_addr): "0x00000000"
CM33 Interrupt target non-secure register 0 (cm33_nvic_itns0): "0x00000000"
CM33 Interrupt target non-secure register 1 (cm33_nvic_itns1): "0x00000000"
CM33 Interrupt target non-secure register 2 (cm33_nvic_itns2): "0x00000000"
CM33 Interrupt target non-secure register 3 (cm33_nvic_itns3): "0x00000000"
CM33 Interrupt target non-secure register 4 (cm33_nvic_itns4): "0x00000000"
Miscellaneous CM33 settings (cm33_misc_ctrl): "0x00000000"
CM33 Non-secure Access Control Register (cm33_nsacr): "0x00000000"
CM33 Coprocessor Power Control Register (cm33_cppwr): "0x00000000"
CM33 Coprocessor Access Control Register (cm33_cpacr): "0x00000000"
MPU Control Register (cm33_mpu_ctrl): "0x00000000"
MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0): "0x00000000"
MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1): "0x00000000"
MPU Region 0 Base Address Register (cm33_mpu_rbar0): "0x00000000"
MPU Region 0 Limit Address Register (cm33_mpu_rlar0): "0x00000000"
MPU Region 1 Base Address Register (cm33_mpu_rbar1): "0x00000000"
MPU Region 1 Limit Address Register (cm33_mpu_rlar1): "0x00000000"
MPU Region 2 Base Address Register (cm33_mpu_rbar2): "0x00000000"
MPU Region 2 Limit Address Register (cm33_mpu_rlar2): "0x00000000"
MPU Region 3 Base Address Register (cm33_mpu_rbar3): "0x00000000"
MPU Region 3 Limit Address Register (cm33_mpu_rlar3): "0x00000000"
MPU Region 4 Base Address Register (cm33_mpu_rbar4): "0x00000000"
MPU Region 4 Limit Address Register (cm33_mpu_rlar4): "0x00000000"
MPU Region 5 Base Address Register (cm33_mpu_rbar5): "0x00000000"
MPU Region 5 Limit Address Register (cm33_mpu_rlar5): "0x00000000"
MPU Region 6 Base Address Register (cm33_mpu_rbar6): "0x00000000"
MPU Region 6 Limit Address Register (cm33_mpu_rlar6): "0x00000000"
MPU Region 7 Base Address Register (cm33_mpu_rbar7): "0x00000000"
MPU Region 7 Limit Address Register (cm33_mpu_rlar7): "0x00000000"
Non-secure MPU Control Register (cm33_mpu_ctrl_ns): "0x00000000"
Non-secure MPU Memory Attribute Indirection Register 0 (cm33_mpu_mair0_ns): "0x00000000"
Non-secure MPU Memory Attribute Indirection Register 1 (cm33_mpu_mair1_ns): "0x00000000"
Non-secure MPU Region 0 Base Address Register (cm33_mpu_rbar0_ns): "0x00000000"
Non-secure MPU Region 0 Limit Address Register (cm33_mpu_rlar0_ns): "0x00000000"
Non-secure MPU Region 1 Base Address Register (cm33_mpu_rbar1_ns): "0x00000000"
Non-secure MPU Region 1 Limit Address Register (cm33_mpu_rlar1_ns): "0x00000000"
Non-secure MPU Region 2 Base Address Register (cm33_mpu_rbar2_ns): "0x00000000"
Non-secure MPU Region 2 Limit Address Register (cm33_mpu_rlar2_ns): "0x00000000"
Non-secure MPU Region 3 Base Address Register (cm33_mpu_rbar3_ns): "0x00000000"
Non-secure MPU Region 3 Limit Address Register (cm33_mpu_rlar3_ns): "0x00000000"
Non-secure MPU Region 4 Base Address Register (cm33_mpu_rbar4_ns): "0x00000000"
Non-secure MPU Region 4 Limit Address Register (cm33_mpu_rlar4_ns): "0x00000000"
Non-secure MPU Region 5 Base Address Register (cm33_mpu_rbar5_ns): "0x00000000"
Non-secure MPU Region 5 Limit Address Register (cm33_mpu_rlar5_ns): "0x00000000"
Non-secure MPU Region 6 Base Address Register (cm33_mpu_rbar6_ns): "0x00000000"
Non-secure MPU Region 6 Limit Address Register (cm33_mpu_rlar6_ns): "0x00000000"
Non-secure MPU Region 7 Base Address Register (cm33_mpu_rbar7_ns): "0x00000000"
Non-secure MPU Region 7 Limit Address Register (cm33_mpu_rlar7_ns): "0x00000000"
SAU Control Register (cm33_sau_ctrl): "0x00000000"
SAU Region 0 Base Address Register (cm33_sau_rbar0): "0x00000000"
SAU Region 0 Limit Address Register (cm33_sau_rlar0): "0x00000000"
SAU Region 1 Base Address Register (cm33_sau_rbar1): "0x00000000"
SAU Region 1 Limit Address Register (cm33_sau_rlar1): "0x00000000"
SAU Region 2 Base Address Register (cm33_sau_rbar2): "0x00000000"
SAU Region 2 Limit Address Register (cm33_sau_rlar2): "0x00000000"
SAU Region 3 Base Address Register (cm33_sau_rbar3): "0x00000000"
SAU Region 3 Limit Address Register (cm33_sau_rlar3): "0x00000000"
SAU Region 4 Base Address Register (cm33_sau_rbar4): "0x00000000"
SAU Region 4 Limit Address Register (cm33_sau_rlar4): "0x00000000"
SAU Region 5 Base Address Register (cm33_sau_rbar5): "0x00000000"
SAU Region 5 Limit Address Register (cm33_sau_rlar5): "0x00000000"
SAU Region 6 Base Address Register (cm33_sau_rbar6): "0x00000000"
SAU Region 6 Limit Address Register (cm33_sau_rlar6): "0x00000000"
SAU Region 7 Base Address Register (cm33_sau_rbar7): "0x00000000"
SAU Region 7 Limit Address Register (cm33_sau_rlar7): "0x00000000"
FLASH 00 Memory Rule Register 0 (flash00_mem_rule0): "0x00000000"
FLASH 00 Memory Rule Register 1 (flash00_mem_rule1): "0x00000000"
FLASH 00 Memory Rule Register 2 (flash00_mem_rule2): "0x00000000"
FLASH 00 Memory Rule Register 3 (flash00_mem_rule3): "0x00000000"
FLASH 02 Memory Rule Register (flash02_mem_rule): "0x00000000"
FLASH 03 Memory Rule Register (flash03_mem_rule): "0x00000000"
ROM Memory Rule Register 0 (rom_mem_rule0): "0x33333333"
ROM Memory Rule Register 1 (rom_mem_rule1): "0x33333333"
ROM Memory Rule Register 2 (rom_mem_rule2): "0x33333333"
ROM Memory Rule Register 3 (rom_mem_rule3): "0x33333333"
RAMX Memory Rule Register 0 (ramx_mem_rule0): "0x00000000"
RAMX Memory Rule Register 1 (ramx_mem_rule1): "0x00000000"
RAMX Memory Rule Register 2 (ramx_mem_rule2): "0x00000000"
RAMX Memory Rule Register 3 (ramx_mem_rule3): "0x00000000"
RAMA Memory Rule Register (rama_mem_rule): "0x00000000"
RAMB Memory Rule Register (ramb_mem_rule): "0x00000000"
RAMC Memory Rule Register 0 (ramc_mem_rule0): "0x00000000"
RAMC Memory Rule Register 1 (ramc_mem_rule1): "0x00000000"
RAMD Memory Rule Register 0 (ramd_mem_rule0): "0x00000000"
RAMD Memory Rule Register 1 (ramd_mem_rule1): "0x00000000"
RAME Memory Rule Register 0 (rame_mem_rule0): "0x00000000"
RAME Memory Rule Register 1 (rame_mem_rule1): "0x00000000"
APB Bridge 0 Memory Rule Register 0 (apb_bridge0_mem_rule0): "0x33333333"
APB Bridge 0 Memory Rule Register 1 (apb_bridge0_mem_rule1): "0x33333333"
APB Bridge 0 Memory Rule Register 2 (apb_bridge0_mem_rule2): "0x33333333"
APB Bridge 0 Memory Rule Register 3 (apb_bridge0_mem_rule3): "0x33333333"
APB Bridge 1 Memory Rule Register 0 (apb_bridge1_mem_rule0): "0x33333333"
APB Bridge 1 Memory Rule Register 1 (apb_bridge1_mem_rule1): "0x33333333"
APB Bridge 1 Memory Rule Register 2 (apb_bridge1_mem_rule2): "0x33333333"
AIPS BRIDGE 0 Peripherals  Memory Rule Register 0 (aips_bridge0_mem_rule0): "0x33333333"
AIPS BRIDGE 0 Peripherals  Memory Rule Register 1 (aips_bridge0_mem_rule1): "0x33333333"
AIPS BRIDGE 0 Peripherals  Memory Rule Register 2 (aips_bridge0_mem_rule2): "0x33333333"
AIPS BRIDGE 0 Peripherals  Memory Rule Register 3 (aips_bridge0_mem_rule3): "0x33333333"
AHB Peripherals 0 Memory Rule Register 0 (ahb_periph0_mem_rule0): "0x33333333"
AHB Peripherals 0 Memory Rule Register 1 (ahb_periph0_mem_rule1): "0x33333333"
AHB Peripherals 0 Memory Rule Register 2 (ahb_periph0_mem_rule2): "0x00000003"
AIPS BRIDGE 1 Peripherals  Memory Rule Register 0 (aips_bridge1_mem_rule0): "0x33333333"
AIPS BRIDGE 1 Peripherals  Memory Rule Register 1 (aips_bridge1_mem_rule1): "0x33333333"
AHB Peripherals 1 Memory Rule Register 0 (ahb_periph1_mem_rule0): "0x33333333"
AHB Peripherals 1 Memory Rule Register 1 (ahb_periph1_mem_rule1): "0x33333333"
AHB Peripherals 1 Memory Rule Register 2 (ahb_periph1_mem_rule2): "0x00000003"
AIPS BRIDGE 2 Peripherals  Memory Rule Register 0 (aips_bridge2_mem_rule0): "0x33333333"
AIPS BRIDGE 2 Peripherals  Memory Rule Register 1 (aips_bridge2_mem_rule1): "0x33333333"
AIPS BRIDGE 3 Peripherals  Memory Rule Register 0 (aips_bridge3_mem_rule0): "0x33333333"
AIPS BRIDGE 3 Peripherals  Memory Rule Register 1 (aips_bridge3_mem_rule1): "0x33333333"
AIPS BRIDGE 3 Peripherals  Memory Rule Register 2 (aips_bridge3_mem_rule2): "0x33333333"
AIPS BRIDGE 3 Peripherals  Memory Rule Register 3 (aips_bridge3_mem_rule3): "0x33333333"
AIPS BRIDGE 4 Peripherals  Memory Rule Register 0 (aips_bridge4_mem_rule0): "0x33333333"
AIPS BRIDGE 4 Peripherals  Memory Rule Register 1 (aips_bridge4_mem_rule1): "0x33333333"
AIPS BRIDGE 4 Peripherals  Memory Rule Register 2 (aips_bridge4_mem_rule2): "0x33333333"
AIPS BRIDGE 4 Peripherals  Memory Rule Register 3 (aips_bridge4_mem_rule3): "0x33333333"
AHB Secure Controller Peripheral Rule Register (ahb_sec_ctrl_periph_rule): "0x00003333"
Secure GPIO Mask Register 0 (sec_gpio_mask0): "0xffffffff"
Secure GPIO Mask Register 1 (sec_gpio_mask1): "0xffffffff"
Secure GPIO Mask Lock Register 2 (sec_mask_lock): "0x002aaaaa"
Master Secure Level Register (master_sec_reg): "0x80000000"
Master Secure Level Anti-pole Register (master_sec_anti_pol_reg): "0xbfffffff"
CM33 Lock Control Register 0 (cm33_lock_reg0): "0x800002aa"
Secure Control Duplicate Register (misc_ctrl_dp_reg): "0x000086aa"
Secure Control Register (misc_ctrl_reg): "0x000086aa"
MBC Global Access Control Register 0 (mbc0_memn_glbac0): "0x00007777"
MBC Global Access Control Register 4 (mbc0_memn_glbac4): "0x00005500"
MBC Global Access Control Register 5 (mbc0_memn_glbac5): "0x00001100"
MBC Memory Block Configuration Word 0 (mbc0_dom0_mem0_blk_cfg_w0): "0x00000000"
MBC Memory Block Configuration Word 1 (mbc0_dom0_mem0_blk_cfg_w1): "0x00000000"
MBC Memory Block Configuration Word 2 (mbc0_dom0_mem0_blk_cfg_w2): "0x00000000"
MBC Memory Block Configuration Word 3 (mbc0_dom0_mem0_blk_cfg_w3): "0x00000000"
ITRC IRQ Trigger source selector register 0 (itrc_irq_out0_sel0): "0xaaaaaaaa"
ITRC IRQ Trigger source selector register 1 (itrc_irq_out0_sel1): "0xaaaaaaaa"
ITRC CSS_RESET Trigger source selector register 0 (itrc_css_reset_out1_sel0): "0xaaaaaaaa"
ITRC CSS_RESET Trigger source selector register 1 (itrc_css_reset_out1_sel1): "0xaaaaaaaa"
ITRC PUF_ZEROIZE Trigger source selector register 0 (itrc_puf_zeroize_out2_sel0): "0xaaaaaaaa"
ITRC PUF_ZEROIZE Trigger source selector register 1 (itrc_puf_zeroize_out2_sel1): "0xaaaaaaaa"
ITRC RAM_ZEROIZE Trigger source selector register 0 (itrc_ram_zeroize_out3_sel0): "0xaaaaaaaa"
ITRC RAM_ZEROIZE Trigger source selector register 1 (itrc_ram_zeroize_out3_sel1): "0xaaaaaaaa"
ITRC CHIP_RESET Trigger source selector register 0 (itrc_chip_reset_out4_sel0): "0xaaaaaaaa"
ITRC CHIP_RESET Trigger source selector register 1 (itrc_chip_reset_out4_sel1): "0xaaaaaaaa"
ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out5_sel0): "0xaaaaaaaa"
ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out5_sel1): "0xaaaaaaaa"
ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out6_sel0): "0xaaaaaaaa"
ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out6_sel1): "0xaaaaaaaa"
ITRC IRQ Trigger source selector register 0 (itrc_irq_out0_sel0_1): "0xaaaaaaaa"
ITRC IRQ Trigger source selector register 1 (itrc_irq_out0_sel1_1): "0xaaaaaaaa"
ITRC CSS_RESET Trigger source selector register 0 (itrc_css_reset_out1_sel0_1): "0xaaaaaaaa"
ITRC CSS_RESET Trigger source selector register 1 (itrc_css_reset_out1_sel1_1): "0xaaaaaaaa"
ITRC PUF_ZEROIZE Trigger source selector register 0 (itrc_puf_zeroize_out2_sel0_1): "0xaaaaaaaa"
ITRC PUF_ZEROIZE Trigger source selector register 1 (itrc_puf_zeroize_out2_sel1_1): "0xaaaaaaaa"
ITRC RAM_ZEROIZE Trigger source selector register 0 (itrc_ram_zeroize_out3_sel0_1): "0xaaaaaaaa"
ITRC RAM_ZEROIZE Trigger source selector register 1 (itrc_ram_zeroize_out3_sel1_1): "0xaaaaaaaa"
ITRC CHIP_RESET Trigger source selector register 0 (itrc_chip_reset_out4_sel0_1): "0xaaaaaaaa"
ITRC CHIP_RESET Trigger source selector register 1 (itrc_chip_reset_out4_sel1_1): "0xaaaaaaaa"
ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out5_sel0_1): "0xaaaaaaaa"
ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out5_sel1_1): "0xaaaaaaaa"
ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out6_sel0_1): "0xaaaaaaaa"
ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out6_sel1_1): "0xaaaaaaaa"
ITRC IRQ Trigger source selector register 0 (itrc_irq_out0_sel0_2): "0xa0002aaa"
ITRC IRQ Trigger source selector register 1 (itrc_irq_out0_sel1_2): "0xa0002aaa"
ITRC CSS_RESET Trigger source selector register 0 (itrc_css_reset_out1_sel0_2): "0xa0002aaa"
ITRC CSS_RESET Trigger source selector register 1 (itrc_css_reset_out1_sel1_2): "0xa0002aaa"
ITRC PUF_ZEROIZE Trigger source selector register 0 (itrc_puf_zeroize_out2_sel0_2): "0xa0002aaa"
ITRC PUF_ZEROIZE Trigger source selector register 1 (itrc_puf_zeroize_out2_sel1_2): "0xa0002aaa"
ITRC RAM_ZEROIZE Trigger source selector register 0 (itrc_ram_zeroize_out3_sel0_2): "0xa0002aaa"
ITRC RAM_ZEROIZE Trigger source selector register 1 (itrc_ram_zeroize_out3_sel1_2): "0xa0002aaa"
ITRC CHIP_RESET Trigger source selector register 0 (itrc_chip_reset_out4_sel0_2): "0xa0002aaa"
ITRC CHIP_RESET Trigger source selector register 1 (itrc_chip_reset_out4_sel1_2): "0xa0002aaa"
ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out5_sel0_2): "0xa0002aaa"
ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out5_sel1_2): "0xa0002aaa"
ITRC ITR_OUT Trigger source selector register 0 (itrc_itr_out_out6_sel0_2): "0xa0002aaa"
ITRC ITR_OUT Trigger source selector register 1 (itrc_itr_out_out6_sel1_2): "0xa0002aaa"
GPIO0 Pin Control Non-Secure (gpio0_pcns): "0x00000000"
GPIO0 Pin Control Non-Privilege (gpio0_pcnp): "0x00000000"
GPIO0 Interrupt Control Non-Secure (gpio0_icns): "0x00000000"
GPIO0 Interrupt Control Non-Privilege (gpio0_icnp): "0x00000000"
GPIO0 Lock Register (gpio0_lock): "0x00000000"
GPIO1 Pin Control Non-Secure (gpio1_pcns): "0x00000000"
GPIO1 Pin Control Non-Privilege (gpio1_pcnp): "0x00000000"
GPIO1 Interrupt Control Non-Secure (gpio1_icns): "0x00000000"
GPIO1 Interrupt Control Non-Privilege (gpio1_icnp): "0x00000000"
GPIO1 Lock Register (gpio1_lock): "0x00000000"
GPIO2 Pin Control Non-Secure (gpio2_pcns): "0x00000000"
GPIO2 Pin Control Non-Privilege (gpio2_pcnp): "0x00000000"
GPIO2 Interrupt Control Non-Secure (gpio2_icns): "0x00000000"
GPIO2 Interrupt Control Non-Privilege (gpio2_icnp): "0x00000000"
GPIO2 Lock Register (gpio2_lock): "0x00000000"
GPIO3 Pin Control Non-Secure (gpio3_pcns): "0x00000000"
GPIO3 Pin Control Non-Privilege(gpio3_pcnp): "0x00000000"
GPIO3 Interrupt Control Non-Secure (gpio3_icns): "0x00000000"
GPIO3 Interrupt Control Non-Privilege (gpio3_icnp): "0x00000000"
GPIO3 Lock Register (gpio3_lock): "0x00000000"
GPIO4 Pin Control Non-Secure (gpio4_pcns): "0x00000000"
GPIO4 Pin Control Non-Privilege (gpio4_pcnp): "0x00000000"
GPIO4 Interrupt Control Non-Secure (gpio4_icns): "0x00000000"
GPIO4 Interrupt Control Non-Privilege (gpio4_icnp): "0x00000000"
GPIO4 Lock Register (gpio4_lock): "0x00000000"
GPIO5 Pin Control Non-Secure (gpio5_pcns): "0x00000000"
GPIO5 Pin Control Non-Privilege (gpio5_pcnp): "0x00000000"
GPIO5 Interrupt Control Non-Secure (gpio5_icns): "0x00000000"
GPIO5 Interrupt Control Non-Privilege (gpio5_icnp): "0x00000000"
GPIO5 Lock Register (gpio5_lock): "0x00000000"
