0.7
2020.2
May 22 2025
00:13:55
C:/TP1/TP1.sim/sim_1/synth/func/xsim/sim_func_synth.v,1758716983,verilog,,C:/TP1/TP1.srcs/sources_1/new/alu.v,,glbl;register;register_0;register__parameterized0;top,,,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/TP1/TP1.srcs/sim_1/new/sim.v,1758716972,verilog,,,,sim,,,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/TP1/TP1.srcs/sources_1/new/alu.v,1758715904,verilog,,C:/TP1/TP1.srcs/sim_1/new/sim.v,,alu,,,../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
