// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2020 MediaTek Inc.
 * Author: Wendell Lin <wendell.lin@mediatek.com>
 */

&clkitg {
	status = "okay";
	bring-up {
		compatible = "mediatek,clk-bring-up";
		clocks = <&clk26m>,
			<&vlp_cksys_clk CLK_VLP_CKSYS_APXGPT66M_BCLK_SEL>,
			<&vlp_cksys_clk CLK_VLP_CKSYS_DXCC_VLP_SEL>,
			<&vlp_cksys_clk CLK_VLP_CKSYS_SCP_SEL>,
			<&topckgen_clk CLK_TOP_PERI_HD_FAXI_SEL>,
			<&topckgen_clk CLK_TOP_UFS_HD_HAXI_SEL>,
			<&topckgen_clk CLK_TOP_BUS_AXIMEM_SEL>,
			<&topckgen_clk CLK_TOP_AXI_SEL>,
			<&vlp_cksys_clk CLK_VLP_CKSYS_DVFSRC_SEL>,
			<&topckgen_clk CLK_TOP_DISP0_SEL>,
			<&topckgen_clk CLK_TOP_DISP1_SEL>,
			<&topckgen_clk CLK_TOP_MDP0_SEL>,
			<&topckgen_clk CLK_TOP_MDP1_SEL>,
			<&vlp_cksys_clk CLK_VLP_CKSYS_AXI_VLP_SEL>,
			<&vlp_cksys_clk CLK_VLP_CKSYS_DBGAO_26M_SEL>,
			<&vlp_cksys_clk CLK_VLP_CKSYS_SYSTIMER_26M_SEL>,
			<&vlp_cksys_clk CLK_VLP_CKSYS_SSPM_SEL>,
			<&vlp_cksys_clk CLK_VLP_CKSYS_SSPM_F26M_SEL>,
			<&vlp_cksys_clk CLK_VLP_CKSYS_APEINT_66M_SEL>,
			<&vlp_cksys_clk CLK_VLP_CKSYS_SRCK_SEL>,
			<&vlp_cksys_clk CLK_VLP_CKSYS_SRAMRC_SEL>,
			<&topckgen_clk CLK_TOP_MMINFRA_SEL>,
			<&topckgen_clk CLK_TOP_MFG_REF_SEL>,
			<&topckgen_clk CLK_TOP_MFGSC_REF_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG2_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG3_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG4_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG5_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG6_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG7_SEL>,
			<&topckgen_clk CLK_TOP_CAMTG8_SEL>,
			<&topckgen_clk CLK_TOP_UART_SEL>,
			<&topckgen_clk CLK_TOP_SPI_SEL>,
			<&topckgen_clk CLK_TOP_MSDC50_0_HCLK_SEL>,
			<&topckgen_clk CLK_TOP_MSDC_MACRO_SEL>,
			<&topckgen_clk CLK_TOP_MSDC30_1_SEL>,
			<&topckgen_clk CLK_TOP_MSDC30_2_SEL>,
			<&topckgen_clk CLK_TOP_PWRAP_ULPOSC_SEL>,
			<&topckgen_clk CLK_TOP_ATB_SEL>,
			<&topckgen_clk CLK_TOP_DP_SEL>,
			<&topckgen_clk CLK_TOP_DISP_PWM_SEL>,
			<&topckgen_clk CLK_TOP_USB_TOP_SEL>,
			<&topckgen_clk CLK_TOP_SSUSB_XHCI_SEL>,
			<&topckgen_clk CLK_TOP_USB_TOP_1P_SEL>,
			<&topckgen_clk CLK_TOP_SSUSB_XHCI_1P_SEL>,
			<&topckgen_clk CLK_TOP_I2C_SEL>,
			<&topckgen_clk CLK_TOP_SENINF_SEL>,
			<&topckgen_clk CLK_TOP_SENINF1_SEL>,
			<&topckgen_clk CLK_TOP_SENINF2_SEL>,
			<&topckgen_clk CLK_TOP_SENINF3_SEL>,
			<&topckgen_clk CLK_TOP_SENINF4_SEL>,
			<&topckgen_clk CLK_TOP_SENINF5_SEL>,
			<&topckgen_clk CLK_TOP_DXCC_SEL>,
			<&topckgen_clk CLK_TOP_DPMAIF_MAIN_SEL>,
			<&topckgen_clk CLK_TOP_MCUPM_SEL>,
			<&topckgen_clk CLK_TOP_SPMI_P_MST_SEL>,
			<&topckgen_clk CLK_TOP_SPMI_M_MST_SEL>,
			<&topckgen_clk CLK_TOP_TL_SEL>,
			<&topckgen_clk CLK_TOP_MEM_SUB_SEL>,
			<&topckgen_clk CLK_TOP_PERI_HF_FMEM_SEL>,
			<&topckgen_clk CLK_TOP_UFS_HF_FMEM_SEL>,
			<&topckgen_clk CLK_TOP_AES_MSDCFDE_SEL>,
			<&topckgen_clk CLK_TOP_EMI_N_SEL>,
			<&topckgen_clk CLK_TOP_EMI_S_SEL>,
			<&topckgen_clk CLK_TOP_DSI_OCC_SEL>,
			<&topckgen_clk CLK_TOP_DPTX_SEL>,
			<&topckgen_clk CLK_TOP_CCU_AHB_SEL>,
			<&topckgen_clk CLK_TOP_AP2CONN_HOST_SEL>,
			<&topckgen_clk CLK_TOP_IMG1_SEL>,
			<&topckgen_clk CLK_TOP_IPE_SEL>,
			<&topckgen_clk CLK_TOP_CAM_SEL>,
			<&topckgen_clk CLK_TOP_CCUSYS_SEL>,
			<&topckgen_clk CLK_TOP_CAMTM_SEL>,
			<&topckgen_clk CLK_TOP_SFLASH_SEL>,
			<&topckgen_clk CLK_TOP_MCU_ACP_SEL>,
			<&topckgen_clk CLK_TOP_TL_CK_SEL>,
			<&topckgen_clk CLK_TOP_MFG_SEL_0>,
			<&topckgen_clk CLK_TOP_MFG_SEL_1>,
			<&infracfg_ao_clk CLK_IFR_AO_CGEN_PRE_INFRA_BUS_HRE_SYS_CLK>,
			<&infracfg_ao_clk CLK_IFR_AO_INFRA_DCM_RG_FORCE>,
			<&infracfg_ao_clk CLK_IFR_AO_THERM>,
			<&infracfg_ao_clk CLK_IFR_AO_CQ_DMA_FPC>,
			<&infracfg_ao_clk CLK_IFR_AO_TRNG>,
			<&infracfg_ao_clk CLK_IFR_AO_CPUM>,
			<&infracfg_ao_clk CLK_IFR_AO_CCIF1_AP>,
			<&infracfg_ao_clk CLK_IFR_AO_CCIF1_MD>,
			<&infracfg_ao_clk CLK_IFR_AO_CCIF_AP>,
			<&infracfg_ao_clk CLK_IFR_AO_DEBUGSYS>,
			<&infracfg_ao_clk CLK_IFR_AO_CCIF_MD>,
			<&infracfg_ao_clk CLK_IFR_AO_DXCC_SEC_CORE>,
			<&infracfg_ao_clk CLK_IFR_AO_DXCC_AO>,
			<&infracfg_ao_clk CLK_IFR_AO_DBG_TRACE>,
			<&infracfg_ao_clk CLK_IFR_AO_CLDMA_BCLK>,
			<&infracfg_ao_clk CLK_IFR_AO_CQ_DMA>,
			<&infracfg_ao_clk CLK_IFR_AO_CCIF5_AP>,
			<&infracfg_ao_clk CLK_IFR_AO_CCIF5_MD>,
			<&infracfg_ao_clk CLK_IFR_AO_CCIF2_AP>,
			<&infracfg_ao_clk CLK_IFR_AO_CCIF2_MD>,
			<&infracfg_ao_clk CLK_IFR_AO_CCIF3_AP>,
			<&infracfg_ao_clk CLK_IFR_AO_CCIF3_MD>,
			<&infracfg_ao_clk CLK_IFR_AO_FBIST2FPC>,
			<&infracfg_ao_clk CLK_IFR_AO_DEVICE_APC_SYNC>,
			<&infracfg_ao_clk CLK_IFR_AO_DPMAIF_MAIN>,
			<&infracfg_ao_clk CLK_IFR_AO_CCIF4_AP>,
			<&infracfg_ao_clk CLK_IFR_AO_CCIF4_MD>,
			<&infracfg_ao_clk CLK_IFR_AO_RG_MMW_DPMAIF_F26M_CK>,
			<&infracfg_ao_clk CLK_IFR_AO_RG_HF_FMEM_SUB_CK>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_OVL0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_MERGE0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_FAKE_ENG0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_INLINEROT>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_WDMA0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_FAKE_ENG1>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DPI0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_OVL0_2L_NWCG>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_RDMA0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_RDMA1>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DLI_ASYNC0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DLI_ASYNC1>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DLI_ASYNC2>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DLO_ASYNC0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DLO_ASYNC1>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DLO_ASYNC2>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_RSZ0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_COLOR0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_CCORR0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_CCORR1>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_AAL0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_GAMMA0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_POSTMASK0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DITHER0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_CM0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_SPR0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DSC_WRAP0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DSI0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_UFBC_WDMA0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_WDMA1>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DP_INTF0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_APB_BUS>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_TDSHP0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_C3D0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_Y2R0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_MDP_AAL0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_CHIST0>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_CHIST1>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_OVL0_2L>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DLI_ASYNC3>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_DLO_ASYNC3>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_OVL1_2L>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_OVL1_2L_NWCG>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_SMI_SUB_COMM>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DSI_CLK>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DP_CLK>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_MUTEX>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_OVL0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_MERGE0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_FAKE_ENG0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_INLINEROT>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_WDMA0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_FAKE_ENG1>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DPI0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_OVL0_2L_NWCG>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_RDMA0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_RDMA1>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DLI_ASYNC0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DLI_ASYNC1>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DLI_ASYNC2>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DLO_ASYNC0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DLO_ASYNC1>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DLO_ASYNC2>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_RSZ0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_COLOR0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_CCORR0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_CCORR1>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_AAL0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_GAMMA0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_POSTMASK0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DITHER0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_CM0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_SPR0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DSC_WRAP0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DSI0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_UFBC_WDMA0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_WDMA1>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DP_INTF0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_APB_BUS>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_TDSHP0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_C3D0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_Y2R0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_MDP_AAL0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_CHIST0>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_CHIST1>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_OVL0_2L>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DLI_ASYNC3>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_DLO_ASYNC3>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_OVL1_2L>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DISP_OVL1_2L_NWCG>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_SMI_SUB_COMM>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DSI_CLK>,
			<&dispsys1_config_clk CLK_DISPSYS1_CONFIG_DP_CLK>,
			<&dispsys_config_clk CLK_DISPSYS_CONFIG_DISP_MUTEX>,
			<&imp_iic_wrap0_clk CLK_IMP_IIC_WRAP_AP_CLOCK_I2C10>,
			<&imp_iic_wrap0_clk CLK_IMP_IIC_WRAP_AP_CLOCK_I2C11>,
			<&imp_iic_wrap0_clk CLK_IMP_IIC_WRAP_AP_CLOCK_I2C12>,
			<&imp_iic_wrap0_clk CLK_IMP_IIC_WRAP_AP_CLOCK_I2C13>,
			<&imp_iic_wrap1_clk CLK_IMP_IIC_WRAP_AP_CLOCK_I2C1>,
			<&imp_iic_wrap1_clk CLK_IMP_IIC_WRAP_AP_CLOCK_I2C2>,
			<&imp_iic_wrap1_clk CLK_IMP_IIC_WRAP_AP_CLOCK_I2C3>,
			<&imp_iic_wrap1_clk CLK_IMP_IIC_WRAP_AP_CLOCK_I2C4>,
			<&imp_iic_wrap1_clk CLK_IMP_IIC_WRAP_AP_CLOCK_I2C7>,
			<&imp_iic_wrap1_clk CLK_IMP_IIC_WRAP_AP_CLOCK_I2C8>,
			<&imp_iic_wrap1_clk CLK_IMP_IIC_WRAP_AP_CLOCK_I2C9>,
			<&imp_iic_wrap2_clk CLK_IMP_IIC_WRAP_AP_CLOCK_I2C0>,
			<&imp_iic_wrap2_clk CLK_IMP_IIC_WRAP_AP_CLOCK_I2C5>,
			<&imp_iic_wrap2_clk CLK_IMP_IIC_WRAP_AP_CLOCK_I2C6>,
			<&mdpsys_config_clk CLK_MDP_MDP_MUTEX0>,
			<&mdpsys_config_clk CLK_MDP_APB_BUS>,
			<&mdpsys_config_clk CLK_MDP_SMI0>,
			<&mdpsys_config_clk CLK_MDP_MDP_RDMA0>,
			<&mdpsys_config_clk CLK_MDP_MDP_FG0>,
			<&mdpsys_config_clk CLK_MDP_MDP_HDR0>,
			<&mdpsys_config_clk CLK_MDP_MDP_AAL0>,
			<&mdpsys_config_clk CLK_MDP_MDP_RSZ0>,
			<&mdpsys_config_clk CLK_MDP_MDP_TDSHP0>,
			<&mdpsys_config_clk CLK_MDP_MDP_COLOR0>,
			<&mdpsys_config_clk CLK_MDP_MDP_WROT0>,
			<&mdpsys_config_clk CLK_MDP_MDP_FAKE_ENG0>,
			<&mdpsys_config_clk CLK_MDP_IMG_DL_RELAY0>,
			<&mdpsys_config_clk CLK_MDP_IMG_DL_RELAY1>,
			<&mdpsys_config_clk CLK_MDP_MDP_RDMA1>,
			<&mdpsys_config_clk CLK_MDP_MDP_FG1>,
			<&mdpsys_config_clk CLK_MDP_MDP_HDR1>,
			<&mdpsys_config_clk CLK_MDP_MDP_AAL1>,
			<&mdpsys_config_clk CLK_MDP_MDP_RSZ1>,
			<&mdpsys_config_clk CLK_MDP_MDP_TDSHP1>,
			<&mdpsys_config_clk CLK_MDP_MDP_COLOR1>,
			<&mdpsys_config_clk CLK_MDP_MDP_WROT1>,
			<&mdpsys_config_clk CLK_MDP_MDP_RSZ2>,
			<&mdpsys_config_clk CLK_MDP_MDP_WROT2>,
			<&mdpsys_config_clk CLK_MDP_MDP_DLO_ASYNC0>,
			<&mdpsys_config_clk CLK_MDP_MDP_RSZ3>,
			<&mdpsys_config_clk CLK_MDP_MDP_WROT3>,
			<&mdpsys_config_clk CLK_MDP_MDP_DLO_ASYNC1>,
			<&mdpsys_config_clk CLK_MDP_HRE_TOP_MDPSYS>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_MUTEX0>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_APB_BUS>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_SMI0>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_RDMA0>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_FG0>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_HDR0>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_AAL0>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_RSZ0>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_TDSHP0>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_COLOR0>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_WROT0>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_FAKE_ENG0>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_IMG_DL_RELAY0>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_IMG_DL_RELAY1>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_RDMA1>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_FG1>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_HDR1>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_AAL1>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_RSZ1>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_TDSHP1>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_COLOR1>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_WROT1>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_RSZ2>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_WROT2>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_DLO_ASYNC0>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_RSZ3>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_WROT3>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_MDP_DLO_ASYNC1>,
			<&mdpsys1_config_clk CLK_MDPSYS1_CONFIG_HRE_TOP_MDPSYS>,
			<&imgsys_main_clk CLK_IMGSYS_MAIN_LARB9>,
			<&imgsys_main_clk CLK_IMGSYS_MAIN_TRAW0>,
			<&imgsys_main_clk CLK_IMGSYS_MAIN_TRAW1>,
			<&imgsys_main_clk CLK_IMGSYS_MAIN_VCORE_GALS>,
			<&imgsys_main_clk CLK_IMGSYS_MAIN_DIP0>,
			<&imgsys_main_clk CLK_IMGSYS_MAIN_WPE0>,
			<&imgsys_main_clk CLK_IMGSYS_MAIN_IPE>,
			<&imgsys_main_clk CLK_IMGSYS_MAIN_WPE1>,
			<&imgsys_main_clk CLK_IMGSYS_MAIN_WPE2>,
			<&imgsys_main_clk CLK_IMGSYS_MAIN_ADL_LARB>,
			<&imgsys_main_clk CLK_IMGSYS_MAIN_ADL_TOP0>,
			<&imgsys_main_clk CLK_IMGSYS_MAIN_ADL_TOP1>,
			<&imgsys_main_clk CLK_IMGSYS_MAIN_GALS>,
			<&ipesys_clk CLK_IPESYS_DPE>,
			<&ipesys_clk CLK_IPESYS_FDVT>,
			<&ipesys_clk CLK_IPESYS_ME>,
			<&ipesys_clk CLK_IPESYS_IPESYS_TOP>,
			<&ipesys_clk CLK_IPESYS_SMI_LARB12>,
			<&ipesys_clk CLK_IPESYS_FDVT1>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB10>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP>,
			<&dip_nr_dip1_clk CLK_DIP_NR_DIP1_LARB15>,
			<&dip_nr_dip1_clk CLK_DIP_NR_DIP1_DIP_NR>,
			<&wpe1_dip1_clk CLK_WPE1_DIP1_LARB11>,
			<&wpe1_dip1_clk CLK_WPE1_DIP1_WPE>,
			<&wpe2_dip1_clk CLK_WPE2_DIP1_LARB11>,
			<&wpe2_dip1_clk CLK_WPE2_DIP1_WPE>,
			<&wpe3_dip1_clk CLK_WPE3_DIP1_LARB11>,
			<&wpe3_dip1_clk CLK_WPE3_DIP1_WPE>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_LARB13_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_LARB14_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_CAM_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_CAM_SUBA_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_CAM_SUBB_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_CAM_SUBC_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_CAM_MRAW_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_CAMTG_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_SENINF_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_GCAMSVA_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_GCAMSVB_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_GCAMSVC_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_GCAMSVD_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_GCAMSVE_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_GCAMSVF_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_GCAMSVG_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_GCAMSVH_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_GCAMSVI_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_GCAMSVJ_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_CAMSV_TOP_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_CAMSV_CQ_A_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_CAMSV_CQ_B_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_CAMSV_CQ_C_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_ADL_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_ASG_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_PDA0_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_PDA1_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_PDA2_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_FAKE_ENG_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_CAM2MM0_GALS_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_CAM2MM1_GALS_CG_CON>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_R1A_CAM_MAIN_CAM2SYS_GALS_CG_CON>,
			<&camsys_mraw_clk CLK_CAMSYS_MRAW_LARBX>,
			<&camsys_mraw_clk CLK_CAMSYS_MRAW_CAMTG>,
			<&camsys_mraw_clk CLK_CAMSYS_MRAW_MRAW0>,
			<&camsys_mraw_clk CLK_CAMSYS_MRAW_MRAW1>,
			<&camsys_mraw_clk CLK_CAMSYS_MRAW_MRAW2>,
			<&camsys_mraw_clk CLK_CAMSYS_MRAW_MRAW3>,
			<&camsys_mraw_clk CLK_CAMSYS_MRAW_PDA0>,
			<&camsys_mraw_clk CLK_CAMSYS_MRAW_PDA1>,
			<&camsys_rawa_clk CLK_CAM_RA_LARBX>,
			<&camsys_rawa_clk CLK_CAM_RA_CAM>,
			<&camsys_rawa_clk CLK_CAM_RA_CAMTG>,
			<&camsys_rawa_clk CLK_CAM_RA_LARBX>,
			<&camsys_rawa_clk CLK_CAM_RA_CAM>,
			<&camsys_rawa_clk CLK_CAM_RA_CAMTG>,
			<&camsys_rawb_clk CLK_CAM_RB_LARBX>,
			<&camsys_rawb_clk CLK_CAM_RB_CAM>,
			<&camsys_rawb_clk CLK_CAM_RB_CAMTG>,
			<&camsys_rawb_clk CLK_CAM_RB_LARBX>,
			<&camsys_rawb_clk CLK_CAM_RB_CAM>,
			<&camsys_rawb_clk CLK_CAM_RB_CAMTG>,
			<&camsys_rawc_clk CLK_CAM_RC_LARBX>,
			<&camsys_rawc_clk CLK_CAM_RC_CAM>,
			<&camsys_rawc_clk CLK_CAM_RC_CAMTG>,
			<&camsys_rawc_clk CLK_CAM_RC_LARBX>,
			<&camsys_rawc_clk CLK_CAM_RC_CAM>,
			<&camsys_rawc_clk CLK_CAM_RC_CAMTG>,
			<&camsys_yuva_clk CLK_CAMSYS_YUVA_LARBX>,
			<&camsys_yuva_clk CLK_CAMSYS_YUVA_CAM>,
			<&camsys_yuva_clk CLK_CAMSYS_YUVA_CAMTG>,
			<&camsys_yuva_clk CLK_CAMSYS_YUVA_LARBX>,
			<&camsys_yuva_clk CLK_CAMSYS_YUVA_CAM>,
			<&camsys_yuva_clk CLK_CAMSYS_YUVA_CAMTG>,
			<&camsys_yuvb_clk CLK_CAMSYS_YUVB_LARBX>,
			<&camsys_yuvb_clk CLK_CAMSYS_YUVB_CAM>,
			<&camsys_yuvb_clk CLK_CAMSYS_YUVB_CAMTG>,
			<&camsys_yuvb_clk CLK_CAMSYS_YUVB_LARBX>,
			<&camsys_yuvb_clk CLK_CAMSYS_YUVB_CAM>,
			<&camsys_yuvb_clk CLK_CAMSYS_YUVB_CAMTG>,
			<&camsys_yuvc_clk CLK_CAMSYS_YUVC_LARBX>,
			<&camsys_yuvc_clk CLK_CAMSYS_YUVC_CAM>,
			<&camsys_yuvc_clk CLK_CAMSYS_YUVC_CAMTG>,
			<&camsys_yuvc_clk CLK_CAMSYS_YUVC_LARBX>,
			<&camsys_yuvc_clk CLK_CAMSYS_YUVC_CAM>,
			<&camsys_yuvc_clk CLK_CAMSYS_YUVC_CAMTG>,
			<&ccu_main_clk CLK_CCU_MAIN_LARB19>,
			<&ccu_main_clk CLK_CCU_MAIN_AHB>,
			<&ccu_main_clk CLK_CCU_MAIN_CCUSYS_CCU0>,
			<&ccu_main_clk CLK_CCU_MAIN_CCUSYS_CCU1>;
	};

	bring-up-pd-isp_vcore {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6983_POWER_DOMAIN_ISP_VCORE>;
	};

	bring-up-pd-isp_main {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6983_POWER_DOMAIN_ISP_MAIN>;
	};

	bring-up-pd-isp_dip1 {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6983_POWER_DOMAIN_ISP_DIP1>;
	};

	bring-up-pd-isp_ipe {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6983_POWER_DOMAIN_ISP_IPE>;
	};

	bring-up-pd-cam_vcore {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6983_POWER_DOMAIN_CAM_VCORE>;
	};

	bring-up-pd-cam_main {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6983_POWER_DOMAIN_CAM_MAIN>;
	};

	bring-up-pd-cam_mraw {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6983_POWER_DOMAIN_CAM_MRAW>;
	};

	bring-up-pd-cam_suba {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6983_POWER_DOMAIN_CAM_SUBA>;
	};

	bring-up-pd-cam_subb {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6983_POWER_DOMAIN_CAM_SUBB>;
	};

	bring-up-pd-cam_subc {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6983_POWER_DOMAIN_CAM_SUBC>;
	};

	bring-up-pd-mdp0 {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6983_POWER_DOMAIN_MDP0>;
	};

	bring-up-pd-mdp1 {
		compatible = "mediatek,scpsys-bring-up";
		power-domains = <&scpsys MT6983_POWER_DOMAIN_MDP1>;
	};
};
