<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pcie_root_port.c source code [codebrowser/hw/pci-bridge/pcie_root_port.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/hw/pci-bridge/pcie_root_port.c'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>codebrowser</a>/<a href='..'>hw</a>/<a href='./'>pci-bridge</a>/<a href='pcie_root_port.c.html'>pcie_root_port.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Base class for PCI Express Root Ports</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (C) 2017 Red Hat Inc</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Authors:</i></td></tr>
<tr><th id="7">7</th><td><i> *   Marcel Apfelbaum &lt;marcel@redhat.com&gt;</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Most of the code was migrated from hw/pci-bridge/ioh3420.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * This work is licensed under the terms of the GNU GPL, version 2 or later.</i></td></tr>
<tr><th id="12">12</th><td><i> * See the COPYING file in the top-level directory.</i></td></tr>
<tr><th id="13">13</th><td><i> */</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../include/qemu/osdep.h.html">"qemu/osdep.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../include/qapi/error.h.html">"qapi/error.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../include/hw/pci/pcie_port.h.html">"hw/pci/pcie_port.h"</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="rp_aer_vector_update" title='rp_aer_vector_update' data-type='void rp_aer_vector_update(PCIDevice * d)' data-ref="rp_aer_vector_update">rp_aer_vector_update</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#PCIDevice" title='PCIDevice' data-type='struct PCIDevice' data-ref="PCIDevice">PCIDevice</a> *<dfn class="local col1 decl" id="1d" title='d' data-type='PCIDevice *' data-ref="1d">d</dfn>)</td></tr>
<tr><th id="20">20</th><td>{</td></tr>
<tr><th id="21">21</th><td>    <a class="typedef" href="../../include/hw/pci/pcie_port.h.html#PCIERootPortClass" title='PCIERootPortClass' data-type='struct PCIERootPortClass' data-ref="PCIERootPortClass">PCIERootPortClass</a> *<dfn class="local col2 decl" id="2rpc" title='rpc' data-type='PCIERootPortClass *' data-ref="2rpc">rpc</dfn> = <a class="macro" href="../../include/hw/pci/pcie_port.h.html#63" title="((PCIERootPortClass *)object_class_dynamic_cast_assert(((ObjectClass *)(object_get_class(((Object *)((d)))))), (&quot;pcie-root-port-base&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/pcie_root_port.c&quot;, 21, __func__))" data-ref="_M/PCIE_ROOT_PORT_GET_CLASS">PCIE_ROOT_PORT_GET_CLASS</a>(<a class="local col1 ref" href="#1d" title='d' data-ref="1d">d</a>);</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td>    <b>if</b> (<a class="local col2 ref" href="#2rpc" title='rpc' data-ref="2rpc">rpc</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIERootPortClass::aer_vector" title='PCIERootPortClass::aer_vector' data-ref="PCIERootPortClass::aer_vector">aer_vector</a>) {</td></tr>
<tr><th id="24">24</th><td>        <a class="ref" href="../../include/hw/pci/pcie_aer.h.html#pcie_aer_root_set_vector" title='pcie_aer_root_set_vector' data-ref="pcie_aer_root_set_vector">pcie_aer_root_set_vector</a>(<a class="local col1 ref" href="#1d" title='d' data-ref="1d">d</a>, <a class="local col2 ref" href="#2rpc" title='rpc' data-ref="2rpc">rpc</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIERootPortClass::aer_vector" title='PCIERootPortClass::aer_vector' data-ref="PCIERootPortClass::aer_vector">aer_vector</a>(<a class="local col1 ref" href="#1d" title='d' data-ref="1d">d</a>));</td></tr>
<tr><th id="25">25</th><td>    }</td></tr>
<tr><th id="26">26</th><td>}</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="rp_write_config" title='rp_write_config' data-type='void rp_write_config(PCIDevice * d, uint32_t address, uint32_t val, int len)' data-ref="rp_write_config">rp_write_config</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#PCIDevice" title='PCIDevice' data-type='struct PCIDevice' data-ref="PCIDevice">PCIDevice</a> *<dfn class="local col3 decl" id="3d" title='d' data-type='PCIDevice *' data-ref="3d">d</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="4address" title='address' data-type='uint32_t' data-ref="4address">address</dfn>,</td></tr>
<tr><th id="29">29</th><td>                            <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="5val" title='val' data-type='uint32_t' data-ref="5val">val</dfn>, <em>int</em> <dfn class="local col6 decl" id="6len" title='len' data-type='int' data-ref="6len">len</dfn>)</td></tr>
<tr><th id="30">30</th><td>{</td></tr>
<tr><th id="31">31</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="7root_cmd" title='root_cmd' data-type='uint32_t' data-ref="7root_cmd">root_cmd</dfn> =</td></tr>
<tr><th id="32">32</th><td>        <a class="ref" href="../../include/hw/pci/pci.h.html#pci_get_long" title='pci_get_long' data-ref="pci_get_long">pci_get_long</a>(<a class="local col3 ref" href="#3d" title='d' data-ref="3d">d</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDevice::config" title='PCIDevice::config' data-ref="PCIDevice::config">config</a> + <a class="local col3 ref" href="#3d" title='d' data-ref="3d">d</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDevice::exp" title='PCIDevice::exp' data-ref="PCIDevice::exp">exp</a>.<a class="ref" href="../../include/hw/pci/pcie.h.html#PCIExpressDevice::aer_cap" title='PCIExpressDevice::aer_cap' data-ref="PCIExpressDevice::aer_cap">aer_cap</a> + <a class="macro" href="../../include/standard-headers/linux/pci_regs.h.html#735" title="44" data-ref="_M/PCI_ERR_ROOT_COMMAND">PCI_ERR_ROOT_COMMAND</a>);</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td>    <a class="ref" href="../../include/hw/pci/pci_bridge.h.html#pci_bridge_write_config" title='pci_bridge_write_config' data-ref="pci_bridge_write_config">pci_bridge_write_config</a>(<a class="local col3 ref" href="#3d" title='d' data-ref="3d">d</a>, <a class="local col4 ref" href="#4address" title='address' data-ref="4address">address</a>, <a class="local col5 ref" href="#5val" title='val' data-ref="5val">val</a>, <a class="local col6 ref" href="#6len" title='len' data-ref="6len">len</a>);</td></tr>
<tr><th id="35">35</th><td>    <a class="tu ref" href="#rp_aer_vector_update" title='rp_aer_vector_update' data-use='c' data-ref="rp_aer_vector_update">rp_aer_vector_update</a>(<a class="local col3 ref" href="#3d" title='d' data-ref="3d">d</a>);</td></tr>
<tr><th id="36">36</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_slot_write_config" title='pcie_cap_slot_write_config' data-ref="pcie_cap_slot_write_config">pcie_cap_slot_write_config</a>(<a class="local col3 ref" href="#3d" title='d' data-ref="3d">d</a>, <a class="local col4 ref" href="#4address" title='address' data-ref="4address">address</a>, <a class="local col5 ref" href="#5val" title='val' data-ref="5val">val</a>, <a class="local col6 ref" href="#6len" title='len' data-ref="6len">len</a>);</td></tr>
<tr><th id="37">37</th><td>    <a class="ref" href="../../include/hw/pci/pcie_aer.h.html#pcie_aer_write_config" title='pcie_aer_write_config' data-ref="pcie_aer_write_config">pcie_aer_write_config</a>(<a class="local col3 ref" href="#3d" title='d' data-ref="3d">d</a>, <a class="local col4 ref" href="#4address" title='address' data-ref="4address">address</a>, <a class="local col5 ref" href="#5val" title='val' data-ref="5val">val</a>, <a class="local col6 ref" href="#6len" title='len' data-ref="6len">len</a>);</td></tr>
<tr><th id="38">38</th><td>    <a class="ref" href="../../include/hw/pci/pcie_aer.h.html#pcie_aer_root_write_config" title='pcie_aer_root_write_config' data-ref="pcie_aer_root_write_config">pcie_aer_root_write_config</a>(<a class="local col3 ref" href="#3d" title='d' data-ref="3d">d</a>, <a class="local col4 ref" href="#4address" title='address' data-ref="4address">address</a>, <a class="local col5 ref" href="#5val" title='val' data-ref="5val">val</a>, <a class="local col6 ref" href="#6len" title='len' data-ref="6len">len</a>, <a class="local col7 ref" href="#7root_cmd" title='root_cmd' data-ref="7root_cmd">root_cmd</a>);</td></tr>
<tr><th id="39">39</th><td>}</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="rp_reset" title='rp_reset' data-type='void rp_reset(DeviceState * qdev)' data-ref="rp_reset">rp_reset</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#DeviceState" title='DeviceState' data-type='struct DeviceState' data-ref="DeviceState">DeviceState</a> *<dfn class="local col8 decl" id="8qdev" title='qdev' data-type='DeviceState *' data-ref="8qdev">qdev</dfn>)</td></tr>
<tr><th id="42">42</th><td>{</td></tr>
<tr><th id="43">43</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIDevice" title='PCIDevice' data-type='struct PCIDevice' data-ref="PCIDevice">PCIDevice</a> *<dfn class="local col9 decl" id="9d" title='d' data-type='PCIDevice *' data-ref="9d">d</dfn> = <a class="macro" href="../../include/hw/pci/pci.h.html#191" title="((PCIDevice *)object_dynamic_cast_assert(((Object *)((qdev))), (&quot;pci-device&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/pcie_root_port.c&quot;, 43, __func__))" data-ref="_M/PCI_DEVICE">PCI_DEVICE</a>(<a class="local col8 ref" href="#8qdev" title='qdev' data-ref="8qdev">qdev</a>);</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>    <a class="tu ref" href="#rp_aer_vector_update" title='rp_aer_vector_update' data-use='c' data-ref="rp_aer_vector_update">rp_aer_vector_update</a>(<a class="local col9 ref" href="#9d" title='d' data-ref="9d">d</a>);</td></tr>
<tr><th id="46">46</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_root_reset" title='pcie_cap_root_reset' data-ref="pcie_cap_root_reset">pcie_cap_root_reset</a>(<a class="local col9 ref" href="#9d" title='d' data-ref="9d">d</a>);</td></tr>
<tr><th id="47">47</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_deverr_reset" title='pcie_cap_deverr_reset' data-ref="pcie_cap_deverr_reset">pcie_cap_deverr_reset</a>(<a class="local col9 ref" href="#9d" title='d' data-ref="9d">d</a>);</td></tr>
<tr><th id="48">48</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_slot_reset" title='pcie_cap_slot_reset' data-ref="pcie_cap_slot_reset">pcie_cap_slot_reset</a>(<a class="local col9 ref" href="#9d" title='d' data-ref="9d">d</a>);</td></tr>
<tr><th id="49">49</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_arifwd_reset" title='pcie_cap_arifwd_reset' data-ref="pcie_cap_arifwd_reset">pcie_cap_arifwd_reset</a>(<a class="local col9 ref" href="#9d" title='d' data-ref="9d">d</a>);</td></tr>
<tr><th id="50">50</th><td>    <a class="ref" href="../../include/hw/pci/pcie_aer.h.html#pcie_aer_root_reset" title='pcie_aer_root_reset' data-ref="pcie_aer_root_reset">pcie_aer_root_reset</a>(<a class="local col9 ref" href="#9d" title='d' data-ref="9d">d</a>);</td></tr>
<tr><th id="51">51</th><td>    <a class="ref" href="../../include/hw/pci/pci_bridge.h.html#pci_bridge_reset" title='pci_bridge_reset' data-ref="pci_bridge_reset">pci_bridge_reset</a>(<a class="local col8 ref" href="#8qdev" title='qdev' data-ref="8qdev">qdev</a>);</td></tr>
<tr><th id="52">52</th><td>    <a class="ref" href="../../include/hw/pci/pci_bridge.h.html#pci_bridge_disable_base_limit" title='pci_bridge_disable_base_limit' data-ref="pci_bridge_disable_base_limit">pci_bridge_disable_base_limit</a>(<a class="local col9 ref" href="#9d" title='d' data-ref="9d">d</a>);</td></tr>
<tr><th id="53">53</th><td>}</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="rp_realize" title='rp_realize' data-type='void rp_realize(PCIDevice * d, Error ** errp)' data-ref="rp_realize">rp_realize</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#PCIDevice" title='PCIDevice' data-type='struct PCIDevice' data-ref="PCIDevice">PCIDevice</a> *<dfn class="local col0 decl" id="10d" title='d' data-type='PCIDevice *' data-ref="10d">d</dfn>, <a class="typedef" href="../../include/qemu/typedefs.h.html#Error" title='Error' data-type='struct Error' data-ref="Error">Error</a> **<dfn class="local col1 decl" id="11errp" title='errp' data-type='Error **' data-ref="11errp">errp</dfn>)</td></tr>
<tr><th id="56">56</th><td>{</td></tr>
<tr><th id="57">57</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIEPort" title='PCIEPort' data-type='struct PCIEPort' data-ref="PCIEPort">PCIEPort</a> *<dfn class="local col2 decl" id="12p" title='p' data-type='PCIEPort *' data-ref="12p">p</dfn> = <a class="macro" href="../../include/hw/pci/pcie_port.h.html#28" title="((PCIEPort *)object_dynamic_cast_assert(((Object *)((d))), (&quot;pcie-port&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/pcie_root_port.c&quot;, 57, __func__))" data-ref="_M/PCIE_PORT">PCIE_PORT</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>);</td></tr>
<tr><th id="58">58</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIESlot" title='PCIESlot' data-type='struct PCIESlot' data-ref="PCIESlot">PCIESlot</a> *<dfn class="local col3 decl" id="13s" title='s' data-type='PCIESlot *' data-ref="13s">s</dfn> = <a class="macro" href="../../include/hw/pci/pcie_port.h.html#42" title="((PCIESlot *)object_dynamic_cast_assert(((Object *)((d))), (&quot;pcie-slot&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/pcie_root_port.c&quot;, 58, __func__))" data-ref="_M/PCIE_SLOT">PCIE_SLOT</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>);</td></tr>
<tr><th id="59">59</th><td>    <a class="typedef" href="../../include/hw/pci/pci.h.html#PCIDeviceClass" title='PCIDeviceClass' data-type='struct PCIDeviceClass' data-ref="PCIDeviceClass">PCIDeviceClass</a> *<dfn class="local col4 decl" id="14dc" title='dc' data-type='PCIDeviceClass *' data-ref="14dc">dc</dfn> = <a class="macro" href="../../include/hw/pci/pci.h.html#195" title="((PCIDeviceClass *)object_class_dynamic_cast_assert(((ObjectClass *)(object_get_class(((Object *)((d)))))), (&quot;pci-device&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/pcie_root_port.c&quot;, 59, __func__))" data-ref="_M/PCI_DEVICE_GET_CLASS">PCI_DEVICE_GET_CLASS</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>);</td></tr>
<tr><th id="60">60</th><td>    <a class="typedef" href="../../include/hw/pci/pcie_port.h.html#PCIERootPortClass" title='PCIERootPortClass' data-type='struct PCIERootPortClass' data-ref="PCIERootPortClass">PCIERootPortClass</a> *<dfn class="local col5 decl" id="15rpc" title='rpc' data-type='PCIERootPortClass *' data-ref="15rpc">rpc</dfn> = <a class="macro" href="../../include/hw/pci/pcie_port.h.html#63" title="((PCIERootPortClass *)object_class_dynamic_cast_assert(((ObjectClass *)(object_get_class(((Object *)((d)))))), (&quot;pcie-root-port-base&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/pcie_root_port.c&quot;, 60, __func__))" data-ref="_M/PCIE_ROOT_PORT_GET_CLASS">PCIE_ROOT_PORT_GET_CLASS</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>);</td></tr>
<tr><th id="61">61</th><td>    <em>int</em> <dfn class="local col6 decl" id="16rc" title='rc' data-type='int' data-ref="16rc">rc</dfn>;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>    <a class="ref" href="../../include/hw/pci/pci.h.html#pci_config_set_interrupt_pin" title='pci_config_set_interrupt_pin' data-ref="pci_config_set_interrupt_pin">pci_config_set_interrupt_pin</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDevice::config" title='PCIDevice::config' data-ref="PCIDevice::config">config</a>, <var>1</var>);</td></tr>
<tr><th id="64">64</th><td>    <a class="ref" href="../../include/hw/pci/pci_bridge.h.html#pci_bridge_initfn" title='pci_bridge_initfn' data-ref="pci_bridge_initfn">pci_bridge_initfn</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>, <a class="macro" href="../../include/hw/pci/pci.h.html#390" title="&quot;PCIE&quot;" data-ref="_M/TYPE_PCIE_BUS">TYPE_PCIE_BUS</a>);</td></tr>
<tr><th id="65">65</th><td>    <a class="ref" href="../../include/hw/pci/pcie_port.h.html#pcie_port_init_reg" title='pcie_port_init_reg' data-ref="pcie_port_init_reg">pcie_port_init_reg</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>    <a class="local col6 ref" href="#16rc" title='rc' data-ref="16rc">rc</a> = <a class="ref" href="../../include/hw/pci/pci_bridge.h.html#pci_bridge_ssvid_init" title='pci_bridge_ssvid_init' data-ref="pci_bridge_ssvid_init">pci_bridge_ssvid_init</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>, <a class="local col5 ref" href="#15rpc" title='rpc' data-ref="15rpc">rpc</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIERootPortClass::ssvid_offset" title='PCIERootPortClass::ssvid_offset' data-ref="PCIERootPortClass::ssvid_offset">ssvid_offset</a>, <a class="local col4 ref" href="#14dc" title='dc' data-ref="14dc">dc</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::vendor_id" title='PCIDeviceClass::vendor_id' data-ref="PCIDeviceClass::vendor_id">vendor_id</a>,</td></tr>
<tr><th id="68">68</th><td>                               <a class="local col5 ref" href="#15rpc" title='rpc' data-ref="15rpc">rpc</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIERootPortClass::ssid" title='PCIERootPortClass::ssid' data-ref="PCIERootPortClass::ssid">ssid</a>, <a class="local col1 ref" href="#11errp" title='errp' data-ref="11errp">errp</a>);</td></tr>
<tr><th id="69">69</th><td>    <b>if</b> (<a class="local col6 ref" href="#16rc" title='rc' data-ref="16rc">rc</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="70">70</th><td>        <a class="ref" href="../../include/qapi/error.h.html#error_append_hint" title='error_append_hint' data-ref="error_append_hint">error_append_hint</a>(<a class="local col1 ref" href="#11errp" title='errp' data-ref="11errp">errp</a>, <q>"Can't init SSV ID, error %d\n"</q>, <a class="local col6 ref" href="#16rc" title='rc' data-ref="16rc">rc</a>);</td></tr>
<tr><th id="71">71</th><td>        <b>goto</b> <a class="lbl" href="#17err_bridge" data-ref="17err_bridge">err_bridge</a>;</td></tr>
<tr><th id="72">72</th><td>    }</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>    <b>if</b> (<a class="local col5 ref" href="#15rpc" title='rpc' data-ref="15rpc">rpc</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIERootPortClass::interrupts_init" title='PCIERootPortClass::interrupts_init' data-ref="PCIERootPortClass::interrupts_init">interrupts_init</a>) {</td></tr>
<tr><th id="75">75</th><td>        <a class="local col6 ref" href="#16rc" title='rc' data-ref="16rc">rc</a> = <a class="local col5 ref" href="#15rpc" title='rpc' data-ref="15rpc">rpc</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIERootPortClass::interrupts_init" title='PCIERootPortClass::interrupts_init' data-ref="PCIERootPortClass::interrupts_init">interrupts_init</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>, <a class="local col1 ref" href="#11errp" title='errp' data-ref="11errp">errp</a>);</td></tr>
<tr><th id="76">76</th><td>        <b>if</b> (<a class="local col6 ref" href="#16rc" title='rc' data-ref="16rc">rc</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="77">77</th><td>            <b>goto</b> <a class="lbl" href="#17err_bridge" data-ref="17err_bridge">err_bridge</a>;</td></tr>
<tr><th id="78">78</th><td>        }</td></tr>
<tr><th id="79">79</th><td>    }</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>    <a class="local col6 ref" href="#16rc" title='rc' data-ref="16rc">rc</a> = <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_init" title='pcie_cap_init' data-ref="pcie_cap_init">pcie_cap_init</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>, <a class="local col5 ref" href="#15rpc" title='rpc' data-ref="15rpc">rpc</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIERootPortClass::exp_offset" title='PCIERootPortClass::exp_offset' data-ref="PCIERootPortClass::exp_offset">exp_offset</a>, <a class="macro" href="../../include/standard-headers/linux/pci_regs.h.html#470" title="0x4" data-ref="_M/PCI_EXP_TYPE_ROOT_PORT">PCI_EXP_TYPE_ROOT_PORT</a>,</td></tr>
<tr><th id="82">82</th><td>                       <a class="local col2 ref" href="#12p" title='p' data-ref="12p">p</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIEPort::port" title='PCIEPort::port' data-ref="PCIEPort::port">port</a>, <a class="local col1 ref" href="#11errp" title='errp' data-ref="11errp">errp</a>);</td></tr>
<tr><th id="83">83</th><td>    <b>if</b> (<a class="local col6 ref" href="#16rc" title='rc' data-ref="16rc">rc</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="84">84</th><td>        <a class="ref" href="../../include/qapi/error.h.html#error_append_hint" title='error_append_hint' data-ref="error_append_hint">error_append_hint</a>(<a class="local col1 ref" href="#11errp" title='errp' data-ref="11errp">errp</a>, <q>"Can't add Root Port capability, "</q></td></tr>
<tr><th id="85">85</th><td>                          <q>"error %d\n"</q>, <a class="local col6 ref" href="#16rc" title='rc' data-ref="16rc">rc</a>);</td></tr>
<tr><th id="86">86</th><td>        <b>goto</b> <a class="lbl" href="#18err_int" data-ref="18err_int">err_int</a>;</td></tr>
<tr><th id="87">87</th><td>    }</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_arifwd_init" title='pcie_cap_arifwd_init' data-ref="pcie_cap_arifwd_init">pcie_cap_arifwd_init</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>);</td></tr>
<tr><th id="90">90</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_deverr_init" title='pcie_cap_deverr_init' data-ref="pcie_cap_deverr_init">pcie_cap_deverr_init</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>);</td></tr>
<tr><th id="91">91</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_slot_init" title='pcie_cap_slot_init' data-ref="pcie_cap_slot_init">pcie_cap_slot_init</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>, <a class="local col3 ref" href="#13s" title='s' data-ref="13s">s</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIESlot::slot" title='PCIESlot::slot' data-ref="PCIESlot::slot">slot</a>);</td></tr>
<tr><th id="92">92</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_root_init" title='pcie_cap_root_init' data-ref="pcie_cap_root_init">pcie_cap_root_init</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>);</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>    <a class="ref" href="../../include/hw/pci/pcie_port.h.html#pcie_chassis_create" title='pcie_chassis_create' data-ref="pcie_chassis_create">pcie_chassis_create</a>(<a class="local col3 ref" href="#13s" title='s' data-ref="13s">s</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIESlot::chassis" title='PCIESlot::chassis' data-ref="PCIESlot::chassis">chassis</a>);</td></tr>
<tr><th id="95">95</th><td>    <a class="local col6 ref" href="#16rc" title='rc' data-ref="16rc">rc</a> = <a class="ref" href="../../include/hw/pci/pcie_port.h.html#pcie_chassis_add_slot" title='pcie_chassis_add_slot' data-ref="pcie_chassis_add_slot">pcie_chassis_add_slot</a>(<a class="local col3 ref" href="#13s" title='s' data-ref="13s">s</a>);</td></tr>
<tr><th id="96">96</th><td>    <b>if</b> (<a class="local col6 ref" href="#16rc" title='rc' data-ref="16rc">rc</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="97">97</th><td>        <a class="macro" href="../../include/qapi/error.h.html#160" title="error_setg_internal((errp), &quot;/home/jon/workspace/qemu/hw/pci-bridge/pcie_root_port.c&quot;, 97, __func__, (&quot;Can&apos;t add chassis slot, error %d&quot;), rc)" data-ref="_M/error_setg">error_setg</a>(<a class="local col1 ref" href="#11errp" title='errp' data-ref="11errp">errp</a>, <q>"Can't add chassis slot, error %d"</q>, <a class="local col6 ref" href="#16rc" title='rc' data-ref="16rc">rc</a>);</td></tr>
<tr><th id="98">98</th><td>        <b>goto</b> <a class="lbl" href="#19err_pcie_cap" data-ref="19err_pcie_cap">err_pcie_cap</a>;</td></tr>
<tr><th id="99">99</th><td>    }</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>    <a class="local col6 ref" href="#16rc" title='rc' data-ref="16rc">rc</a> = <a class="ref" href="../../include/hw/pci/pcie_aer.h.html#pcie_aer_init" title='pcie_aer_init' data-ref="pcie_aer_init">pcie_aer_init</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>, <a class="macro" href="../../include/hw/pci/pcie_regs.h.html#83" title="2" data-ref="_M/PCI_ERR_VER">PCI_ERR_VER</a>, <a class="local col5 ref" href="#15rpc" title='rpc' data-ref="15rpc">rpc</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIERootPortClass::aer_offset" title='PCIERootPortClass::aer_offset' data-ref="PCIERootPortClass::aer_offset">aer_offset</a>,</td></tr>
<tr><th id="102">102</th><td>                       <a class="macro" href="../../include/hw/pci/pcie_regs.h.html#84" title="0x48" data-ref="_M/PCI_ERR_SIZEOF">PCI_ERR_SIZEOF</a>, <a class="local col1 ref" href="#11errp" title='errp' data-ref="11errp">errp</a>);</td></tr>
<tr><th id="103">103</th><td>    <b>if</b> (<a class="local col6 ref" href="#16rc" title='rc' data-ref="16rc">rc</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="104">104</th><td>        <b>goto</b> <a class="lbl" href="#20err" data-ref="20err">err</a>;</td></tr>
<tr><th id="105">105</th><td>    }</td></tr>
<tr><th id="106">106</th><td>    <a class="ref" href="../../include/hw/pci/pcie_aer.h.html#pcie_aer_root_init" title='pcie_aer_root_init' data-ref="pcie_aer_root_init">pcie_aer_root_init</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>);</td></tr>
<tr><th id="107">107</th><td>    <a class="tu ref" href="#rp_aer_vector_update" title='rp_aer_vector_update' data-use='c' data-ref="rp_aer_vector_update">rp_aer_vector_update</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>);</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>    <b>return</b>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td><dfn class="lbl" id="20err" data-ref="20err">err</dfn>:</td></tr>
<tr><th id="112">112</th><td>    <a class="ref" href="../../include/hw/pci/pcie_port.h.html#pcie_chassis_del_slot" title='pcie_chassis_del_slot' data-ref="pcie_chassis_del_slot">pcie_chassis_del_slot</a>(<a class="local col3 ref" href="#13s" title='s' data-ref="13s">s</a>);</td></tr>
<tr><th id="113">113</th><td><dfn class="lbl" id="19err_pcie_cap" data-ref="19err_pcie_cap">err_pcie_cap</dfn>:</td></tr>
<tr><th id="114">114</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_exit" title='pcie_cap_exit' data-ref="pcie_cap_exit">pcie_cap_exit</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>);</td></tr>
<tr><th id="115">115</th><td><dfn class="lbl" id="18err_int" data-ref="18err_int">err_int</dfn>:</td></tr>
<tr><th id="116">116</th><td>    <b>if</b> (<a class="local col5 ref" href="#15rpc" title='rpc' data-ref="15rpc">rpc</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIERootPortClass::interrupts_uninit" title='PCIERootPortClass::interrupts_uninit' data-ref="PCIERootPortClass::interrupts_uninit">interrupts_uninit</a>) {</td></tr>
<tr><th id="117">117</th><td>        <a class="local col5 ref" href="#15rpc" title='rpc' data-ref="15rpc">rpc</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIERootPortClass::interrupts_uninit" title='PCIERootPortClass::interrupts_uninit' data-ref="PCIERootPortClass::interrupts_uninit">interrupts_uninit</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>);</td></tr>
<tr><th id="118">118</th><td>    }</td></tr>
<tr><th id="119">119</th><td><dfn class="lbl" id="17err_bridge" data-ref="17err_bridge">err_bridge</dfn>:</td></tr>
<tr><th id="120">120</th><td>    <a class="ref" href="../../include/hw/pci/pci_bridge.h.html#pci_bridge_exitfn" title='pci_bridge_exitfn' data-ref="pci_bridge_exitfn">pci_bridge_exitfn</a>(<a class="local col0 ref" href="#10d" title='d' data-ref="10d">d</a>);</td></tr>
<tr><th id="121">121</th><td>}</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="rp_exit" title='rp_exit' data-type='void rp_exit(PCIDevice * d)' data-ref="rp_exit">rp_exit</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#PCIDevice" title='PCIDevice' data-type='struct PCIDevice' data-ref="PCIDevice">PCIDevice</a> *<dfn class="local col1 decl" id="21d" title='d' data-type='PCIDevice *' data-ref="21d">d</dfn>)</td></tr>
<tr><th id="124">124</th><td>{</td></tr>
<tr><th id="125">125</th><td>    <a class="typedef" href="../../include/hw/pci/pcie_port.h.html#PCIERootPortClass" title='PCIERootPortClass' data-type='struct PCIERootPortClass' data-ref="PCIERootPortClass">PCIERootPortClass</a> *<dfn class="local col2 decl" id="22rpc" title='rpc' data-type='PCIERootPortClass *' data-ref="22rpc">rpc</dfn> = <a class="macro" href="../../include/hw/pci/pcie_port.h.html#63" title="((PCIERootPortClass *)object_class_dynamic_cast_assert(((ObjectClass *)(object_get_class(((Object *)((d)))))), (&quot;pcie-root-port-base&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/pcie_root_port.c&quot;, 125, __func__))" data-ref="_M/PCIE_ROOT_PORT_GET_CLASS">PCIE_ROOT_PORT_GET_CLASS</a>(<a class="local col1 ref" href="#21d" title='d' data-ref="21d">d</a>);</td></tr>
<tr><th id="126">126</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIESlot" title='PCIESlot' data-type='struct PCIESlot' data-ref="PCIESlot">PCIESlot</a> *<dfn class="local col3 decl" id="23s" title='s' data-type='PCIESlot *' data-ref="23s">s</dfn> = <a class="macro" href="../../include/hw/pci/pcie_port.h.html#42" title="((PCIESlot *)object_dynamic_cast_assert(((Object *)((d))), (&quot;pcie-slot&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/pcie_root_port.c&quot;, 126, __func__))" data-ref="_M/PCIE_SLOT">PCIE_SLOT</a>(<a class="local col1 ref" href="#21d" title='d' data-ref="21d">d</a>);</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>    <a class="ref" href="../../include/hw/pci/pcie_aer.h.html#pcie_aer_exit" title='pcie_aer_exit' data-ref="pcie_aer_exit">pcie_aer_exit</a>(<a class="local col1 ref" href="#21d" title='d' data-ref="21d">d</a>);</td></tr>
<tr><th id="129">129</th><td>    <a class="ref" href="../../include/hw/pci/pcie_port.h.html#pcie_chassis_del_slot" title='pcie_chassis_del_slot' data-ref="pcie_chassis_del_slot">pcie_chassis_del_slot</a>(<a class="local col3 ref" href="#23s" title='s' data-ref="23s">s</a>);</td></tr>
<tr><th id="130">130</th><td>    <a class="ref" href="../../include/hw/pci/pcie.h.html#pcie_cap_exit" title='pcie_cap_exit' data-ref="pcie_cap_exit">pcie_cap_exit</a>(<a class="local col1 ref" href="#21d" title='d' data-ref="21d">d</a>);</td></tr>
<tr><th id="131">131</th><td>    <b>if</b> (<a class="local col2 ref" href="#22rpc" title='rpc' data-ref="22rpc">rpc</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIERootPortClass::interrupts_uninit" title='PCIERootPortClass::interrupts_uninit' data-ref="PCIERootPortClass::interrupts_uninit">interrupts_uninit</a>) {</td></tr>
<tr><th id="132">132</th><td>        <a class="local col2 ref" href="#22rpc" title='rpc' data-ref="22rpc">rpc</a>-&gt;<a class="ref" href="../../include/hw/pci/pcie_port.h.html#PCIERootPortClass::interrupts_uninit" title='PCIERootPortClass::interrupts_uninit' data-ref="PCIERootPortClass::interrupts_uninit">interrupts_uninit</a>(<a class="local col1 ref" href="#21d" title='d' data-ref="21d">d</a>);</td></tr>
<tr><th id="133">133</th><td>    }</td></tr>
<tr><th id="134">134</th><td>    <a class="ref" href="../../include/hw/pci/pci_bridge.h.html#pci_bridge_exitfn" title='pci_bridge_exitfn' data-ref="pci_bridge_exitfn">pci_bridge_exitfn</a>(<a class="local col1 ref" href="#21d" title='d' data-ref="21d">d</a>);</td></tr>
<tr><th id="135">135</th><td>}</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><em>static</em> <a class="typedef" href="../../include/qemu/typedefs.h.html#Property" title='Property' data-type='struct Property' data-ref="Property">Property</a> <dfn class="tu decl def" id="rp_props" title='rp_props' data-type='Property [2]' data-ref="rp_props">rp_props</dfn>[] = {</td></tr>
<tr><th id="138">138</th><td>    <a class="macro" href="../../include/hw/qdev-properties.h.html#59" title="{ .name = (&quot;power_controller_present&quot;), .info = &amp;(qdev_prop_bit), .bitnr = (7), .offset = __builtin_offsetof(PCIDevice, cap_present) + ((uint32_t*)0 - (typeof(((PCIDevice *)0)-&gt;cap_present)*)0), .set_default = 1, .defval.u = (_Bool)1, }" data-ref="_M/DEFINE_PROP_BIT">DEFINE_PROP_BIT</a>(<a class="macro" href="../../include/hw/pci/pcie.h.html#84" title="&quot;power_controller_present&quot;" data-ref="_M/COMPAT_PROP_PCP">COMPAT_PROP_PCP</a>, <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIDevice" title='PCIDevice' data-type='struct PCIDevice' data-ref="PCIDevice">PCIDevice</a>, <a class="ref" href="../../include/hw/pci/pci.h.html#PCIDevice::cap_present" title='PCIDevice::cap_present' data-ref="PCIDevice::cap_present">cap_present</a>,</td></tr>
<tr><th id="139">139</th><td>                    <a class="macro" href="../../include/hw/pci/pci.h.html#181" title="7" data-ref="_M/QEMU_PCIE_SLTCAP_PCP_BITNR">QEMU_PCIE_SLTCAP_PCP_BITNR</a>, <span class="macro" title="1" data-ref="_M/true">true</span>),</td></tr>
<tr><th id="140">140</th><td>    <a class="macro" href="../../include/hw/qdev-properties.h.html#216" title="{}" data-ref="_M/DEFINE_PROP_END_OF_LIST">DEFINE_PROP_END_OF_LIST</a>()</td></tr>
<tr><th id="141">141</th><td>};</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="rp_class_init" title='rp_class_init' data-type='void rp_class_init(ObjectClass * klass, void * data)' data-ref="rp_class_init">rp_class_init</dfn>(<a class="typedef" href="../../include/qom/object.h.html#ObjectClass" title='ObjectClass' data-type='struct ObjectClass' data-ref="ObjectClass">ObjectClass</a> *<dfn class="local col4 decl" id="24klass" title='klass' data-type='ObjectClass *' data-ref="24klass">klass</dfn>, <em>void</em> *<dfn class="local col5 decl" id="25data" title='data' data-type='void *' data-ref="25data">data</dfn>)</td></tr>
<tr><th id="144">144</th><td>{</td></tr>
<tr><th id="145">145</th><td>    <a class="typedef" href="../../include/hw/qdev-core.h.html#DeviceClass" title='DeviceClass' data-type='struct DeviceClass' data-ref="DeviceClass">DeviceClass</a> *<dfn class="local col6 decl" id="26dc" title='dc' data-type='DeviceClass *' data-ref="26dc">dc</dfn> = <a class="macro" href="../../include/hw/qdev-core.h.html#17" title="((DeviceClass *)object_class_dynamic_cast_assert(((ObjectClass *)((klass))), (&quot;device&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/pcie_root_port.c&quot;, 145, __func__))" data-ref="_M/DEVICE_CLASS">DEVICE_CLASS</a>(<a class="local col4 ref" href="#24klass" title='klass' data-ref="24klass">klass</a>);</td></tr>
<tr><th id="146">146</th><td>    <a class="typedef" href="../../include/hw/pci/pci.h.html#PCIDeviceClass" title='PCIDeviceClass' data-type='struct PCIDeviceClass' data-ref="PCIDeviceClass">PCIDeviceClass</a> *<dfn class="local col7 decl" id="27k" title='k' data-type='PCIDeviceClass *' data-ref="27k">k</dfn> = <a class="macro" href="../../include/hw/pci/pci.h.html#193" title="((PCIDeviceClass *)object_class_dynamic_cast_assert(((ObjectClass *)((klass))), (&quot;pci-device&quot;), &quot;/home/jon/workspace/qemu/hw/pci-bridge/pcie_root_port.c&quot;, 146, __func__))" data-ref="_M/PCI_DEVICE_CLASS">PCI_DEVICE_CLASS</a>(<a class="local col4 ref" href="#24klass" title='klass' data-ref="24klass">klass</a>);</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>    <a class="local col7 ref" href="#27k" title='k' data-ref="27k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::is_express" title='PCIDeviceClass::is_express' data-ref="PCIDeviceClass::is_express">is_express</a> = <var>1</var>;</td></tr>
<tr><th id="149">149</th><td>    <a class="local col7 ref" href="#27k" title='k' data-ref="27k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::is_bridge" title='PCIDeviceClass::is_bridge' data-ref="PCIDeviceClass::is_bridge">is_bridge</a> = <var>1</var>;</td></tr>
<tr><th id="150">150</th><td>    <a class="local col7 ref" href="#27k" title='k' data-ref="27k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::config_write" title='PCIDeviceClass::config_write' data-ref="PCIDeviceClass::config_write">config_write</a> = <a class="tu ref" href="#rp_write_config" title='rp_write_config' data-use='r' data-ref="rp_write_config">rp_write_config</a>;</td></tr>
<tr><th id="151">151</th><td>    <a class="local col7 ref" href="#27k" title='k' data-ref="27k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::realize" title='PCIDeviceClass::realize' data-ref="PCIDeviceClass::realize">realize</a> = <a class="tu ref" href="#rp_realize" title='rp_realize' data-use='r' data-ref="rp_realize">rp_realize</a>;</td></tr>
<tr><th id="152">152</th><td>    <a class="local col7 ref" href="#27k" title='k' data-ref="27k">k</a>-&gt;<a class="ref" href="../../include/hw/pci/pci.h.html#PCIDeviceClass::exit" title='PCIDeviceClass::exit' data-ref="PCIDeviceClass::exit">exit</a> = <a class="tu ref" href="#rp_exit" title='rp_exit' data-use='r' data-ref="rp_exit">rp_exit</a>;</td></tr>
<tr><th id="153">153</th><td>    <a class="ref" href="../../include/qemu/bitops.h.html#set_bit" title='set_bit' data-ref="set_bit">set_bit</a>(<a class="enum" href="../../include/hw/qdev-core.h.html#DeviceCategory::DEVICE_CATEGORY_BRIDGE" title='DeviceCategory::DEVICE_CATEGORY_BRIDGE' data-ref="DeviceCategory::DEVICE_CATEGORY_BRIDGE">DEVICE_CATEGORY_BRIDGE</a>, <a class="local col6 ref" href="#26dc" title='dc' data-ref="26dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#100" title='DeviceClass::categories' data-ref="DeviceClass::categories">categories</a>);</td></tr>
<tr><th id="154">154</th><td>    <a class="local col6 ref" href="#26dc" title='dc' data-ref="26dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::reset" title='DeviceClass::reset' data-ref="DeviceClass::reset">reset</a> = <a class="tu ref" href="#rp_reset" title='rp_reset' data-use='r' data-ref="rp_reset">rp_reset</a>;</td></tr>
<tr><th id="155">155</th><td>    <a class="local col6 ref" href="#26dc" title='dc' data-ref="26dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::props" title='DeviceClass::props' data-ref="DeviceClass::props">props</a> = <a class="tu ref" href="#rp_props" title='rp_props' data-use='r' data-ref="rp_props">rp_props</a>;</td></tr>
<tr><th id="156">156</th><td>}</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../include/qom/object.h.html#TypeInfo" title='TypeInfo' data-type='struct TypeInfo' data-ref="TypeInfo">TypeInfo</a> <dfn class="tu decl def" id="rp_info" title='rp_info' data-type='const TypeInfo' data-ref="rp_info">rp_info</dfn> = {</td></tr>
<tr><th id="159">159</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::name" title='TypeInfo::name' data-ref="TypeInfo::name">name</a>          = <a class="macro" href="../../include/hw/pci/pcie_port.h.html#60" title="&quot;pcie-root-port-base&quot;" data-ref="_M/TYPE_PCIE_ROOT_PORT">TYPE_PCIE_ROOT_PORT</a>,</td></tr>
<tr><th id="160">160</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::parent" title='TypeInfo::parent' data-ref="TypeInfo::parent">parent</a>        = <a class="macro" href="../../include/hw/pci/pcie_port.h.html#41" title="&quot;pcie-slot&quot;" data-ref="_M/TYPE_PCIE_SLOT">TYPE_PCIE_SLOT</a>,</td></tr>
<tr><th id="161">161</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::class_init" title='TypeInfo::class_init' data-ref="TypeInfo::class_init">class_init</a>    = <a class="tu ref" href="#rp_class_init" title='rp_class_init' data-ref="rp_class_init">rp_class_init</a>,</td></tr>
<tr><th id="162">162</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::abstract" title='TypeInfo::abstract' data-ref="TypeInfo::abstract">abstract</a>      = <span class="macro" title="1" data-ref="_M/true">true</span>,</td></tr>
<tr><th id="163">163</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::class_size" title='TypeInfo::class_size' data-ref="TypeInfo::class_size">class_size</a> = <b>sizeof</b>(<a class="typedef" href="../../include/hw/pci/pcie_port.h.html#PCIERootPortClass" title='PCIERootPortClass' data-type='struct PCIERootPortClass' data-ref="PCIERootPortClass">PCIERootPortClass</a>),</td></tr>
<tr><th id="164">164</th><td>};</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="rp_register_types" title='rp_register_types' data-type='void rp_register_types()' data-ref="rp_register_types">rp_register_types</dfn>(<em>void</em>)</td></tr>
<tr><th id="167">167</th><td>{</td></tr>
<tr><th id="168">168</th><td>    <a class="ref" href="../../include/qom/object.h.html#type_register_static" title='type_register_static' data-ref="type_register_static">type_register_static</a>(&amp;<a class="tu ref" href="#rp_info" title='rp_info' data-use='a' data-ref="rp_info">rp_info</a>);</td></tr>
<tr><th id="169">169</th><td>}</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><a class="macro" href="../../include/qemu/module.h.html#52" title="static void __attribute__((constructor)) do_qemu_init_rp_register_types(void) { register_module_init(rp_register_types, MODULE_INIT_QOM); }" data-ref="_M/type_init">type_init</a>(<a class="tu ref" href="#rp_register_types" title='rp_register_types' data-use='r' data-ref="rp_register_types">rp_register_types</a>)</td></tr>
<tr><th id="172">172</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
