// Seed: 1099391263
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  supply0 id_3;
  assign (supply1, weak0) id_2 = 1'b0 < id_1;
  always id_2 = id_2;
  supply1 id_4, id_5;
  id_6(
      id_3, -1, -1 != id_4
  );
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_8 = id_3;
  assign id_2 = -1;
  wire id_9;
  always id_8 = -1;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  assign modCall_1.id_3 = 0;
  wire id_10, id_11, id_12, id_13;
endmodule
