--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_facade.twx cpu_facade.ncd -o cpu_facade.twr
cpu_facade.pcf -ucf cpu_facade.ucf

Design file:              cpu_facade.ncd
Physical constraint file: cpu_facade.pcf
Device,package,speed:     xa6slx9,ftg256,I,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2201 paths analyzed, 522 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.891ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_9/XLXI_17/A (SLICE_X20Y38.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_17/C (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_17/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.856ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_17/C to XLXI_7/XLXI_9/XLXI_17/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BMUX    Tshcko                1.084   XLXI_7/ram_o<1>
                                                       XLXI_7/XLXI_9/XLXI_17/C
                                                       XLXI_7/XLXI_9/XLXI_17/F7.B
                                                       XLXI_7/XLXI_9/XLXI_17/F8
    SLICE_X20Y37.D4      net (fanout=1)        0.456   XLXI_7/ram_o<1>
    SLICE_X20Y37.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_13/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y36.B3      net (fanout=1)        0.904   XLXI_7/XLXI_130/XLXI_1/XLXI_13/S3_D15_Mux_0_o
    SLICE_X17Y36.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o1
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_O11
    SLICE_X20Y38.DX      net (fanout=20)       1.175   XLXI_7/XLXI_130/XLXI_1/o1
    SLICE_X20Y38.CLK     Tds                   0.585   XLXI_7/ram_o<1>
                                                       XLXI_7/XLXI_9/XLXI_17/A
    -------------------------------------------------  ---------------------------
    Total                                      4.856ns (2.321ns logic, 2.535ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_17/D (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_17/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.829ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_17/D to XLXI_7/XLXI_9/XLXI_17/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BMUX    Tshcko                1.057   XLXI_7/ram_o<1>
                                                       XLXI_7/XLXI_9/XLXI_17/D
                                                       XLXI_7/XLXI_9/XLXI_17/F7.B
                                                       XLXI_7/XLXI_9/XLXI_17/F8
    SLICE_X20Y37.D4      net (fanout=1)        0.456   XLXI_7/ram_o<1>
    SLICE_X20Y37.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_13/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y36.B3      net (fanout=1)        0.904   XLXI_7/XLXI_130/XLXI_1/XLXI_13/S3_D15_Mux_0_o
    SLICE_X17Y36.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o1
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_O11
    SLICE_X20Y38.DX      net (fanout=20)       1.175   XLXI_7/XLXI_130/XLXI_1/o1
    SLICE_X20Y38.CLK     Tds                   0.585   XLXI_7/ram_o<1>
                                                       XLXI_7/XLXI_9/XLXI_17/A
    -------------------------------------------------  ---------------------------
    Total                                      4.829ns (2.294ns logic, 2.535ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_17/B (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_17/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.815ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_17/B to XLXI_7/XLXI_9/XLXI_17/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y38.BMUX    Tshcko                1.043   XLXI_7/ram_o<1>
                                                       XLXI_7/XLXI_9/XLXI_17/B
                                                       XLXI_7/XLXI_9/XLXI_17/F7.A
                                                       XLXI_7/XLXI_9/XLXI_17/F8
    SLICE_X20Y37.D4      net (fanout=1)        0.456   XLXI_7/ram_o<1>
    SLICE_X20Y37.BMUX    Topdb                 0.393   XLXI_7/XLXI_130/XLXI_1/XLXI_13/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y36.B3      net (fanout=1)        0.904   XLXI_7/XLXI_130/XLXI_1/XLXI_13/S3_D15_Mux_0_o
    SLICE_X17Y36.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o1
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_13/Mmux_O11
    SLICE_X20Y38.DX      net (fanout=20)       1.175   XLXI_7/XLXI_130/XLXI_1/o1
    SLICE_X20Y38.CLK     Tds                   0.585   XLXI_7/ram_o<1>
                                                       XLXI_7/XLXI_9/XLXI_17/A
    -------------------------------------------------  ---------------------------
    Total                                      4.815ns (2.280ns logic, 2.535ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_9/XLXI_19/A (SLICE_X16Y44.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_19/C (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_19/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.796ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_19/C to XLXI_7/XLXI_9/XLXI_19/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.BMUX    Tshcko                1.084   XLXI_7/ram_o<3>
                                                       XLXI_7/XLXI_9/XLXI_19/C
                                                       XLXI_7/XLXI_9/XLXI_19/F7.B
                                                       XLXI_7/XLXI_9/XLXI_19/F8
    SLICE_X18Y37.D6      net (fanout=1)        0.766   XLXI_7/ram_o<3>
    SLICE_X18Y37.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_17/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y35.B6      net (fanout=1)        0.516   XLXI_7/XLXI_130/XLXI_1/XLXI_17/S3_D15_Mux_0_o
    SLICE_X17Y35.B       Tilo                  0.259   XLXI_7/alu_inst/XLXI_135/XLXN_47
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X16Y44.DX      net (fanout=20)       1.220   XLXI_7/XLXI_130/XLXI_1/o3
    SLICE_X16Y44.CLK     Tds                   0.585   XLXI_7/ram_o<3>
                                                       XLXI_7/XLXI_9/XLXI_19/A
    -------------------------------------------------  ---------------------------
    Total                                      4.796ns (2.294ns logic, 2.502ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_19/D (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_19/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.769ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_19/D to XLXI_7/XLXI_9/XLXI_19/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.BMUX    Tshcko                1.057   XLXI_7/ram_o<3>
                                                       XLXI_7/XLXI_9/XLXI_19/D
                                                       XLXI_7/XLXI_9/XLXI_19/F7.B
                                                       XLXI_7/XLXI_9/XLXI_19/F8
    SLICE_X18Y37.D6      net (fanout=1)        0.766   XLXI_7/ram_o<3>
    SLICE_X18Y37.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_17/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y35.B6      net (fanout=1)        0.516   XLXI_7/XLXI_130/XLXI_1/XLXI_17/S3_D15_Mux_0_o
    SLICE_X17Y35.B       Tilo                  0.259   XLXI_7/alu_inst/XLXI_135/XLXN_47
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X16Y44.DX      net (fanout=20)       1.220   XLXI_7/XLXI_130/XLXI_1/o3
    SLICE_X16Y44.CLK     Tds                   0.585   XLXI_7/ram_o<3>
                                                       XLXI_7/XLXI_9/XLXI_19/A
    -------------------------------------------------  ---------------------------
    Total                                      4.769ns (2.267ns logic, 2.502ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_19/B (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_19/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.755ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_19/B to XLXI_7/XLXI_9/XLXI_19/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y44.BMUX    Tshcko                1.043   XLXI_7/ram_o<3>
                                                       XLXI_7/XLXI_9/XLXI_19/B
                                                       XLXI_7/XLXI_9/XLXI_19/F7.A
                                                       XLXI_7/XLXI_9/XLXI_19/F8
    SLICE_X18Y37.D6      net (fanout=1)        0.766   XLXI_7/ram_o<3>
    SLICE_X18Y37.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_17/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X17Y35.B6      net (fanout=1)        0.516   XLXI_7/XLXI_130/XLXI_1/XLXI_17/S3_D15_Mux_0_o
    SLICE_X17Y35.B       Tilo                  0.259   XLXI_7/alu_inst/XLXI_135/XLXN_47
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_17/Mmux_O11
    SLICE_X16Y44.DX      net (fanout=20)       1.220   XLXI_7/XLXI_130/XLXI_1/o3
    SLICE_X16Y44.CLK     Tds                   0.585   XLXI_7/ram_o<3>
                                                       XLXI_7/XLXI_9/XLXI_19/A
    -------------------------------------------------  ---------------------------
    Total                                      4.755ns (2.253ns logic, 2.502ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_9/XLXI_23/A (SLICE_X12Y34.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_23/C (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_23/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.635ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_23/C to XLXI_7/XLXI_9/XLXI_23/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BMUX    Tshcko                1.084   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/C
                                                       XLXI_7/XLXI_9/XLXI_23/F7.B
                                                       XLXI_7/XLXI_9/XLXI_23/F8
    SLICE_X18Y34.D5      net (fanout=1)        0.677   XLXI_7/ram_o<7>
    SLICE_X18Y34.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X13Y34.B4      net (fanout=1)        0.800   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X13Y34.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X12Y34.DX      net (fanout=20)       0.864   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X12Y34.CLK     Tds                   0.585   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/A
    -------------------------------------------------  ---------------------------
    Total                                      4.635ns (2.294ns logic, 2.341ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_23/D (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_23/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.608ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_23/D to XLXI_7/XLXI_9/XLXI_23/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BMUX    Tshcko                1.057   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/D
                                                       XLXI_7/XLXI_9/XLXI_23/F7.B
                                                       XLXI_7/XLXI_9/XLXI_23/F8
    SLICE_X18Y34.D5      net (fanout=1)        0.677   XLXI_7/ram_o<7>
    SLICE_X18Y34.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X13Y34.B4      net (fanout=1)        0.800   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X13Y34.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X12Y34.DX      net (fanout=20)       0.864   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X12Y34.CLK     Tds                   0.585   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/A
    -------------------------------------------------  ---------------------------
    Total                                      4.608ns (2.267ns logic, 2.341ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_23/B (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_23/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.594ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_23/B to XLXI_7/XLXI_9/XLXI_23/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.BMUX    Tshcko                1.043   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/B
                                                       XLXI_7/XLXI_9/XLXI_23/F7.A
                                                       XLXI_7/XLXI_9/XLXI_23/F8
    SLICE_X18Y34.D5      net (fanout=1)        0.677   XLXI_7/ram_o<7>
    SLICE_X18Y34.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X13Y34.B4      net (fanout=1)        0.800   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X13Y34.B       Tilo                  0.259   XLXI_7/XLXI_130/XLXI_1/o7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X12Y34.DX      net (fanout=20)       0.864   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X12Y34.CLK     Tds                   0.585   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/A
    -------------------------------------------------  ---------------------------
    Total                                      4.594ns (2.253ns logic, 2.341ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_105/XLXI_2/usart_clk (SLICE_X15Y41.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_105/XLXI_2/usart_clk (FF)
  Destination:          XLXI_105/XLXI_2/usart_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_105/XLXI_2/usart_clk to XLXI_105/XLXI_2/usart_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.AQ      Tcko                  0.198   XLXI_105/XLXI_2/usart_clk
                                                       XLXI_105/XLXI_2/usart_clk
    SLICE_X15Y41.A6      net (fanout=6)        0.037   XLXI_105/XLXI_2/usart_clk
    SLICE_X15Y41.CLK     Tah         (-Th)    -0.215   XLXI_105/XLXI_2/usart_clk
                                                       XLXI_105/XLXI_2/usart_clk_rstpot
                                                       XLXI_105/XLXI_2/usart_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.413ns logic, 0.037ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT_15 (SLICE_X6Y49.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT_15 (FF)
  Destination:          XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT_15 to XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y49.DQ       Tcko                  0.200   XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT<15>
                                                       XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT_15
    SLICE_X6Y49.D6       net (fanout=2)        0.022   XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT<15>
    SLICE_X6Y49.CLK      Tah         (-Th)    -0.237   XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT<15>
                                                       XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT<15>_rt
                                                       XLXI_7/XLXI_926/XLXI_1/XLXI_1/Mcount_COUNT_xor<15>
                                                       XLXI_7/XLXI_926/XLXI_1/XLXI_1/COUNT_15
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_105/XLXI_2/usart_clock.periods_7 (SLICE_X14Y42.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_105/XLXI_2/usart_clock.periods_7 (FF)
  Destination:          XLXI_105/XLXI_2/usart_clock.periods_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_105/XLXI_2/usart_clock.periods_7 to XLXI_105/XLXI_2/usart_clock.periods_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y42.DQ      Tcko                  0.200   XLXI_105/XLXI_2/usart_clock.periods<7>
                                                       XLXI_105/XLXI_2/usart_clock.periods_7
    SLICE_X14Y42.D6      net (fanout=2)        0.022   XLXI_105/XLXI_2/usart_clock.periods<7>
    SLICE_X14Y42.CLK     Tah         (-Th)    -0.237   XLXI_105/XLXI_2/usart_clock.periods<7>
                                                       XLXI_105/XLXI_2/usart_clock.periods<7>_rt
                                                       XLXI_105/XLXI_2/Mcount_usart_clock.periods_xor<7>
                                                       XLXI_105/XLXI_2/usart_clock.periods_7
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: in_clk_BUFGP/BUFG/I0
  Logical resource: in_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: in_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: XLXI_7/ram_o<7>/CLK
  Logical resource: XLXI_7/XLXI_9/XLXI_23/A/CLK
  Location pin: SLICE_X12Y34.CLK
  Clock network: in_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: XLXI_7/ram_o<7>/CLK
  Logical resource: XLXI_7/XLXI_9/XLXI_23/B/CLK
  Location pin: SLICE_X12Y34.CLK
  Clock network: in_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock in_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_clk         |    4.891|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2201 paths, 0 nets, and 356 connections

Design statistics:
   Minimum period:   4.891ns{1}   (Maximum frequency: 204.457MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 21 02:19:40 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



