
Timberman.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003640  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  080037c8  080037c8  000137c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003818  08003818  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003818  08003818  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003818  08003818  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003818  08003818  00013818  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800381c  0800381c  0001381c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003820  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  0800382c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  0800382c  00020090  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a587  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001b7d  00000000  00000000  0002a606  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ab8  00000000  00000000  0002c188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000811  00000000  00000000  0002cc40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002585  00000000  00000000  0002d451  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ba11  00000000  00000000  0002f9d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f5936  00000000  00000000  0003b3e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002b5c  00000000  00000000  00130d20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0013387c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080037b0 	.word	0x080037b0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080037b0 	.word	0x080037b0

080001c8 <Delay>:
#include "stm32l4xx_hal.h"
#include "main.h"
#include "lcd.h"

void Delay(uint32_t nCount)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  for(; nCount != 0; nCount--);
 80001d0:	e002      	b.n	80001d8 <Delay+0x10>
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	3b01      	subs	r3, #1
 80001d6:	607b      	str	r3, [r7, #4]
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	2b00      	cmp	r3, #0
 80001dc:	d1f9      	bne.n	80001d2 <Delay+0xa>
}
 80001de:	bf00      	nop
 80001e0:	bf00      	nop
 80001e2:	370c      	adds	r7, #12
 80001e4:	46bd      	mov	sp, r7
 80001e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001ea:	4770      	bx	lr

080001ec <lcd_delay>:
void lcd_delay(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	af00      	add	r7, sp, #0
	Delay(200);
 80001f0:	20c8      	movs	r0, #200	; 0xc8
 80001f2:	f7ff ffe9 	bl	80001c8 <Delay>
}
 80001f6:	bf00      	nop
 80001f8:	bd80      	pop	{r7, pc}
	...

080001fc <lcd_cmd>:

void lcd_cmd(char out_char)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b082      	sub	sp, #8
 8000200:	af00      	add	r7, sp, #0
 8000202:	4603      	mov	r3, r0
 8000204:	71fb      	strb	r3, [r7, #7]
	LCD_RS_GPIO_Port->BRR  = LCD_RS_Pin;
 8000206:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800020a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800020e:	629a      	str	r2, [r3, #40]	; 0x28

	LCD_EN_GPIO_Port->BRR  = LCD_EN_Pin;
 8000210:	4b5e      	ldr	r3, [pc, #376]	; (800038c <lcd_cmd+0x190>)
 8000212:	2280      	movs	r2, #128	; 0x80
 8000214:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D4_GPIO_Port->BRR  = LCD_D4_Pin;
 8000216:	4b5e      	ldr	r3, [pc, #376]	; (8000390 <lcd_cmd+0x194>)
 8000218:	2220      	movs	r2, #32
 800021a:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D5_GPIO_Port->BRR  = LCD_D5_Pin;
 800021c:	4b5c      	ldr	r3, [pc, #368]	; (8000390 <lcd_cmd+0x194>)
 800021e:	2210      	movs	r2, #16
 8000220:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D6_GPIO_Port->BRR  = LCD_D6_Pin;
 8000222:	4b5b      	ldr	r3, [pc, #364]	; (8000390 <lcd_cmd+0x194>)
 8000224:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000228:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D7_GPIO_Port->BRR  = LCD_D7_Pin;
 800022a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800022e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000232:	629a      	str	r2, [r3, #40]	; 0x28

	lcd_delay();
 8000234:	f7ff ffda 	bl	80001ec <lcd_delay>

	LCD_EN_GPIO_Port->ODR |= LCD_EN_Pin;
 8000238:	4b54      	ldr	r3, [pc, #336]	; (800038c <lcd_cmd+0x190>)
 800023a:	695b      	ldr	r3, [r3, #20]
 800023c:	4a53      	ldr	r2, [pc, #332]	; (800038c <lcd_cmd+0x190>)
 800023e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000242:	6153      	str	r3, [r2, #20]

	if((out_char & 0x10)>>4) LCD_D4_GPIO_Port->BSRR = LCD_D4_Pin; else LCD_D4_GPIO_Port->BSRR = (uint32_t)LCD_D4_Pin << 16;
 8000244:	79fb      	ldrb	r3, [r7, #7]
 8000246:	f003 0310 	and.w	r3, r3, #16
 800024a:	2b00      	cmp	r3, #0
 800024c:	d003      	beq.n	8000256 <lcd_cmd+0x5a>
 800024e:	4b50      	ldr	r3, [pc, #320]	; (8000390 <lcd_cmd+0x194>)
 8000250:	2220      	movs	r2, #32
 8000252:	619a      	str	r2, [r3, #24]
 8000254:	e003      	b.n	800025e <lcd_cmd+0x62>
 8000256:	4b4e      	ldr	r3, [pc, #312]	; (8000390 <lcd_cmd+0x194>)
 8000258:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800025c:	619a      	str	r2, [r3, #24]
	if((out_char & 0x20)>>5) LCD_D5_GPIO_Port->BSRR = LCD_D5_Pin; else LCD_D5_GPIO_Port->BSRR = (uint32_t)LCD_D5_Pin << 16;
 800025e:	79fb      	ldrb	r3, [r7, #7]
 8000260:	f003 0320 	and.w	r3, r3, #32
 8000264:	2b00      	cmp	r3, #0
 8000266:	d003      	beq.n	8000270 <lcd_cmd+0x74>
 8000268:	4b49      	ldr	r3, [pc, #292]	; (8000390 <lcd_cmd+0x194>)
 800026a:	2210      	movs	r2, #16
 800026c:	619a      	str	r2, [r3, #24]
 800026e:	e003      	b.n	8000278 <lcd_cmd+0x7c>
 8000270:	4b47      	ldr	r3, [pc, #284]	; (8000390 <lcd_cmd+0x194>)
 8000272:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000276:	619a      	str	r2, [r3, #24]
	if((out_char & 0x40)>>6) LCD_D6_GPIO_Port->BSRR = LCD_D6_Pin; else LCD_D6_GPIO_Port->BSRR = (uint32_t)LCD_D6_Pin << 16;
 8000278:	79fb      	ldrb	r3, [r7, #7]
 800027a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800027e:	2b00      	cmp	r3, #0
 8000280:	d004      	beq.n	800028c <lcd_cmd+0x90>
 8000282:	4b43      	ldr	r3, [pc, #268]	; (8000390 <lcd_cmd+0x194>)
 8000284:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000288:	619a      	str	r2, [r3, #24]
 800028a:	e003      	b.n	8000294 <lcd_cmd+0x98>
 800028c:	4b40      	ldr	r3, [pc, #256]	; (8000390 <lcd_cmd+0x194>)
 800028e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000292:	619a      	str	r2, [r3, #24]
	if((out_char & 0x80)>>7) LCD_D7_GPIO_Port->BSRR = LCD_D7_Pin; else LCD_D7_GPIO_Port->BSRR = (uint32_t)LCD_D7_Pin << 16;
 8000294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000298:	2b00      	cmp	r3, #0
 800029a:	da05      	bge.n	80002a8 <lcd_cmd+0xac>
 800029c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80002a4:	619a      	str	r2, [r3, #24]
 80002a6:	e004      	b.n	80002b2 <lcd_cmd+0xb6>
 80002a8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80002b0:	619a      	str	r2, [r3, #24]

	lcd_delay();
 80002b2:	f7ff ff9b 	bl	80001ec <lcd_delay>

	LCD_EN_GPIO_Port->BRR = LCD_EN_Pin;
 80002b6:	4b35      	ldr	r3, [pc, #212]	; (800038c <lcd_cmd+0x190>)
 80002b8:	2280      	movs	r2, #128	; 0x80
 80002ba:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D4_GPIO_Port->BRR = LCD_D4_Pin;
 80002bc:	4b34      	ldr	r3, [pc, #208]	; (8000390 <lcd_cmd+0x194>)
 80002be:	2220      	movs	r2, #32
 80002c0:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D5_GPIO_Port->BRR = LCD_D5_Pin;
 80002c2:	4b33      	ldr	r3, [pc, #204]	; (8000390 <lcd_cmd+0x194>)
 80002c4:	2210      	movs	r2, #16
 80002c6:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D6_GPIO_Port->BRR = LCD_D6_Pin;
 80002c8:	4b31      	ldr	r3, [pc, #196]	; (8000390 <lcd_cmd+0x194>)
 80002ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80002ce:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D7_GPIO_Port->BRR = LCD_D7_Pin;
 80002d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80002d8:	629a      	str	r2, [r3, #40]	; 0x28

	lcd_delay();
 80002da:	f7ff ff87 	bl	80001ec <lcd_delay>

	LCD_EN_GPIO_Port->ODR |= LCD_EN_Pin;
 80002de:	4b2b      	ldr	r3, [pc, #172]	; (800038c <lcd_cmd+0x190>)
 80002e0:	695b      	ldr	r3, [r3, #20]
 80002e2:	4a2a      	ldr	r2, [pc, #168]	; (800038c <lcd_cmd+0x190>)
 80002e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80002e8:	6153      	str	r3, [r2, #20]

	if(out_char & 0x01) LCD_D4_GPIO_Port->BSRR = LCD_D4_Pin; else LCD_D4_GPIO_Port->BSRR = (uint32_t)LCD_D4_Pin << 16;
 80002ea:	79fb      	ldrb	r3, [r7, #7]
 80002ec:	f003 0301 	and.w	r3, r3, #1
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d003      	beq.n	80002fc <lcd_cmd+0x100>
 80002f4:	4b26      	ldr	r3, [pc, #152]	; (8000390 <lcd_cmd+0x194>)
 80002f6:	2220      	movs	r2, #32
 80002f8:	619a      	str	r2, [r3, #24]
 80002fa:	e003      	b.n	8000304 <lcd_cmd+0x108>
 80002fc:	4b24      	ldr	r3, [pc, #144]	; (8000390 <lcd_cmd+0x194>)
 80002fe:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000302:	619a      	str	r2, [r3, #24]
	if((out_char & 0x02)>>1) LCD_D5_GPIO_Port->BSRR = LCD_D5_Pin; else LCD_D5_GPIO_Port->BSRR = (uint32_t)LCD_D5_Pin << 16;
 8000304:	79fb      	ldrb	r3, [r7, #7]
 8000306:	f003 0302 	and.w	r3, r3, #2
 800030a:	2b00      	cmp	r3, #0
 800030c:	d003      	beq.n	8000316 <lcd_cmd+0x11a>
 800030e:	4b20      	ldr	r3, [pc, #128]	; (8000390 <lcd_cmd+0x194>)
 8000310:	2210      	movs	r2, #16
 8000312:	619a      	str	r2, [r3, #24]
 8000314:	e003      	b.n	800031e <lcd_cmd+0x122>
 8000316:	4b1e      	ldr	r3, [pc, #120]	; (8000390 <lcd_cmd+0x194>)
 8000318:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800031c:	619a      	str	r2, [r3, #24]
	if((out_char & 0x04)>>2) LCD_D6_GPIO_Port->BSRR = LCD_D6_Pin; else LCD_D6_GPIO_Port->BSRR = (uint32_t)LCD_D6_Pin << 16;
 800031e:	79fb      	ldrb	r3, [r7, #7]
 8000320:	f003 0304 	and.w	r3, r3, #4
 8000324:	2b00      	cmp	r3, #0
 8000326:	d004      	beq.n	8000332 <lcd_cmd+0x136>
 8000328:	4b19      	ldr	r3, [pc, #100]	; (8000390 <lcd_cmd+0x194>)
 800032a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800032e:	619a      	str	r2, [r3, #24]
 8000330:	e003      	b.n	800033a <lcd_cmd+0x13e>
 8000332:	4b17      	ldr	r3, [pc, #92]	; (8000390 <lcd_cmd+0x194>)
 8000334:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000338:	619a      	str	r2, [r3, #24]
	if((out_char & 0x08)>>3) LCD_D7_GPIO_Port->BSRR = LCD_D7_Pin; else LCD_D7_GPIO_Port->BSRR = (uint32_t)LCD_D7_Pin << 16;
 800033a:	79fb      	ldrb	r3, [r7, #7]
 800033c:	f003 0308 	and.w	r3, r3, #8
 8000340:	2b00      	cmp	r3, #0
 8000342:	d005      	beq.n	8000350 <lcd_cmd+0x154>
 8000344:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000348:	f44f 7280 	mov.w	r2, #256	; 0x100
 800034c:	619a      	str	r2, [r3, #24]
 800034e:	e004      	b.n	800035a <lcd_cmd+0x15e>
 8000350:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000354:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000358:	619a      	str	r2, [r3, #24]

	lcd_delay();
 800035a:	f7ff ff47 	bl	80001ec <lcd_delay>

	LCD_EN_GPIO_Port->BRR = LCD_EN_Pin;
 800035e:	4b0b      	ldr	r3, [pc, #44]	; (800038c <lcd_cmd+0x190>)
 8000360:	2280      	movs	r2, #128	; 0x80
 8000362:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D4_GPIO_Port->BRR = LCD_D4_Pin;
 8000364:	4b0a      	ldr	r3, [pc, #40]	; (8000390 <lcd_cmd+0x194>)
 8000366:	2220      	movs	r2, #32
 8000368:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D5_GPIO_Port->BRR = LCD_D5_Pin;
 800036a:	4b09      	ldr	r3, [pc, #36]	; (8000390 <lcd_cmd+0x194>)
 800036c:	2210      	movs	r2, #16
 800036e:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D6_GPIO_Port->BRR = LCD_D6_Pin;
 8000370:	4b07      	ldr	r3, [pc, #28]	; (8000390 <lcd_cmd+0x194>)
 8000372:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000376:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D7_GPIO_Port->BRR = LCD_D7_Pin;
 8000378:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800037c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000380:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000382:	bf00      	nop
 8000384:	3708      	adds	r7, #8
 8000386:	46bd      	mov	sp, r7
 8000388:	bd80      	pop	{r7, pc}
 800038a:	bf00      	nop
 800038c:	48000800 	.word	0x48000800
 8000390:	48000400 	.word	0x48000400

08000394 <lcd_char_cp>:

void lcd_char_cp(char out_char)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b082      	sub	sp, #8
 8000398:	af00      	add	r7, sp, #0
 800039a:	4603      	mov	r3, r0
 800039c:	71fb      	strb	r3, [r7, #7]
	LCD_RS_GPIO_Port->ODR |= LCD_RS_Pin;
 800039e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003a2:	695b      	ldr	r3, [r3, #20]
 80003a4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003a8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80003ac:	6153      	str	r3, [r2, #20]

	LCD_EN_GPIO_Port->BRR  = LCD_EN_Pin;
 80003ae:	4b5e      	ldr	r3, [pc, #376]	; (8000528 <lcd_char_cp+0x194>)
 80003b0:	2280      	movs	r2, #128	; 0x80
 80003b2:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D4_GPIO_Port->BRR  = LCD_D4_Pin;
 80003b4:	4b5d      	ldr	r3, [pc, #372]	; (800052c <lcd_char_cp+0x198>)
 80003b6:	2220      	movs	r2, #32
 80003b8:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D5_GPIO_Port->BRR  = LCD_D5_Pin;
 80003ba:	4b5c      	ldr	r3, [pc, #368]	; (800052c <lcd_char_cp+0x198>)
 80003bc:	2210      	movs	r2, #16
 80003be:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D6_GPIO_Port->BRR  = LCD_D6_Pin;
 80003c0:	4b5a      	ldr	r3, [pc, #360]	; (800052c <lcd_char_cp+0x198>)
 80003c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80003c6:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D7_GPIO_Port->BRR  = LCD_D7_Pin;
 80003c8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80003d0:	629a      	str	r2, [r3, #40]	; 0x28

	lcd_delay();
 80003d2:	f7ff ff0b 	bl	80001ec <lcd_delay>

	LCD_EN_GPIO_Port->ODR |= LCD_EN_Pin;
 80003d6:	4b54      	ldr	r3, [pc, #336]	; (8000528 <lcd_char_cp+0x194>)
 80003d8:	695b      	ldr	r3, [r3, #20]
 80003da:	4a53      	ldr	r2, [pc, #332]	; (8000528 <lcd_char_cp+0x194>)
 80003dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003e0:	6153      	str	r3, [r2, #20]

	if((out_char & 0x10)>>4) LCD_D4_GPIO_Port->BSRR = LCD_D4_Pin; else LCD_D4_GPIO_Port->BSRR = (uint32_t)LCD_D4_Pin << 16;
 80003e2:	79fb      	ldrb	r3, [r7, #7]
 80003e4:	f003 0310 	and.w	r3, r3, #16
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d003      	beq.n	80003f4 <lcd_char_cp+0x60>
 80003ec:	4b4f      	ldr	r3, [pc, #316]	; (800052c <lcd_char_cp+0x198>)
 80003ee:	2220      	movs	r2, #32
 80003f0:	619a      	str	r2, [r3, #24]
 80003f2:	e003      	b.n	80003fc <lcd_char_cp+0x68>
 80003f4:	4b4d      	ldr	r3, [pc, #308]	; (800052c <lcd_char_cp+0x198>)
 80003f6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80003fa:	619a      	str	r2, [r3, #24]
	if((out_char & 0x20)>>5) LCD_D5_GPIO_Port->BSRR = LCD_D5_Pin; else LCD_D5_GPIO_Port->BSRR = (uint32_t)LCD_D5_Pin << 16;
 80003fc:	79fb      	ldrb	r3, [r7, #7]
 80003fe:	f003 0320 	and.w	r3, r3, #32
 8000402:	2b00      	cmp	r3, #0
 8000404:	d003      	beq.n	800040e <lcd_char_cp+0x7a>
 8000406:	4b49      	ldr	r3, [pc, #292]	; (800052c <lcd_char_cp+0x198>)
 8000408:	2210      	movs	r2, #16
 800040a:	619a      	str	r2, [r3, #24]
 800040c:	e003      	b.n	8000416 <lcd_char_cp+0x82>
 800040e:	4b47      	ldr	r3, [pc, #284]	; (800052c <lcd_char_cp+0x198>)
 8000410:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000414:	619a      	str	r2, [r3, #24]
	if((out_char & 0x40)>>6) LCD_D6_GPIO_Port->BSRR = LCD_D6_Pin; else LCD_D6_GPIO_Port->BSRR = (uint32_t)LCD_D6_Pin << 16;
 8000416:	79fb      	ldrb	r3, [r7, #7]
 8000418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800041c:	2b00      	cmp	r3, #0
 800041e:	d004      	beq.n	800042a <lcd_char_cp+0x96>
 8000420:	4b42      	ldr	r3, [pc, #264]	; (800052c <lcd_char_cp+0x198>)
 8000422:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000426:	619a      	str	r2, [r3, #24]
 8000428:	e003      	b.n	8000432 <lcd_char_cp+0x9e>
 800042a:	4b40      	ldr	r3, [pc, #256]	; (800052c <lcd_char_cp+0x198>)
 800042c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8000430:	619a      	str	r2, [r3, #24]
	if((out_char & 0x80)>>7) LCD_D7_GPIO_Port->BSRR = LCD_D7_Pin; else LCD_D7_GPIO_Port->BSRR = (uint32_t)LCD_D7_Pin << 16;
 8000432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000436:	2b00      	cmp	r3, #0
 8000438:	da05      	bge.n	8000446 <lcd_char_cp+0xb2>
 800043a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800043e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000442:	619a      	str	r2, [r3, #24]
 8000444:	e004      	b.n	8000450 <lcd_char_cp+0xbc>
 8000446:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800044a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800044e:	619a      	str	r2, [r3, #24]

	lcd_delay();
 8000450:	f7ff fecc 	bl	80001ec <lcd_delay>

	LCD_EN_GPIO_Port->BRR = LCD_EN_Pin;
 8000454:	4b34      	ldr	r3, [pc, #208]	; (8000528 <lcd_char_cp+0x194>)
 8000456:	2280      	movs	r2, #128	; 0x80
 8000458:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D4_GPIO_Port->BRR = LCD_D4_Pin;
 800045a:	4b34      	ldr	r3, [pc, #208]	; (800052c <lcd_char_cp+0x198>)
 800045c:	2220      	movs	r2, #32
 800045e:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D5_GPIO_Port->BRR = LCD_D5_Pin;
 8000460:	4b32      	ldr	r3, [pc, #200]	; (800052c <lcd_char_cp+0x198>)
 8000462:	2210      	movs	r2, #16
 8000464:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D6_GPIO_Port->BRR = LCD_D6_Pin;
 8000466:	4b31      	ldr	r3, [pc, #196]	; (800052c <lcd_char_cp+0x198>)
 8000468:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800046c:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D7_GPIO_Port->BRR = LCD_D7_Pin;
 800046e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000472:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000476:	629a      	str	r2, [r3, #40]	; 0x28

	lcd_delay();
 8000478:	f7ff feb8 	bl	80001ec <lcd_delay>

	LCD_EN_GPIO_Port->ODR |= LCD_EN_Pin;
 800047c:	4b2a      	ldr	r3, [pc, #168]	; (8000528 <lcd_char_cp+0x194>)
 800047e:	695b      	ldr	r3, [r3, #20]
 8000480:	4a29      	ldr	r2, [pc, #164]	; (8000528 <lcd_char_cp+0x194>)
 8000482:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000486:	6153      	str	r3, [r2, #20]

	if(out_char & 0x01) LCD_D4_GPIO_Port->BSRR = LCD_D4_Pin; else LCD_D4_GPIO_Port->BSRR = (uint32_t)LCD_D4_Pin << 16;
 8000488:	79fb      	ldrb	r3, [r7, #7]
 800048a:	f003 0301 	and.w	r3, r3, #1
 800048e:	2b00      	cmp	r3, #0
 8000490:	d003      	beq.n	800049a <lcd_char_cp+0x106>
 8000492:	4b26      	ldr	r3, [pc, #152]	; (800052c <lcd_char_cp+0x198>)
 8000494:	2220      	movs	r2, #32
 8000496:	619a      	str	r2, [r3, #24]
 8000498:	e003      	b.n	80004a2 <lcd_char_cp+0x10e>
 800049a:	4b24      	ldr	r3, [pc, #144]	; (800052c <lcd_char_cp+0x198>)
 800049c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80004a0:	619a      	str	r2, [r3, #24]
	if((out_char & 0x02)>>1) LCD_D5_GPIO_Port->BSRR = LCD_D5_Pin; else LCD_D5_GPIO_Port->BSRR = (uint32_t)LCD_D5_Pin << 16;
 80004a2:	79fb      	ldrb	r3, [r7, #7]
 80004a4:	f003 0302 	and.w	r3, r3, #2
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d003      	beq.n	80004b4 <lcd_char_cp+0x120>
 80004ac:	4b1f      	ldr	r3, [pc, #124]	; (800052c <lcd_char_cp+0x198>)
 80004ae:	2210      	movs	r2, #16
 80004b0:	619a      	str	r2, [r3, #24]
 80004b2:	e003      	b.n	80004bc <lcd_char_cp+0x128>
 80004b4:	4b1d      	ldr	r3, [pc, #116]	; (800052c <lcd_char_cp+0x198>)
 80004b6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80004ba:	619a      	str	r2, [r3, #24]
	if((out_char & 0x04)>>2) LCD_D6_GPIO_Port->BSRR = LCD_D6_Pin; else LCD_D6_GPIO_Port->BSRR = (uint32_t)LCD_D6_Pin << 16;
 80004bc:	79fb      	ldrb	r3, [r7, #7]
 80004be:	f003 0304 	and.w	r3, r3, #4
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d004      	beq.n	80004d0 <lcd_char_cp+0x13c>
 80004c6:	4b19      	ldr	r3, [pc, #100]	; (800052c <lcd_char_cp+0x198>)
 80004c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80004cc:	619a      	str	r2, [r3, #24]
 80004ce:	e003      	b.n	80004d8 <lcd_char_cp+0x144>
 80004d0:	4b16      	ldr	r3, [pc, #88]	; (800052c <lcd_char_cp+0x198>)
 80004d2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80004d6:	619a      	str	r2, [r3, #24]
	if((out_char & 0x08)>>3) LCD_D7_GPIO_Port->BSRR = LCD_D7_Pin; else LCD_D7_GPIO_Port->BSRR = (uint32_t)LCD_D7_Pin << 16;
 80004d8:	79fb      	ldrb	r3, [r7, #7]
 80004da:	f003 0308 	and.w	r3, r3, #8
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d005      	beq.n	80004ee <lcd_char_cp+0x15a>
 80004e2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80004ea:	619a      	str	r2, [r3, #24]
 80004ec:	e004      	b.n	80004f8 <lcd_char_cp+0x164>
 80004ee:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80004f2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80004f6:	619a      	str	r2, [r3, #24]

	lcd_delay();
 80004f8:	f7ff fe78 	bl	80001ec <lcd_delay>

	LCD_EN_GPIO_Port->BRR = LCD_EN_Pin;
 80004fc:	4b0a      	ldr	r3, [pc, #40]	; (8000528 <lcd_char_cp+0x194>)
 80004fe:	2280      	movs	r2, #128	; 0x80
 8000500:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D4_GPIO_Port->BRR = LCD_D4_Pin;
 8000502:	4b0a      	ldr	r3, [pc, #40]	; (800052c <lcd_char_cp+0x198>)
 8000504:	2220      	movs	r2, #32
 8000506:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D5_GPIO_Port->BRR = LCD_D5_Pin;
 8000508:	4b08      	ldr	r3, [pc, #32]	; (800052c <lcd_char_cp+0x198>)
 800050a:	2210      	movs	r2, #16
 800050c:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D6_GPIO_Port->BRR = LCD_D6_Pin;
 800050e:	4b07      	ldr	r3, [pc, #28]	; (800052c <lcd_char_cp+0x198>)
 8000510:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000514:	629a      	str	r2, [r3, #40]	; 0x28
	LCD_D7_GPIO_Port->BRR = LCD_D7_Pin;
 8000516:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800051a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800051e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000520:	bf00      	nop
 8000522:	3708      	adds	r7, #8
 8000524:	46bd      	mov	sp, r7
 8000526:	bd80      	pop	{r7, pc}
 8000528:	48000800 	.word	0x48000800
 800052c:	48000400 	.word	0x48000400

08000530 <lcd_out_cp>:

void lcd_out_cp(char *out_char)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
	while(*out_char)
 8000538:	e008      	b.n	800054c <lcd_out_cp+0x1c>
	{
		lcd_char_cp(*out_char++);
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	1c5a      	adds	r2, r3, #1
 800053e:	607a      	str	r2, [r7, #4]
 8000540:	781b      	ldrb	r3, [r3, #0]
 8000542:	4618      	mov	r0, r3
 8000544:	f7ff ff26 	bl	8000394 <lcd_char_cp>
        lcd_delay();
 8000548:	f7ff fe50 	bl	80001ec <lcd_delay>
	while(*out_char)
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d1f2      	bne.n	800053a <lcd_out_cp+0xa>
	}

}
 8000554:	bf00      	nop
 8000556:	bf00      	nop
 8000558:	3708      	adds	r7, #8
 800055a:	46bd      	mov	sp, r7
 800055c:	bd80      	pop	{r7, pc}

0800055e <lcd_init>:


void lcd_init(char bits, char font, char lines)
{
 800055e:	b580      	push	{r7, lr}
 8000560:	b082      	sub	sp, #8
 8000562:	af00      	add	r7, sp, #0
 8000564:	4603      	mov	r3, r0
 8000566:	71fb      	strb	r3, [r7, #7]
 8000568:	460b      	mov	r3, r1
 800056a:	71bb      	strb	r3, [r7, #6]
 800056c:	4613      	mov	r3, r2
 800056e:	717b      	strb	r3, [r7, #5]
    HAL_Delay(250);
 8000570:	20fa      	movs	r0, #250	; 0xfa
 8000572:	f000 fb49 	bl	8000c08 <HAL_Delay>
		lcd_cmd(_RETURN_HOME);
 8000576:	2002      	movs	r0, #2
 8000578:	f7ff fe40 	bl	80001fc <lcd_cmd>
    HAL_Delay(50);
 800057c:	2032      	movs	r0, #50	; 0x32
 800057e:	f000 fb43 	bl	8000c08 <HAL_Delay>
    lcd_cmd(0x20 | bits | font | lines);
 8000582:	79fa      	ldrb	r2, [r7, #7]
 8000584:	79bb      	ldrb	r3, [r7, #6]
 8000586:	4313      	orrs	r3, r2
 8000588:	b2da      	uxtb	r2, r3
 800058a:	797b      	ldrb	r3, [r7, #5]
 800058c:	4313      	orrs	r3, r2
 800058e:	b2db      	uxtb	r3, r3
 8000590:	f043 0320 	orr.w	r3, r3, #32
 8000594:	b2db      	uxtb	r3, r3
 8000596:	4618      	mov	r0, r3
 8000598:	f7ff fe30 	bl	80001fc <lcd_cmd>
    HAL_Delay(50);
 800059c:	2032      	movs	r0, #50	; 0x32
 800059e:	f000 fb33 	bl	8000c08 <HAL_Delay>
    lcd_cmd(_LCD_INIT);
 80005a2:	2006      	movs	r0, #6
 80005a4:	f7ff fe2a 	bl	80001fc <lcd_cmd>
    HAL_Delay(50);
 80005a8:	2032      	movs	r0, #50	; 0x32
 80005aa:	f000 fb2d 	bl	8000c08 <HAL_Delay>
    lcd_cmd(0x0E);
 80005ae:	200e      	movs	r0, #14
 80005b0:	f7ff fe24 	bl	80001fc <lcd_cmd>
    HAL_Delay(50);
 80005b4:	2032      	movs	r0, #50	; 0x32
 80005b6:	f000 fb27 	bl	8000c08 <HAL_Delay>
    lcd_cmd(0x0C);
 80005ba:	200c      	movs	r0, #12
 80005bc:	f7ff fe1e 	bl	80001fc <lcd_cmd>
    HAL_Delay(50);
 80005c0:	2032      	movs	r0, #50	; 0x32
 80005c2:	f000 fb21 	bl	8000c08 <HAL_Delay>
    lcd_cmd(0x01);
 80005c6:	2001      	movs	r0, #1
 80005c8:	f7ff fe18 	bl	80001fc <lcd_cmd>
    HAL_Delay(100);
 80005cc:	2064      	movs	r0, #100	; 0x64
 80005ce:	f000 fb1b 	bl	8000c08 <HAL_Delay>
}
 80005d2:	bf00      	nop
 80005d4:	3708      	adds	r7, #8
 80005d6:	46bd      	mov	sp, r7
 80005d8:	bd80      	pop	{r7, pc}

080005da <lcd_gotoxy>:

void lcd_gotoxy(unsigned char row, unsigned char column)
{
 80005da:	b580      	push	{r7, lr}
 80005dc:	b082      	sub	sp, #8
 80005de:	af00      	add	r7, sp, #0
 80005e0:	4603      	mov	r3, r0
 80005e2:	460a      	mov	r2, r1
 80005e4:	71fb      	strb	r3, [r7, #7]
 80005e6:	4613      	mov	r3, r2
 80005e8:	71bb      	strb	r3, [r7, #6]
	if(row == 1)
 80005ea:	79fb      	ldrb	r3, [r7, #7]
 80005ec:	2b01      	cmp	r3, #1
 80005ee:	d106      	bne.n	80005fe <lcd_gotoxy+0x24>
	{
		lcd_cmd(0x80 + (column - 1));
 80005f0:	79bb      	ldrb	r3, [r7, #6]
 80005f2:	337f      	adds	r3, #127	; 0x7f
 80005f4:	b2db      	uxtb	r3, r3
 80005f6:	4618      	mov	r0, r3
 80005f8:	f7ff fe00 	bl	80001fc <lcd_cmd>
 80005fc:	e008      	b.n	8000610 <lcd_gotoxy+0x36>
	}
	else if(row == 2)
 80005fe:	79fb      	ldrb	r3, [r7, #7]
 8000600:	2b02      	cmp	r3, #2
 8000602:	d105      	bne.n	8000610 <lcd_gotoxy+0x36>
	{
		lcd_cmd(0xC0 + (column - 1));
 8000604:	79bb      	ldrb	r3, [r7, #6]
 8000606:	3b41      	subs	r3, #65	; 0x41
 8000608:	b2db      	uxtb	r3, r3
 800060a:	4618      	mov	r0, r3
 800060c:	f7ff fdf6 	bl	80001fc <lcd_cmd>
	}
    HAL_Delay(5);
 8000610:	2005      	movs	r0, #5
 8000612:	f000 faf9 	bl	8000c08 <HAL_Delay>

}
 8000616:	bf00      	nop
 8000618:	3708      	adds	r7, #8
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}

0800061e <lcd_print>:
	lcd_gotoxy(row, column);
	lcd_char_cp(out_char);
}

void lcd_print(unsigned char row, unsigned char column, char *out_char)
{
 800061e:	b580      	push	{r7, lr}
 8000620:	b082      	sub	sp, #8
 8000622:	af00      	add	r7, sp, #0
 8000624:	4603      	mov	r3, r0
 8000626:	603a      	str	r2, [r7, #0]
 8000628:	71fb      	strb	r3, [r7, #7]
 800062a:	460b      	mov	r3, r1
 800062c:	71bb      	strb	r3, [r7, #6]
	lcd_gotoxy(row, column);
 800062e:	79ba      	ldrb	r2, [r7, #6]
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	4611      	mov	r1, r2
 8000634:	4618      	mov	r0, r3
 8000636:	f7ff ffd0 	bl	80005da <lcd_gotoxy>
	lcd_out_cp(out_char);
 800063a:	6838      	ldr	r0, [r7, #0]
 800063c:	f7ff ff78 	bl	8000530 <lcd_out_cp>
    HAL_Delay(5);
 8000640:	2005      	movs	r0, #5
 8000642:	f000 fae1 	bl	8000c08 <HAL_Delay>
}
 8000646:	bf00      	nop
 8000648:	3708      	adds	r7, #8
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}
	...

08000650 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000654:	f000 fa63 	bl	8000b1e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000658:	f000 f818 	bl	800068c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065c:	f000 f8d2 	bl	8000804 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000660:	f000 f85a 	bl	8000718 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  lcd_init(_LCD_4BIT, _LCD_FONT_5x8, _LCD_2LINE);
 8000664:	2208      	movs	r2, #8
 8000666:	2100      	movs	r1, #0
 8000668:	2000      	movs	r0, #0
 800066a:	f7ff ff78 	bl	800055e <lcd_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  lcd_print(1, 1, "Hello");
 800066e:	4a05      	ldr	r2, [pc, #20]	; (8000684 <main+0x34>)
 8000670:	2101      	movs	r1, #1
 8000672:	2001      	movs	r0, #1
 8000674:	f7ff ffd3 	bl	800061e <lcd_print>
	  lcd_print(2, 1, "World");
 8000678:	4a03      	ldr	r2, [pc, #12]	; (8000688 <main+0x38>)
 800067a:	2101      	movs	r1, #1
 800067c:	2002      	movs	r0, #2
 800067e:	f7ff ffce 	bl	800061e <lcd_print>
	  lcd_print(1, 1, "Hello");
 8000682:	e7f4      	b.n	800066e <main+0x1e>
 8000684:	080037c8 	.word	0x080037c8
 8000688:	080037d0 	.word	0x080037d0

0800068c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b096      	sub	sp, #88	; 0x58
 8000690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000692:	f107 0314 	add.w	r3, r7, #20
 8000696:	2244      	movs	r2, #68	; 0x44
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f003 f85c 	bl	8003758 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a0:	463b      	mov	r3, r7
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
 80006a6:	605a      	str	r2, [r3, #4]
 80006a8:	609a      	str	r2, [r3, #8]
 80006aa:	60da      	str	r2, [r3, #12]
 80006ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006ae:	f44f 7000 	mov.w	r0, #512	; 0x200
 80006b2:	f001 fd77 	bl	80021a4 <HAL_PWREx_ControlVoltageScaling>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d001      	beq.n	80006c0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80006bc:	f000 f930 	bl	8000920 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80006c0:	2310      	movs	r3, #16
 80006c2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006c4:	2301      	movs	r3, #1
 80006c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80006c8:	2300      	movs	r3, #0
 80006ca:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006cc:	2360      	movs	r3, #96	; 0x60
 80006ce:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006d0:	2300      	movs	r3, #0
 80006d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d4:	f107 0314 	add.w	r3, r7, #20
 80006d8:	4618      	mov	r0, r3
 80006da:	f001 fdb9 	bl	8002250 <HAL_RCC_OscConfig>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d001      	beq.n	80006e8 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80006e4:	f000 f91c 	bl	8000920 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e8:	230f      	movs	r3, #15
 80006ea:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80006ec:	2300      	movs	r3, #0
 80006ee:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f0:	2300      	movs	r3, #0
 80006f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006f4:	2300      	movs	r3, #0
 80006f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f8:	2300      	movs	r3, #0
 80006fa:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006fc:	463b      	mov	r3, r7
 80006fe:	2100      	movs	r1, #0
 8000700:	4618      	mov	r0, r3
 8000702:	f002 f981 	bl	8002a08 <HAL_RCC_ClockConfig>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800070c:	f000 f908 	bl	8000920 <Error_Handler>
  }
}
 8000710:	bf00      	nop
 8000712:	3758      	adds	r7, #88	; 0x58
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}

08000718 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08a      	sub	sp, #40	; 0x28
 800071c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800071e:	f107 031c 	add.w	r3, r7, #28
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800072a:	1d3b      	adds	r3, r7, #4
 800072c:	2200      	movs	r2, #0
 800072e:	601a      	str	r2, [r3, #0]
 8000730:	605a      	str	r2, [r3, #4]
 8000732:	609a      	str	r2, [r3, #8]
 8000734:	60da      	str	r2, [r3, #12]
 8000736:	611a      	str	r2, [r3, #16]
 8000738:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800073a:	4b2f      	ldr	r3, [pc, #188]	; (80007f8 <MX_ADC1_Init+0xe0>)
 800073c:	4a2f      	ldr	r2, [pc, #188]	; (80007fc <MX_ADC1_Init+0xe4>)
 800073e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000740:	4b2d      	ldr	r3, [pc, #180]	; (80007f8 <MX_ADC1_Init+0xe0>)
 8000742:	2200      	movs	r2, #0
 8000744:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000746:	4b2c      	ldr	r3, [pc, #176]	; (80007f8 <MX_ADC1_Init+0xe0>)
 8000748:	2200      	movs	r2, #0
 800074a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800074c:	4b2a      	ldr	r3, [pc, #168]	; (80007f8 <MX_ADC1_Init+0xe0>)
 800074e:	2200      	movs	r2, #0
 8000750:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000752:	4b29      	ldr	r3, [pc, #164]	; (80007f8 <MX_ADC1_Init+0xe0>)
 8000754:	2200      	movs	r2, #0
 8000756:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000758:	4b27      	ldr	r3, [pc, #156]	; (80007f8 <MX_ADC1_Init+0xe0>)
 800075a:	2204      	movs	r2, #4
 800075c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800075e:	4b26      	ldr	r3, [pc, #152]	; (80007f8 <MX_ADC1_Init+0xe0>)
 8000760:	2200      	movs	r2, #0
 8000762:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000764:	4b24      	ldr	r3, [pc, #144]	; (80007f8 <MX_ADC1_Init+0xe0>)
 8000766:	2200      	movs	r2, #0
 8000768:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800076a:	4b23      	ldr	r3, [pc, #140]	; (80007f8 <MX_ADC1_Init+0xe0>)
 800076c:	2201      	movs	r2, #1
 800076e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000770:	4b21      	ldr	r3, [pc, #132]	; (80007f8 <MX_ADC1_Init+0xe0>)
 8000772:	2200      	movs	r2, #0
 8000774:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000778:	4b1f      	ldr	r3, [pc, #124]	; (80007f8 <MX_ADC1_Init+0xe0>)
 800077a:	2200      	movs	r2, #0
 800077c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800077e:	4b1e      	ldr	r3, [pc, #120]	; (80007f8 <MX_ADC1_Init+0xe0>)
 8000780:	2200      	movs	r2, #0
 8000782:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000784:	4b1c      	ldr	r3, [pc, #112]	; (80007f8 <MX_ADC1_Init+0xe0>)
 8000786:	2200      	movs	r2, #0
 8000788:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800078c:	4b1a      	ldr	r3, [pc, #104]	; (80007f8 <MX_ADC1_Init+0xe0>)
 800078e:	2200      	movs	r2, #0
 8000790:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000792:	4b19      	ldr	r3, [pc, #100]	; (80007f8 <MX_ADC1_Init+0xe0>)
 8000794:	2200      	movs	r2, #0
 8000796:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800079a:	4817      	ldr	r0, [pc, #92]	; (80007f8 <MX_ADC1_Init+0xe0>)
 800079c:	f000 fbe4 	bl	8000f68 <HAL_ADC_Init>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80007a6:	f000 f8bb 	bl	8000920 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80007aa:	2300      	movs	r3, #0
 80007ac:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007ae:	f107 031c 	add.w	r3, r7, #28
 80007b2:	4619      	mov	r1, r3
 80007b4:	4810      	ldr	r0, [pc, #64]	; (80007f8 <MX_ADC1_Init+0xe0>)
 80007b6:	f001 f93f 	bl	8001a38 <HAL_ADCEx_MultiModeConfigChannel>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80007c0:	f000 f8ae 	bl	8000920 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80007c4:	4b0e      	ldr	r3, [pc, #56]	; (8000800 <MX_ADC1_Init+0xe8>)
 80007c6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007c8:	2306      	movs	r3, #6
 80007ca:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007cc:	2300      	movs	r3, #0
 80007ce:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007d0:	237f      	movs	r3, #127	; 0x7f
 80007d2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007d4:	2304      	movs	r3, #4
 80007d6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007d8:	2300      	movs	r3, #0
 80007da:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007dc:	1d3b      	adds	r3, r7, #4
 80007de:	4619      	mov	r1, r3
 80007e0:	4805      	ldr	r0, [pc, #20]	; (80007f8 <MX_ADC1_Init+0xe0>)
 80007e2:	f000 fd11 	bl	8001208 <HAL_ADC_ConfigChannel>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80007ec:	f000 f898 	bl	8000920 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007f0:	bf00      	nop
 80007f2:	3728      	adds	r7, #40	; 0x28
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20000028 	.word	0x20000028
 80007fc:	50040000 	.word	0x50040000
 8000800:	14f00020 	.word	0x14f00020

08000804 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b088      	sub	sp, #32
 8000808:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800080a:	f107 030c 	add.w	r3, r7, #12
 800080e:	2200      	movs	r2, #0
 8000810:	601a      	str	r2, [r3, #0]
 8000812:	605a      	str	r2, [r3, #4]
 8000814:	609a      	str	r2, [r3, #8]
 8000816:	60da      	str	r2, [r3, #12]
 8000818:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800081a:	4b3e      	ldr	r3, [pc, #248]	; (8000914 <MX_GPIO_Init+0x110>)
 800081c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800081e:	4a3d      	ldr	r2, [pc, #244]	; (8000914 <MX_GPIO_Init+0x110>)
 8000820:	f043 0304 	orr.w	r3, r3, #4
 8000824:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000826:	4b3b      	ldr	r3, [pc, #236]	; (8000914 <MX_GPIO_Init+0x110>)
 8000828:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800082a:	f003 0304 	and.w	r3, r3, #4
 800082e:	60bb      	str	r3, [r7, #8]
 8000830:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000832:	4b38      	ldr	r3, [pc, #224]	; (8000914 <MX_GPIO_Init+0x110>)
 8000834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000836:	4a37      	ldr	r2, [pc, #220]	; (8000914 <MX_GPIO_Init+0x110>)
 8000838:	f043 0301 	orr.w	r3, r3, #1
 800083c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800083e:	4b35      	ldr	r3, [pc, #212]	; (8000914 <MX_GPIO_Init+0x110>)
 8000840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000842:	f003 0301 	and.w	r3, r3, #1
 8000846:	607b      	str	r3, [r7, #4]
 8000848:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800084a:	4b32      	ldr	r3, [pc, #200]	; (8000914 <MX_GPIO_Init+0x110>)
 800084c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800084e:	4a31      	ldr	r2, [pc, #196]	; (8000914 <MX_GPIO_Init+0x110>)
 8000850:	f043 0302 	orr.w	r3, r3, #2
 8000854:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000856:	4b2f      	ldr	r3, [pc, #188]	; (8000914 <MX_GPIO_Init+0x110>)
 8000858:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800085a:	f003 0302 	and.w	r3, r3, #2
 800085e:	603b      	str	r3, [r7, #0]
 8000860:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LCD_D7_Pin|LCD_RS_Pin, GPIO_PIN_RESET);
 8000862:	2200      	movs	r2, #0
 8000864:	f44f 7148 	mov.w	r1, #800	; 0x320
 8000868:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800086c:	f001 fc50 	bl	8002110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_D6_Pin|LCD_D5_Pin|LCD_D4_Pin, GPIO_PIN_RESET);
 8000870:	2200      	movs	r2, #0
 8000872:	f44f 6186 	mov.w	r1, #1072	; 0x430
 8000876:	4828      	ldr	r0, [pc, #160]	; (8000918 <MX_GPIO_Init+0x114>)
 8000878:	f001 fc4a 	bl	8002110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_EN_GPIO_Port, LCD_EN_Pin, GPIO_PIN_RESET);
 800087c:	2200      	movs	r2, #0
 800087e:	2180      	movs	r1, #128	; 0x80
 8000880:	4826      	ldr	r0, [pc, #152]	; (800091c <MX_GPIO_Init+0x118>)
 8000882:	f001 fc45 	bl	8002110 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8000886:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800088a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800088c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000890:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000892:	2300      	movs	r3, #0
 8000894:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000896:	f107 030c 	add.w	r3, r7, #12
 800089a:	4619      	mov	r1, r3
 800089c:	481f      	ldr	r0, [pc, #124]	; (800091c <MX_GPIO_Init+0x118>)
 800089e:	f001 fa8d 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LCD_D7_Pin LCD_RS_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LCD_D7_Pin|LCD_RS_Pin;
 80008a2:	f44f 7348 	mov.w	r3, #800	; 0x320
 80008a6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a8:	2301      	movs	r3, #1
 80008aa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ac:	2300      	movs	r3, #0
 80008ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b0:	2300      	movs	r3, #0
 80008b2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008b4:	f107 030c 	add.w	r3, r7, #12
 80008b8:	4619      	mov	r1, r3
 80008ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008be:	f001 fa7d 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_D6_Pin LCD_D5_Pin LCD_D4_Pin */
  GPIO_InitStruct.Pin = LCD_D6_Pin|LCD_D5_Pin|LCD_D4_Pin;
 80008c2:	f44f 6386 	mov.w	r3, #1072	; 0x430
 80008c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c8:	2301      	movs	r3, #1
 80008ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008cc:	2300      	movs	r3, #0
 80008ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008d0:	2300      	movs	r3, #0
 80008d2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d4:	f107 030c 	add.w	r3, r7, #12
 80008d8:	4619      	mov	r1, r3
 80008da:	480f      	ldr	r0, [pc, #60]	; (8000918 <MX_GPIO_Init+0x114>)
 80008dc:	f001 fa6e 	bl	8001dbc <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_EN_Pin */
  GPIO_InitStruct.Pin = LCD_EN_Pin;
 80008e0:	2380      	movs	r3, #128	; 0x80
 80008e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e4:	2301      	movs	r3, #1
 80008e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	2300      	movs	r3, #0
 80008ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ec:	2300      	movs	r3, #0
 80008ee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_EN_GPIO_Port, &GPIO_InitStruct);
 80008f0:	f107 030c 	add.w	r3, r7, #12
 80008f4:	4619      	mov	r1, r3
 80008f6:	4809      	ldr	r0, [pc, #36]	; (800091c <MX_GPIO_Init+0x118>)
 80008f8:	f001 fa60 	bl	8001dbc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80008fc:	2200      	movs	r2, #0
 80008fe:	2100      	movs	r1, #0
 8000900:	2028      	movs	r0, #40	; 0x28
 8000902:	f001 fa24 	bl	8001d4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000906:	2028      	movs	r0, #40	; 0x28
 8000908:	f001 fa3d 	bl	8001d86 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800090c:	bf00      	nop
 800090e:	3720      	adds	r7, #32
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40021000 	.word	0x40021000
 8000918:	48000400 	.word	0x48000400
 800091c:	48000800 	.word	0x48000800

08000920 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000924:	b672      	cpsid	i
}
 8000926:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000928:	e7fe      	b.n	8000928 <Error_Handler+0x8>
	...

0800092c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000932:	4b0f      	ldr	r3, [pc, #60]	; (8000970 <HAL_MspInit+0x44>)
 8000934:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000936:	4a0e      	ldr	r2, [pc, #56]	; (8000970 <HAL_MspInit+0x44>)
 8000938:	f043 0301 	orr.w	r3, r3, #1
 800093c:	6613      	str	r3, [r2, #96]	; 0x60
 800093e:	4b0c      	ldr	r3, [pc, #48]	; (8000970 <HAL_MspInit+0x44>)
 8000940:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000942:	f003 0301 	and.w	r3, r3, #1
 8000946:	607b      	str	r3, [r7, #4]
 8000948:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800094a:	4b09      	ldr	r3, [pc, #36]	; (8000970 <HAL_MspInit+0x44>)
 800094c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800094e:	4a08      	ldr	r2, [pc, #32]	; (8000970 <HAL_MspInit+0x44>)
 8000950:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000954:	6593      	str	r3, [r2, #88]	; 0x58
 8000956:	4b06      	ldr	r3, [pc, #24]	; (8000970 <HAL_MspInit+0x44>)
 8000958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800095a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800095e:	603b      	str	r3, [r7, #0]
 8000960:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000962:	bf00      	nop
 8000964:	370c      	adds	r7, #12
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	40021000 	.word	0x40021000

08000974 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b0ac      	sub	sp, #176	; 0xb0
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000980:	2200      	movs	r2, #0
 8000982:	601a      	str	r2, [r3, #0]
 8000984:	605a      	str	r2, [r3, #4]
 8000986:	609a      	str	r2, [r3, #8]
 8000988:	60da      	str	r2, [r3, #12]
 800098a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800098c:	f107 0314 	add.w	r3, r7, #20
 8000990:	2288      	movs	r2, #136	; 0x88
 8000992:	2100      	movs	r1, #0
 8000994:	4618      	mov	r0, r3
 8000996:	f002 fedf 	bl	8003758 <memset>
  if(hadc->Instance==ADC1)
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4a27      	ldr	r2, [pc, #156]	; (8000a3c <HAL_ADC_MspInit+0xc8>)
 80009a0:	4293      	cmp	r3, r2
 80009a2:	d147      	bne.n	8000a34 <HAL_ADC_MspInit+0xc0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80009a4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80009a8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80009aa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80009ae:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80009b2:	2301      	movs	r3, #1
 80009b4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80009b6:	2301      	movs	r3, #1
 80009b8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80009ba:	2310      	movs	r3, #16
 80009bc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80009be:	2307      	movs	r3, #7
 80009c0:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80009c2:	2302      	movs	r3, #2
 80009c4:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80009c6:	2302      	movs	r3, #2
 80009c8:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80009ca:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80009ce:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009d0:	f107 0314 	add.w	r3, r7, #20
 80009d4:	4618      	mov	r0, r3
 80009d6:	f002 fa03 	bl	8002de0 <HAL_RCCEx_PeriphCLKConfig>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d001      	beq.n	80009e4 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80009e0:	f7ff ff9e 	bl	8000920 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80009e4:	4b16      	ldr	r3, [pc, #88]	; (8000a40 <HAL_ADC_MspInit+0xcc>)
 80009e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009e8:	4a15      	ldr	r2, [pc, #84]	; (8000a40 <HAL_ADC_MspInit+0xcc>)
 80009ea:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80009ee:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009f0:	4b13      	ldr	r3, [pc, #76]	; (8000a40 <HAL_ADC_MspInit+0xcc>)
 80009f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009f4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80009f8:	613b      	str	r3, [r7, #16]
 80009fa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009fc:	4b10      	ldr	r3, [pc, #64]	; (8000a40 <HAL_ADC_MspInit+0xcc>)
 80009fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a00:	4a0f      	ldr	r2, [pc, #60]	; (8000a40 <HAL_ADC_MspInit+0xcc>)
 8000a02:	f043 0301 	orr.w	r3, r3, #1
 8000a06:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a08:	4b0d      	ldr	r3, [pc, #52]	; (8000a40 <HAL_ADC_MspInit+0xcc>)
 8000a0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a0c:	f003 0301 	and.w	r3, r3, #1
 8000a10:	60fb      	str	r3, [r7, #12]
 8000a12:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = LCD_Pin;
 8000a14:	2301      	movs	r3, #1
 8000a16:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000a1a:	230b      	movs	r3, #11
 8000a1c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a20:	2300      	movs	r3, #0
 8000a22:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(LCD_GPIO_Port, &GPIO_InitStruct);
 8000a26:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a30:	f001 f9c4 	bl	8001dbc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000a34:	bf00      	nop
 8000a36:	37b0      	adds	r7, #176	; 0xb0
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	50040000 	.word	0x50040000
 8000a40:	40021000 	.word	0x40021000

08000a44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a48:	e7fe      	b.n	8000a48 <NMI_Handler+0x4>

08000a4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a4a:	b480      	push	{r7}
 8000a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a4e:	e7fe      	b.n	8000a4e <HardFault_Handler+0x4>

08000a50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a54:	e7fe      	b.n	8000a54 <MemManage_Handler+0x4>

08000a56 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a56:	b480      	push	{r7}
 8000a58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a5a:	e7fe      	b.n	8000a5a <BusFault_Handler+0x4>

08000a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a60:	e7fe      	b.n	8000a60 <UsageFault_Handler+0x4>

08000a62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a62:	b480      	push	{r7}
 8000a64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a66:	bf00      	nop
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr

08000a7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a7e:	b480      	push	{r7}
 8000a80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a82:	bf00      	nop
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr

08000a8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a90:	f000 f89a 	bl	8000bc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a94:	bf00      	nop
 8000a96:	bd80      	pop	{r7, pc}

08000a98 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_Pin);
 8000a9c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000aa0:	f001 fb4e 	bl	8002140 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000aa4:	bf00      	nop
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000aac:	4b06      	ldr	r3, [pc, #24]	; (8000ac8 <SystemInit+0x20>)
 8000aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ab2:	4a05      	ldr	r2, [pc, #20]	; (8000ac8 <SystemInit+0x20>)
 8000ab4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ab8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000abc:	bf00      	nop
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	e000ed00 	.word	0xe000ed00

08000acc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000acc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b04 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ad0:	f7ff ffea 	bl	8000aa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ad4:	480c      	ldr	r0, [pc, #48]	; (8000b08 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ad6:	490d      	ldr	r1, [pc, #52]	; (8000b0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ad8:	4a0d      	ldr	r2, [pc, #52]	; (8000b10 <LoopForever+0xe>)
  movs r3, #0
 8000ada:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000adc:	e002      	b.n	8000ae4 <LoopCopyDataInit>

08000ade <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ade:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ae0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ae2:	3304      	adds	r3, #4

08000ae4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ae4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ae6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ae8:	d3f9      	bcc.n	8000ade <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aea:	4a0a      	ldr	r2, [pc, #40]	; (8000b14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000aec:	4c0a      	ldr	r4, [pc, #40]	; (8000b18 <LoopForever+0x16>)
  movs r3, #0
 8000aee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000af0:	e001      	b.n	8000af6 <LoopFillZerobss>

08000af2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000af2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000af4:	3204      	adds	r2, #4

08000af6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000af6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000af8:	d3fb      	bcc.n	8000af2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000afa:	f002 fe35 	bl	8003768 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000afe:	f7ff fda7 	bl	8000650 <main>

08000b02 <LoopForever>:

LoopForever:
    b LoopForever
 8000b02:	e7fe      	b.n	8000b02 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b04:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000b08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b0c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b10:	08003820 	.word	0x08003820
  ldr r2, =_sbss
 8000b14:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000b18:	20000090 	.word	0x20000090

08000b1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b1c:	e7fe      	b.n	8000b1c <ADC1_2_IRQHandler>

08000b1e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b1e:	b580      	push	{r7, lr}
 8000b20:	b082      	sub	sp, #8
 8000b22:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b24:	2300      	movs	r3, #0
 8000b26:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b28:	2003      	movs	r0, #3
 8000b2a:	f001 f905 	bl	8001d38 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b2e:	200f      	movs	r0, #15
 8000b30:	f000 f80e 	bl	8000b50 <HAL_InitTick>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d002      	beq.n	8000b40 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	71fb      	strb	r3, [r7, #7]
 8000b3e:	e001      	b.n	8000b44 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b40:	f7ff fef4 	bl	800092c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b44:	79fb      	ldrb	r3, [r7, #7]
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3708      	adds	r7, #8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
	...

08000b50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000b5c:	4b17      	ldr	r3, [pc, #92]	; (8000bbc <HAL_InitTick+0x6c>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d023      	beq.n	8000bac <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000b64:	4b16      	ldr	r3, [pc, #88]	; (8000bc0 <HAL_InitTick+0x70>)
 8000b66:	681a      	ldr	r2, [r3, #0]
 8000b68:	4b14      	ldr	r3, [pc, #80]	; (8000bbc <HAL_InitTick+0x6c>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b72:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f001 f911 	bl	8001da2 <HAL_SYSTICK_Config>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d10f      	bne.n	8000ba6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	2b0f      	cmp	r3, #15
 8000b8a:	d809      	bhi.n	8000ba0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	6879      	ldr	r1, [r7, #4]
 8000b90:	f04f 30ff 	mov.w	r0, #4294967295
 8000b94:	f001 f8db 	bl	8001d4e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b98:	4a0a      	ldr	r2, [pc, #40]	; (8000bc4 <HAL_InitTick+0x74>)
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	6013      	str	r3, [r2, #0]
 8000b9e:	e007      	b.n	8000bb0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	73fb      	strb	r3, [r7, #15]
 8000ba4:	e004      	b.n	8000bb0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	73fb      	strb	r3, [r7, #15]
 8000baa:	e001      	b.n	8000bb0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000bac:	2301      	movs	r3, #1
 8000bae:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	3710      	adds	r7, #16
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	20000008 	.word	0x20000008
 8000bc0:	20000000 	.word	0x20000000
 8000bc4:	20000004 	.word	0x20000004

08000bc8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000bcc:	4b06      	ldr	r3, [pc, #24]	; (8000be8 <HAL_IncTick+0x20>)
 8000bce:	781b      	ldrb	r3, [r3, #0]
 8000bd0:	461a      	mov	r2, r3
 8000bd2:	4b06      	ldr	r3, [pc, #24]	; (8000bec <HAL_IncTick+0x24>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	4413      	add	r3, r2
 8000bd8:	4a04      	ldr	r2, [pc, #16]	; (8000bec <HAL_IncTick+0x24>)
 8000bda:	6013      	str	r3, [r2, #0]
}
 8000bdc:	bf00      	nop
 8000bde:	46bd      	mov	sp, r7
 8000be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop
 8000be8:	20000008 	.word	0x20000008
 8000bec:	2000008c 	.word	0x2000008c

08000bf0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0
  return uwTick;
 8000bf4:	4b03      	ldr	r3, [pc, #12]	; (8000c04 <HAL_GetTick+0x14>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr
 8000c02:	bf00      	nop
 8000c04:	2000008c 	.word	0x2000008c

08000c08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b084      	sub	sp, #16
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c10:	f7ff ffee 	bl	8000bf0 <HAL_GetTick>
 8000c14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c20:	d005      	beq.n	8000c2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000c22:	4b0a      	ldr	r3, [pc, #40]	; (8000c4c <HAL_Delay+0x44>)
 8000c24:	781b      	ldrb	r3, [r3, #0]
 8000c26:	461a      	mov	r2, r3
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c2e:	bf00      	nop
 8000c30:	f7ff ffde 	bl	8000bf0 <HAL_GetTick>
 8000c34:	4602      	mov	r2, r0
 8000c36:	68bb      	ldr	r3, [r7, #8]
 8000c38:	1ad3      	subs	r3, r2, r3
 8000c3a:	68fa      	ldr	r2, [r7, #12]
 8000c3c:	429a      	cmp	r2, r3
 8000c3e:	d8f7      	bhi.n	8000c30 <HAL_Delay+0x28>
  {
  }
}
 8000c40:	bf00      	nop
 8000c42:	bf00      	nop
 8000c44:	3710      	adds	r7, #16
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000008 	.word	0x20000008

08000c50 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
 8000c58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	689b      	ldr	r3, [r3, #8]
 8000c5e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	431a      	orrs	r2, r3
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	609a      	str	r2, [r3, #8]
}
 8000c6a:	bf00      	nop
 8000c6c:	370c      	adds	r7, #12
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr

08000c76 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000c76:	b480      	push	{r7}
 8000c78:	b083      	sub	sp, #12
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	6078      	str	r0, [r7, #4]
 8000c7e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	689b      	ldr	r3, [r3, #8]
 8000c84:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	431a      	orrs	r2, r3
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	609a      	str	r2, [r3, #8]
}
 8000c90:	bf00      	nop
 8000c92:	370c      	adds	r7, #12
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr

08000c9c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	689b      	ldr	r3, [r3, #8]
 8000ca8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	370c      	adds	r7, #12
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb6:	4770      	bx	lr

08000cb8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b087      	sub	sp, #28
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	60f8      	str	r0, [r7, #12]
 8000cc0:	60b9      	str	r1, [r7, #8]
 8000cc2:	607a      	str	r2, [r7, #4]
 8000cc4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	3360      	adds	r3, #96	; 0x60
 8000cca:	461a      	mov	r2, r3
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	009b      	lsls	r3, r3, #2
 8000cd0:	4413      	add	r3, r2
 8000cd2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	4b08      	ldr	r3, [pc, #32]	; (8000cfc <LL_ADC_SetOffset+0x44>)
 8000cda:	4013      	ands	r3, r2
 8000cdc:	687a      	ldr	r2, [r7, #4]
 8000cde:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8000ce2:	683a      	ldr	r2, [r7, #0]
 8000ce4:	430a      	orrs	r2, r1
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000cf0:	bf00      	nop
 8000cf2:	371c      	adds	r7, #28
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	03fff000 	.word	0x03fff000

08000d00 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b085      	sub	sp, #20
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
 8000d08:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	3360      	adds	r3, #96	; 0x60
 8000d0e:	461a      	mov	r2, r3
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	009b      	lsls	r3, r3, #2
 8000d14:	4413      	add	r3, r2
 8000d16:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	3714      	adds	r7, #20
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr

08000d2c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b087      	sub	sp, #28
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	60f8      	str	r0, [r7, #12]
 8000d34:	60b9      	str	r1, [r7, #8]
 8000d36:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	3360      	adds	r3, #96	; 0x60
 8000d3c:	461a      	mov	r2, r3
 8000d3e:	68bb      	ldr	r3, [r7, #8]
 8000d40:	009b      	lsls	r3, r3, #2
 8000d42:	4413      	add	r3, r2
 8000d44:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000d46:	697b      	ldr	r3, [r7, #20]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	431a      	orrs	r2, r3
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000d56:	bf00      	nop
 8000d58:	371c      	adds	r7, #28
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr

08000d62 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000d62:	b480      	push	{r7}
 8000d64:	b087      	sub	sp, #28
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	60f8      	str	r0, [r7, #12]
 8000d6a:	60b9      	str	r1, [r7, #8]
 8000d6c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	3330      	adds	r3, #48	; 0x30
 8000d72:	461a      	mov	r2, r3
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	0a1b      	lsrs	r3, r3, #8
 8000d78:	009b      	lsls	r3, r3, #2
 8000d7a:	f003 030c 	and.w	r3, r3, #12
 8000d7e:	4413      	add	r3, r2
 8000d80:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	681a      	ldr	r2, [r3, #0]
 8000d86:	68bb      	ldr	r3, [r7, #8]
 8000d88:	f003 031f 	and.w	r3, r3, #31
 8000d8c:	211f      	movs	r1, #31
 8000d8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d92:	43db      	mvns	r3, r3
 8000d94:	401a      	ands	r2, r3
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	0e9b      	lsrs	r3, r3, #26
 8000d9a:	f003 011f 	and.w	r1, r3, #31
 8000d9e:	68bb      	ldr	r3, [r7, #8]
 8000da0:	f003 031f 	and.w	r3, r3, #31
 8000da4:	fa01 f303 	lsl.w	r3, r1, r3
 8000da8:	431a      	orrs	r2, r3
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000dae:	bf00      	nop
 8000db0:	371c      	adds	r7, #28
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr

08000dba <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000dba:	b480      	push	{r7}
 8000dbc:	b087      	sub	sp, #28
 8000dbe:	af00      	add	r7, sp, #0
 8000dc0:	60f8      	str	r0, [r7, #12]
 8000dc2:	60b9      	str	r1, [r7, #8]
 8000dc4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	3314      	adds	r3, #20
 8000dca:	461a      	mov	r2, r3
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	0e5b      	lsrs	r3, r3, #25
 8000dd0:	009b      	lsls	r3, r3, #2
 8000dd2:	f003 0304 	and.w	r3, r3, #4
 8000dd6:	4413      	add	r3, r2
 8000dd8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000dda:	697b      	ldr	r3, [r7, #20]
 8000ddc:	681a      	ldr	r2, [r3, #0]
 8000dde:	68bb      	ldr	r3, [r7, #8]
 8000de0:	0d1b      	lsrs	r3, r3, #20
 8000de2:	f003 031f 	and.w	r3, r3, #31
 8000de6:	2107      	movs	r1, #7
 8000de8:	fa01 f303 	lsl.w	r3, r1, r3
 8000dec:	43db      	mvns	r3, r3
 8000dee:	401a      	ands	r2, r3
 8000df0:	68bb      	ldr	r3, [r7, #8]
 8000df2:	0d1b      	lsrs	r3, r3, #20
 8000df4:	f003 031f 	and.w	r3, r3, #31
 8000df8:	6879      	ldr	r1, [r7, #4]
 8000dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8000dfe:	431a      	orrs	r2, r3
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000e04:	bf00      	nop
 8000e06:	371c      	adds	r7, #28
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr

08000e10 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b085      	sub	sp, #20
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	60f8      	str	r0, [r7, #12]
 8000e18:	60b9      	str	r1, [r7, #8]
 8000e1a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000e28:	43db      	mvns	r3, r3
 8000e2a:	401a      	ands	r2, r3
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	f003 0318 	and.w	r3, r3, #24
 8000e32:	4908      	ldr	r1, [pc, #32]	; (8000e54 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000e34:	40d9      	lsrs	r1, r3
 8000e36:	68bb      	ldr	r3, [r7, #8]
 8000e38:	400b      	ands	r3, r1
 8000e3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000e3e:	431a      	orrs	r2, r3
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000e46:	bf00      	nop
 8000e48:	3714      	adds	r7, #20
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	0007ffff 	.word	0x0007ffff

08000e58 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	689b      	ldr	r3, [r3, #8]
 8000e64:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8000e68:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000e6c:	687a      	ldr	r2, [r7, #4]
 8000e6e:	6093      	str	r3, [r2, #8]
}
 8000e70:	bf00      	nop
 8000e72:	370c      	adds	r7, #12
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr

08000e7c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	689b      	ldr	r3, [r3, #8]
 8000e88:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000e8c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000e90:	d101      	bne.n	8000e96 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000e92:	2301      	movs	r3, #1
 8000e94:	e000      	b.n	8000e98 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000e96:	2300      	movs	r3, #0
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea2:	4770      	bx	lr

08000ea4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	689b      	ldr	r3, [r3, #8]
 8000eb0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000eb4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000eb8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000ec0:	bf00      	nop
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr

08000ecc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	689b      	ldr	r3, [r3, #8]
 8000ed8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000edc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000ee0:	d101      	bne.n	8000ee6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e000      	b.n	8000ee8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000ee6:	2300      	movs	r3, #0
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	370c      	adds	r7, #12
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	689b      	ldr	r3, [r3, #8]
 8000f00:	f003 0301 	and.w	r3, r3, #1
 8000f04:	2b01      	cmp	r3, #1
 8000f06:	d101      	bne.n	8000f0c <LL_ADC_IsEnabled+0x18>
 8000f08:	2301      	movs	r3, #1
 8000f0a:	e000      	b.n	8000f0e <LL_ADC_IsEnabled+0x1a>
 8000f0c:	2300      	movs	r3, #0
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	370c      	adds	r7, #12
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr

08000f1a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000f1a:	b480      	push	{r7}
 8000f1c:	b083      	sub	sp, #12
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	689b      	ldr	r3, [r3, #8]
 8000f26:	f003 0304 	and.w	r3, r3, #4
 8000f2a:	2b04      	cmp	r3, #4
 8000f2c:	d101      	bne.n	8000f32 <LL_ADC_REG_IsConversionOngoing+0x18>
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e000      	b.n	8000f34 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000f32:	2300      	movs	r3, #0
}
 8000f34:	4618      	mov	r0, r3
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	f003 0308 	and.w	r3, r3, #8
 8000f50:	2b08      	cmp	r3, #8
 8000f52:	d101      	bne.n	8000f58 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8000f54:	2301      	movs	r3, #1
 8000f56:	e000      	b.n	8000f5a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8000f58:	2300      	movs	r3, #0
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
	...

08000f68 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000f68:	b590      	push	{r4, r7, lr}
 8000f6a:	b089      	sub	sp, #36	; 0x24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f70:	2300      	movs	r3, #0
 8000f72:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d101      	bne.n	8000f82 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	e130      	b.n	80011e4 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	691b      	ldr	r3, [r3, #16]
 8000f86:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d109      	bne.n	8000fa4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f7ff fcef 	bl	8000974 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	2200      	movs	r2, #0
 8000f9a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff ff67 	bl	8000e7c <LL_ADC_IsDeepPowerDownEnabled>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d004      	beq.n	8000fbe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f7ff ff4d 	bl	8000e58 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff ff82 	bl	8000ecc <LL_ADC_IsInternalRegulatorEnabled>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d115      	bne.n	8000ffa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f7ff ff66 	bl	8000ea4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000fd8:	4b84      	ldr	r3, [pc, #528]	; (80011ec <HAL_ADC_Init+0x284>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	099b      	lsrs	r3, r3, #6
 8000fde:	4a84      	ldr	r2, [pc, #528]	; (80011f0 <HAL_ADC_Init+0x288>)
 8000fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8000fe4:	099b      	lsrs	r3, r3, #6
 8000fe6:	3301      	adds	r3, #1
 8000fe8:	005b      	lsls	r3, r3, #1
 8000fea:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000fec:	e002      	b.n	8000ff4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	3b01      	subs	r3, #1
 8000ff2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d1f9      	bne.n	8000fee <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff ff64 	bl	8000ecc <LL_ADC_IsInternalRegulatorEnabled>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d10d      	bne.n	8001026 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800100e:	f043 0210 	orr.w	r2, r3, #16
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800101a:	f043 0201 	orr.w	r2, r3, #1
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff ff75 	bl	8000f1a <LL_ADC_REG_IsConversionOngoing>
 8001030:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001036:	f003 0310 	and.w	r3, r3, #16
 800103a:	2b00      	cmp	r3, #0
 800103c:	f040 80c9 	bne.w	80011d2 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	2b00      	cmp	r3, #0
 8001044:	f040 80c5 	bne.w	80011d2 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800104c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001050:	f043 0202 	orr.w	r2, r3, #2
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff ff49 	bl	8000ef4 <LL_ADC_IsEnabled>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d115      	bne.n	8001094 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001068:	4862      	ldr	r0, [pc, #392]	; (80011f4 <HAL_ADC_Init+0x28c>)
 800106a:	f7ff ff43 	bl	8000ef4 <LL_ADC_IsEnabled>
 800106e:	4604      	mov	r4, r0
 8001070:	4861      	ldr	r0, [pc, #388]	; (80011f8 <HAL_ADC_Init+0x290>)
 8001072:	f7ff ff3f 	bl	8000ef4 <LL_ADC_IsEnabled>
 8001076:	4603      	mov	r3, r0
 8001078:	431c      	orrs	r4, r3
 800107a:	4860      	ldr	r0, [pc, #384]	; (80011fc <HAL_ADC_Init+0x294>)
 800107c:	f7ff ff3a 	bl	8000ef4 <LL_ADC_IsEnabled>
 8001080:	4603      	mov	r3, r0
 8001082:	4323      	orrs	r3, r4
 8001084:	2b00      	cmp	r3, #0
 8001086:	d105      	bne.n	8001094 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	4619      	mov	r1, r3
 800108e:	485c      	ldr	r0, [pc, #368]	; (8001200 <HAL_ADC_Init+0x298>)
 8001090:	f7ff fdde 	bl	8000c50 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	7e5b      	ldrb	r3, [r3, #25]
 8001098:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800109e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80010a4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80010aa:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010b2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80010b4:	4313      	orrs	r3, r2
 80010b6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80010be:	2b01      	cmp	r3, #1
 80010c0:	d106      	bne.n	80010d0 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010c6:	3b01      	subs	r3, #1
 80010c8:	045b      	lsls	r3, r3, #17
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d009      	beq.n	80010ec <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010dc:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010e4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	4313      	orrs	r3, r2
 80010ea:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	68da      	ldr	r2, [r3, #12]
 80010f2:	4b44      	ldr	r3, [pc, #272]	; (8001204 <HAL_ADC_Init+0x29c>)
 80010f4:	4013      	ands	r3, r2
 80010f6:	687a      	ldr	r2, [r7, #4]
 80010f8:	6812      	ldr	r2, [r2, #0]
 80010fa:	69b9      	ldr	r1, [r7, #24]
 80010fc:	430b      	orrs	r3, r1
 80010fe:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4618      	mov	r0, r3
 8001106:	f7ff ff1b 	bl	8000f40 <LL_ADC_INJ_IsConversionOngoing>
 800110a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d13d      	bne.n	800118e <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d13a      	bne.n	800118e <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800111c:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001124:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001126:	4313      	orrs	r3, r2
 8001128:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001134:	f023 0302 	bic.w	r3, r3, #2
 8001138:	687a      	ldr	r2, [r7, #4]
 800113a:	6812      	ldr	r2, [r2, #0]
 800113c:	69b9      	ldr	r1, [r7, #24]
 800113e:	430b      	orrs	r3, r1
 8001140:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001148:	2b01      	cmp	r3, #1
 800114a:	d118      	bne.n	800117e <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	691b      	ldr	r3, [r3, #16]
 8001152:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001156:	f023 0304 	bic.w	r3, r3, #4
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800115e:	687a      	ldr	r2, [r7, #4]
 8001160:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001162:	4311      	orrs	r1, r2
 8001164:	687a      	ldr	r2, [r7, #4]
 8001166:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001168:	4311      	orrs	r1, r2
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800116e:	430a      	orrs	r2, r1
 8001170:	431a      	orrs	r2, r3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f042 0201 	orr.w	r2, r2, #1
 800117a:	611a      	str	r2, [r3, #16]
 800117c:	e007      	b.n	800118e <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	691a      	ldr	r2, [r3, #16]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f022 0201 	bic.w	r2, r2, #1
 800118c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	691b      	ldr	r3, [r3, #16]
 8001192:	2b01      	cmp	r3, #1
 8001194:	d10c      	bne.n	80011b0 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119c:	f023 010f 	bic.w	r1, r3, #15
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	69db      	ldr	r3, [r3, #28]
 80011a4:	1e5a      	subs	r2, r3, #1
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	430a      	orrs	r2, r1
 80011ac:	631a      	str	r2, [r3, #48]	; 0x30
 80011ae:	e007      	b.n	80011c0 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f022 020f 	bic.w	r2, r2, #15
 80011be:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011c4:	f023 0303 	bic.w	r3, r3, #3
 80011c8:	f043 0201 	orr.w	r2, r3, #1
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	655a      	str	r2, [r3, #84]	; 0x54
 80011d0:	e007      	b.n	80011e2 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011d6:	f043 0210 	orr.w	r2, r3, #16
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80011e2:	7ffb      	ldrb	r3, [r7, #31]
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3724      	adds	r7, #36	; 0x24
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd90      	pop	{r4, r7, pc}
 80011ec:	20000000 	.word	0x20000000
 80011f0:	053e2d63 	.word	0x053e2d63
 80011f4:	50040000 	.word	0x50040000
 80011f8:	50040100 	.word	0x50040100
 80011fc:	50040200 	.word	0x50040200
 8001200:	50040300 	.word	0x50040300
 8001204:	fff0c007 	.word	0xfff0c007

08001208 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b0b6      	sub	sp, #216	; 0xd8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
 8001210:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001212:	2300      	movs	r3, #0
 8001214:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001218:	2300      	movs	r3, #0
 800121a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001222:	2b01      	cmp	r3, #1
 8001224:	d101      	bne.n	800122a <HAL_ADC_ConfigChannel+0x22>
 8001226:	2302      	movs	r3, #2
 8001228:	e3c9      	b.n	80019be <HAL_ADC_ConfigChannel+0x7b6>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	2201      	movs	r2, #1
 800122e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	4618      	mov	r0, r3
 8001238:	f7ff fe6f 	bl	8000f1a <LL_ADC_REG_IsConversionOngoing>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	f040 83aa 	bne.w	8001998 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	685b      	ldr	r3, [r3, #4]
 8001250:	2b05      	cmp	r3, #5
 8001252:	d824      	bhi.n	800129e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	3b02      	subs	r3, #2
 800125a:	2b03      	cmp	r3, #3
 800125c:	d81b      	bhi.n	8001296 <HAL_ADC_ConfigChannel+0x8e>
 800125e:	a201      	add	r2, pc, #4	; (adr r2, 8001264 <HAL_ADC_ConfigChannel+0x5c>)
 8001260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001264:	08001275 	.word	0x08001275
 8001268:	0800127d 	.word	0x0800127d
 800126c:	08001285 	.word	0x08001285
 8001270:	0800128d 	.word	0x0800128d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001274:	230c      	movs	r3, #12
 8001276:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800127a:	e010      	b.n	800129e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800127c:	2312      	movs	r3, #18
 800127e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8001282:	e00c      	b.n	800129e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001284:	2318      	movs	r3, #24
 8001286:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800128a:	e008      	b.n	800129e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800128c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001290:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8001294:	e003      	b.n	800129e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001296:	2306      	movs	r3, #6
 8001298:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800129c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6818      	ldr	r0, [r3, #0]
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	461a      	mov	r2, r3
 80012a8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 80012ac:	f7ff fd59 	bl	8000d62 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fe30 	bl	8000f1a <LL_ADC_REG_IsConversionOngoing>
 80012ba:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7ff fe3c 	bl	8000f40 <LL_ADC_INJ_IsConversionOngoing>
 80012c8:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80012cc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	f040 81a4 	bne.w	800161e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80012d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80012da:	2b00      	cmp	r3, #0
 80012dc:	f040 819f 	bne.w	800161e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6818      	ldr	r0, [r3, #0]
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	6819      	ldr	r1, [r3, #0]
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	689b      	ldr	r3, [r3, #8]
 80012ec:	461a      	mov	r2, r3
 80012ee:	f7ff fd64 	bl	8000dba <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	695a      	ldr	r2, [r3, #20]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	68db      	ldr	r3, [r3, #12]
 80012fc:	08db      	lsrs	r3, r3, #3
 80012fe:	f003 0303 	and.w	r3, r3, #3
 8001302:	005b      	lsls	r3, r3, #1
 8001304:	fa02 f303 	lsl.w	r3, r2, r3
 8001308:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	691b      	ldr	r3, [r3, #16]
 8001310:	2b04      	cmp	r3, #4
 8001312:	d00a      	beq.n	800132a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	6818      	ldr	r0, [r3, #0]
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	6919      	ldr	r1, [r3, #16]
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001324:	f7ff fcc8 	bl	8000cb8 <LL_ADC_SetOffset>
 8001328:	e179      	b.n	800161e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	2100      	movs	r1, #0
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff fce5 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 8001336:	4603      	mov	r3, r0
 8001338:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800133c:	2b00      	cmp	r3, #0
 800133e:	d10a      	bne.n	8001356 <HAL_ADC_ConfigChannel+0x14e>
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2100      	movs	r1, #0
 8001346:	4618      	mov	r0, r3
 8001348:	f7ff fcda 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 800134c:	4603      	mov	r3, r0
 800134e:	0e9b      	lsrs	r3, r3, #26
 8001350:	f003 021f 	and.w	r2, r3, #31
 8001354:	e01e      	b.n	8001394 <HAL_ADC_ConfigChannel+0x18c>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2100      	movs	r1, #0
 800135c:	4618      	mov	r0, r3
 800135e:	f7ff fccf 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 8001362:	4603      	mov	r3, r0
 8001364:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001368:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800136c:	fa93 f3a3 	rbit	r3, r3
 8001370:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001374:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001378:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800137c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001380:	2b00      	cmp	r3, #0
 8001382:	d101      	bne.n	8001388 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8001384:	2320      	movs	r3, #32
 8001386:	e004      	b.n	8001392 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8001388:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800138c:	fab3 f383 	clz	r3, r3
 8001390:	b2db      	uxtb	r3, r3
 8001392:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800139c:	2b00      	cmp	r3, #0
 800139e:	d105      	bne.n	80013ac <HAL_ADC_ConfigChannel+0x1a4>
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	0e9b      	lsrs	r3, r3, #26
 80013a6:	f003 031f 	and.w	r3, r3, #31
 80013aa:	e018      	b.n	80013de <HAL_ADC_ConfigChannel+0x1d6>
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80013b8:	fa93 f3a3 	rbit	r3, r3
 80013bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80013c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80013c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80013c8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d101      	bne.n	80013d4 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80013d0:	2320      	movs	r3, #32
 80013d2:	e004      	b.n	80013de <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80013d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80013d8:	fab3 f383 	clz	r3, r3
 80013dc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80013de:	429a      	cmp	r2, r3
 80013e0:	d106      	bne.n	80013f0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2200      	movs	r2, #0
 80013e8:	2100      	movs	r1, #0
 80013ea:	4618      	mov	r0, r3
 80013ec:	f7ff fc9e 	bl	8000d2c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2101      	movs	r1, #1
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff fc82 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 80013fc:	4603      	mov	r3, r0
 80013fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001402:	2b00      	cmp	r3, #0
 8001404:	d10a      	bne.n	800141c <HAL_ADC_ConfigChannel+0x214>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	2101      	movs	r1, #1
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff fc77 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 8001412:	4603      	mov	r3, r0
 8001414:	0e9b      	lsrs	r3, r3, #26
 8001416:	f003 021f 	and.w	r2, r3, #31
 800141a:	e01e      	b.n	800145a <HAL_ADC_ConfigChannel+0x252>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2101      	movs	r1, #1
 8001422:	4618      	mov	r0, r3
 8001424:	f7ff fc6c 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 8001428:	4603      	mov	r3, r0
 800142a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800142e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001432:	fa93 f3a3 	rbit	r3, r3
 8001436:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 800143a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800143e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8001442:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001446:	2b00      	cmp	r3, #0
 8001448:	d101      	bne.n	800144e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800144a:	2320      	movs	r3, #32
 800144c:	e004      	b.n	8001458 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800144e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001452:	fab3 f383 	clz	r3, r3
 8001456:	b2db      	uxtb	r3, r3
 8001458:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001462:	2b00      	cmp	r3, #0
 8001464:	d105      	bne.n	8001472 <HAL_ADC_ConfigChannel+0x26a>
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	0e9b      	lsrs	r3, r3, #26
 800146c:	f003 031f 	and.w	r3, r3, #31
 8001470:	e018      	b.n	80014a4 <HAL_ADC_ConfigChannel+0x29c>
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800147a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800147e:	fa93 f3a3 	rbit	r3, r3
 8001482:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8001486:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800148a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 800148e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001492:	2b00      	cmp	r3, #0
 8001494:	d101      	bne.n	800149a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8001496:	2320      	movs	r3, #32
 8001498:	e004      	b.n	80014a4 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800149a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800149e:	fab3 f383 	clz	r3, r3
 80014a2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d106      	bne.n	80014b6 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2200      	movs	r2, #0
 80014ae:	2101      	movs	r1, #1
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff fc3b 	bl	8000d2c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	2102      	movs	r1, #2
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff fc1f 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 80014c2:	4603      	mov	r3, r0
 80014c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d10a      	bne.n	80014e2 <HAL_ADC_ConfigChannel+0x2da>
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	2102      	movs	r1, #2
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff fc14 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 80014d8:	4603      	mov	r3, r0
 80014da:	0e9b      	lsrs	r3, r3, #26
 80014dc:	f003 021f 	and.w	r2, r3, #31
 80014e0:	e01e      	b.n	8001520 <HAL_ADC_ConfigChannel+0x318>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	2102      	movs	r1, #2
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff fc09 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 80014ee:	4603      	mov	r3, r0
 80014f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80014f8:	fa93 f3a3 	rbit	r3, r3
 80014fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8001500:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001504:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8001508:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800150c:	2b00      	cmp	r3, #0
 800150e:	d101      	bne.n	8001514 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8001510:	2320      	movs	r3, #32
 8001512:	e004      	b.n	800151e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8001514:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001518:	fab3 f383 	clz	r3, r3
 800151c:	b2db      	uxtb	r3, r3
 800151e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001528:	2b00      	cmp	r3, #0
 800152a:	d105      	bne.n	8001538 <HAL_ADC_ConfigChannel+0x330>
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	0e9b      	lsrs	r3, r3, #26
 8001532:	f003 031f 	and.w	r3, r3, #31
 8001536:	e014      	b.n	8001562 <HAL_ADC_ConfigChannel+0x35a>
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800153e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001540:	fa93 f3a3 	rbit	r3, r3
 8001544:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8001546:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001548:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 800154c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001550:	2b00      	cmp	r3, #0
 8001552:	d101      	bne.n	8001558 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8001554:	2320      	movs	r3, #32
 8001556:	e004      	b.n	8001562 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8001558:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800155c:	fab3 f383 	clz	r3, r3
 8001560:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001562:	429a      	cmp	r2, r3
 8001564:	d106      	bne.n	8001574 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2200      	movs	r2, #0
 800156c:	2102      	movs	r1, #2
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff fbdc 	bl	8000d2c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2103      	movs	r1, #3
 800157a:	4618      	mov	r0, r3
 800157c:	f7ff fbc0 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 8001580:	4603      	mov	r3, r0
 8001582:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001586:	2b00      	cmp	r3, #0
 8001588:	d10a      	bne.n	80015a0 <HAL_ADC_ConfigChannel+0x398>
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	2103      	movs	r1, #3
 8001590:	4618      	mov	r0, r3
 8001592:	f7ff fbb5 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 8001596:	4603      	mov	r3, r0
 8001598:	0e9b      	lsrs	r3, r3, #26
 800159a:	f003 021f 	and.w	r2, r3, #31
 800159e:	e017      	b.n	80015d0 <HAL_ADC_ConfigChannel+0x3c8>
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	2103      	movs	r1, #3
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff fbaa 	bl	8000d00 <LL_ADC_GetOffsetChannel>
 80015ac:	4603      	mov	r3, r0
 80015ae:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015b0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80015b2:	fa93 f3a3 	rbit	r3, r3
 80015b6:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80015b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80015ba:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 80015bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d101      	bne.n	80015c6 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80015c2:	2320      	movs	r3, #32
 80015c4:	e003      	b.n	80015ce <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80015c6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80015c8:	fab3 f383 	clz	r3, r3
 80015cc:	b2db      	uxtb	r3, r3
 80015ce:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d105      	bne.n	80015e8 <HAL_ADC_ConfigChannel+0x3e0>
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	0e9b      	lsrs	r3, r3, #26
 80015e2:	f003 031f 	and.w	r3, r3, #31
 80015e6:	e011      	b.n	800160c <HAL_ADC_ConfigChannel+0x404>
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80015f0:	fa93 f3a3 	rbit	r3, r3
 80015f4:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 80015f6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80015f8:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 80015fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d101      	bne.n	8001604 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8001600:	2320      	movs	r3, #32
 8001602:	e003      	b.n	800160c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8001604:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001606:	fab3 f383 	clz	r3, r3
 800160a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800160c:	429a      	cmp	r2, r3
 800160e:	d106      	bne.n	800161e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2200      	movs	r2, #0
 8001616:	2103      	movs	r1, #3
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff fb87 	bl	8000d2c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4618      	mov	r0, r3
 8001624:	f7ff fc66 	bl	8000ef4 <LL_ADC_IsEnabled>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	f040 8140 	bne.w	80018b0 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6818      	ldr	r0, [r3, #0]
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	6819      	ldr	r1, [r3, #0]
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	461a      	mov	r2, r3
 800163e:	f7ff fbe7 	bl	8000e10 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	68db      	ldr	r3, [r3, #12]
 8001646:	4a8f      	ldr	r2, [pc, #572]	; (8001884 <HAL_ADC_ConfigChannel+0x67c>)
 8001648:	4293      	cmp	r3, r2
 800164a:	f040 8131 	bne.w	80018b0 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800165a:	2b00      	cmp	r3, #0
 800165c:	d10b      	bne.n	8001676 <HAL_ADC_ConfigChannel+0x46e>
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	0e9b      	lsrs	r3, r3, #26
 8001664:	3301      	adds	r3, #1
 8001666:	f003 031f 	and.w	r3, r3, #31
 800166a:	2b09      	cmp	r3, #9
 800166c:	bf94      	ite	ls
 800166e:	2301      	movls	r3, #1
 8001670:	2300      	movhi	r3, #0
 8001672:	b2db      	uxtb	r3, r3
 8001674:	e019      	b.n	80016aa <HAL_ADC_ConfigChannel+0x4a2>
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800167c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800167e:	fa93 f3a3 	rbit	r3, r3
 8001682:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8001684:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001686:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8001688:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800168a:	2b00      	cmp	r3, #0
 800168c:	d101      	bne.n	8001692 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800168e:	2320      	movs	r3, #32
 8001690:	e003      	b.n	800169a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8001692:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001694:	fab3 f383 	clz	r3, r3
 8001698:	b2db      	uxtb	r3, r3
 800169a:	3301      	adds	r3, #1
 800169c:	f003 031f 	and.w	r3, r3, #31
 80016a0:	2b09      	cmp	r3, #9
 80016a2:	bf94      	ite	ls
 80016a4:	2301      	movls	r3, #1
 80016a6:	2300      	movhi	r3, #0
 80016a8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d079      	beq.n	80017a2 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d107      	bne.n	80016ca <HAL_ADC_ConfigChannel+0x4c2>
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	0e9b      	lsrs	r3, r3, #26
 80016c0:	3301      	adds	r3, #1
 80016c2:	069b      	lsls	r3, r3, #26
 80016c4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80016c8:	e015      	b.n	80016f6 <HAL_ADC_ConfigChannel+0x4ee>
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80016d2:	fa93 f3a3 	rbit	r3, r3
 80016d6:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80016d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80016da:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80016dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d101      	bne.n	80016e6 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80016e2:	2320      	movs	r3, #32
 80016e4:	e003      	b.n	80016ee <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80016e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80016e8:	fab3 f383 	clz	r3, r3
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	3301      	adds	r3, #1
 80016f0:	069b      	lsls	r3, r3, #26
 80016f2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d109      	bne.n	8001716 <HAL_ADC_ConfigChannel+0x50e>
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	0e9b      	lsrs	r3, r3, #26
 8001708:	3301      	adds	r3, #1
 800170a:	f003 031f 	and.w	r3, r3, #31
 800170e:	2101      	movs	r1, #1
 8001710:	fa01 f303 	lsl.w	r3, r1, r3
 8001714:	e017      	b.n	8001746 <HAL_ADC_ConfigChannel+0x53e>
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800171c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800171e:	fa93 f3a3 	rbit	r3, r3
 8001722:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8001724:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001726:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8001728:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800172a:	2b00      	cmp	r3, #0
 800172c:	d101      	bne.n	8001732 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800172e:	2320      	movs	r3, #32
 8001730:	e003      	b.n	800173a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8001732:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001734:	fab3 f383 	clz	r3, r3
 8001738:	b2db      	uxtb	r3, r3
 800173a:	3301      	adds	r3, #1
 800173c:	f003 031f 	and.w	r3, r3, #31
 8001740:	2101      	movs	r1, #1
 8001742:	fa01 f303 	lsl.w	r3, r1, r3
 8001746:	ea42 0103 	orr.w	r1, r2, r3
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001752:	2b00      	cmp	r3, #0
 8001754:	d10a      	bne.n	800176c <HAL_ADC_ConfigChannel+0x564>
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	0e9b      	lsrs	r3, r3, #26
 800175c:	3301      	adds	r3, #1
 800175e:	f003 021f 	and.w	r2, r3, #31
 8001762:	4613      	mov	r3, r2
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	4413      	add	r3, r2
 8001768:	051b      	lsls	r3, r3, #20
 800176a:	e018      	b.n	800179e <HAL_ADC_ConfigChannel+0x596>
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001772:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001774:	fa93 f3a3 	rbit	r3, r3
 8001778:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800177a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800177c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 800177e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001780:	2b00      	cmp	r3, #0
 8001782:	d101      	bne.n	8001788 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8001784:	2320      	movs	r3, #32
 8001786:	e003      	b.n	8001790 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8001788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800178a:	fab3 f383 	clz	r3, r3
 800178e:	b2db      	uxtb	r3, r3
 8001790:	3301      	adds	r3, #1
 8001792:	f003 021f 	and.w	r2, r3, #31
 8001796:	4613      	mov	r3, r2
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	4413      	add	r3, r2
 800179c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800179e:	430b      	orrs	r3, r1
 80017a0:	e081      	b.n	80018a6 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d107      	bne.n	80017be <HAL_ADC_ConfigChannel+0x5b6>
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	0e9b      	lsrs	r3, r3, #26
 80017b4:	3301      	adds	r3, #1
 80017b6:	069b      	lsls	r3, r3, #26
 80017b8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80017bc:	e015      	b.n	80017ea <HAL_ADC_ConfigChannel+0x5e2>
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017c6:	fa93 f3a3 	rbit	r3, r3
 80017ca:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80017cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80017d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d101      	bne.n	80017da <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80017d6:	2320      	movs	r3, #32
 80017d8:	e003      	b.n	80017e2 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80017da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017dc:	fab3 f383 	clz	r3, r3
 80017e0:	b2db      	uxtb	r3, r3
 80017e2:	3301      	adds	r3, #1
 80017e4:	069b      	lsls	r3, r3, #26
 80017e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d109      	bne.n	800180a <HAL_ADC_ConfigChannel+0x602>
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	0e9b      	lsrs	r3, r3, #26
 80017fc:	3301      	adds	r3, #1
 80017fe:	f003 031f 	and.w	r3, r3, #31
 8001802:	2101      	movs	r1, #1
 8001804:	fa01 f303 	lsl.w	r3, r1, r3
 8001808:	e017      	b.n	800183a <HAL_ADC_ConfigChannel+0x632>
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	fa93 f3a3 	rbit	r3, r3
 8001816:	61bb      	str	r3, [r7, #24]
  return result;
 8001818:	69bb      	ldr	r3, [r7, #24]
 800181a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800181c:	6a3b      	ldr	r3, [r7, #32]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d101      	bne.n	8001826 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8001822:	2320      	movs	r3, #32
 8001824:	e003      	b.n	800182e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8001826:	6a3b      	ldr	r3, [r7, #32]
 8001828:	fab3 f383 	clz	r3, r3
 800182c:	b2db      	uxtb	r3, r3
 800182e:	3301      	adds	r3, #1
 8001830:	f003 031f 	and.w	r3, r3, #31
 8001834:	2101      	movs	r1, #1
 8001836:	fa01 f303 	lsl.w	r3, r1, r3
 800183a:	ea42 0103 	orr.w	r1, r2, r3
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001846:	2b00      	cmp	r3, #0
 8001848:	d10d      	bne.n	8001866 <HAL_ADC_ConfigChannel+0x65e>
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	0e9b      	lsrs	r3, r3, #26
 8001850:	3301      	adds	r3, #1
 8001852:	f003 021f 	and.w	r2, r3, #31
 8001856:	4613      	mov	r3, r2
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	4413      	add	r3, r2
 800185c:	3b1e      	subs	r3, #30
 800185e:	051b      	lsls	r3, r3, #20
 8001860:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001864:	e01e      	b.n	80018a4 <HAL_ADC_ConfigChannel+0x69c>
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	fa93 f3a3 	rbit	r3, r3
 8001872:	60fb      	str	r3, [r7, #12]
  return result;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d104      	bne.n	8001888 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800187e:	2320      	movs	r3, #32
 8001880:	e006      	b.n	8001890 <HAL_ADC_ConfigChannel+0x688>
 8001882:	bf00      	nop
 8001884:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001888:	697b      	ldr	r3, [r7, #20]
 800188a:	fab3 f383 	clz	r3, r3
 800188e:	b2db      	uxtb	r3, r3
 8001890:	3301      	adds	r3, #1
 8001892:	f003 021f 	and.w	r2, r3, #31
 8001896:	4613      	mov	r3, r2
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	4413      	add	r3, r2
 800189c:	3b1e      	subs	r3, #30
 800189e:	051b      	lsls	r3, r3, #20
 80018a0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80018a4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80018a6:	683a      	ldr	r2, [r7, #0]
 80018a8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80018aa:	4619      	mov	r1, r3
 80018ac:	f7ff fa85 	bl	8000dba <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	681a      	ldr	r2, [r3, #0]
 80018b4:	4b44      	ldr	r3, [pc, #272]	; (80019c8 <HAL_ADC_ConfigChannel+0x7c0>)
 80018b6:	4013      	ands	r3, r2
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d07a      	beq.n	80019b2 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80018bc:	4843      	ldr	r0, [pc, #268]	; (80019cc <HAL_ADC_ConfigChannel+0x7c4>)
 80018be:	f7ff f9ed 	bl	8000c9c <LL_ADC_GetCommonPathInternalCh>
 80018c2:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	4a41      	ldr	r2, [pc, #260]	; (80019d0 <HAL_ADC_ConfigChannel+0x7c8>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d12c      	bne.n	800192a <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80018d0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80018d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d126      	bne.n	800192a <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a3c      	ldr	r2, [pc, #240]	; (80019d4 <HAL_ADC_ConfigChannel+0x7cc>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d004      	beq.n	80018f0 <HAL_ADC_ConfigChannel+0x6e8>
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4a3b      	ldr	r2, [pc, #236]	; (80019d8 <HAL_ADC_ConfigChannel+0x7d0>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d15d      	bne.n	80019ac <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80018f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80018f4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80018f8:	4619      	mov	r1, r3
 80018fa:	4834      	ldr	r0, [pc, #208]	; (80019cc <HAL_ADC_ConfigChannel+0x7c4>)
 80018fc:	f7ff f9bb 	bl	8000c76 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001900:	4b36      	ldr	r3, [pc, #216]	; (80019dc <HAL_ADC_ConfigChannel+0x7d4>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	099b      	lsrs	r3, r3, #6
 8001906:	4a36      	ldr	r2, [pc, #216]	; (80019e0 <HAL_ADC_ConfigChannel+0x7d8>)
 8001908:	fba2 2303 	umull	r2, r3, r2, r3
 800190c:	099b      	lsrs	r3, r3, #6
 800190e:	1c5a      	adds	r2, r3, #1
 8001910:	4613      	mov	r3, r2
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	4413      	add	r3, r2
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800191a:	e002      	b.n	8001922 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	3b01      	subs	r3, #1
 8001920:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001922:	68bb      	ldr	r3, [r7, #8]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d1f9      	bne.n	800191c <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001928:	e040      	b.n	80019ac <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a2d      	ldr	r2, [pc, #180]	; (80019e4 <HAL_ADC_ConfigChannel+0x7dc>)
 8001930:	4293      	cmp	r3, r2
 8001932:	d118      	bne.n	8001966 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001934:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001938:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800193c:	2b00      	cmp	r3, #0
 800193e:	d112      	bne.n	8001966 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a23      	ldr	r2, [pc, #140]	; (80019d4 <HAL_ADC_ConfigChannel+0x7cc>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d004      	beq.n	8001954 <HAL_ADC_ConfigChannel+0x74c>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	4a22      	ldr	r2, [pc, #136]	; (80019d8 <HAL_ADC_ConfigChannel+0x7d0>)
 8001950:	4293      	cmp	r3, r2
 8001952:	d12d      	bne.n	80019b0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001954:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001958:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800195c:	4619      	mov	r1, r3
 800195e:	481b      	ldr	r0, [pc, #108]	; (80019cc <HAL_ADC_ConfigChannel+0x7c4>)
 8001960:	f7ff f989 	bl	8000c76 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001964:	e024      	b.n	80019b0 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4a1f      	ldr	r2, [pc, #124]	; (80019e8 <HAL_ADC_ConfigChannel+0x7e0>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d120      	bne.n	80019b2 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001970:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001974:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d11a      	bne.n	80019b2 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a14      	ldr	r2, [pc, #80]	; (80019d4 <HAL_ADC_ConfigChannel+0x7cc>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d115      	bne.n	80019b2 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001986:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800198a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800198e:	4619      	mov	r1, r3
 8001990:	480e      	ldr	r0, [pc, #56]	; (80019cc <HAL_ADC_ConfigChannel+0x7c4>)
 8001992:	f7ff f970 	bl	8000c76 <LL_ADC_SetCommonPathInternalCh>
 8001996:	e00c      	b.n	80019b2 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800199c:	f043 0220 	orr.w	r2, r3, #32
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80019aa:	e002      	b.n	80019b2 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80019ac:	bf00      	nop
 80019ae:	e000      	b.n	80019b2 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80019b0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80019ba:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80019be:	4618      	mov	r0, r3
 80019c0:	37d8      	adds	r7, #216	; 0xd8
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}
 80019c6:	bf00      	nop
 80019c8:	80080000 	.word	0x80080000
 80019cc:	50040300 	.word	0x50040300
 80019d0:	c7520000 	.word	0xc7520000
 80019d4:	50040000 	.word	0x50040000
 80019d8:	50040200 	.word	0x50040200
 80019dc:	20000000 	.word	0x20000000
 80019e0:	053e2d63 	.word	0x053e2d63
 80019e4:	cb840000 	.word	0xcb840000
 80019e8:	80000001 	.word	0x80000001

080019ec <LL_ADC_IsEnabled>:
{
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	689b      	ldr	r3, [r3, #8]
 80019f8:	f003 0301 	and.w	r3, r3, #1
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d101      	bne.n	8001a04 <LL_ADC_IsEnabled+0x18>
 8001a00:	2301      	movs	r3, #1
 8001a02:	e000      	b.n	8001a06 <LL_ADC_IsEnabled+0x1a>
 8001a04:	2300      	movs	r3, #0
}
 8001a06:	4618      	mov	r0, r3
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr

08001a12 <LL_ADC_REG_IsConversionOngoing>:
{
 8001a12:	b480      	push	{r7}
 8001a14:	b083      	sub	sp, #12
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	f003 0304 	and.w	r3, r3, #4
 8001a22:	2b04      	cmp	r3, #4
 8001a24:	d101      	bne.n	8001a2a <LL_ADC_REG_IsConversionOngoing+0x18>
 8001a26:	2301      	movs	r3, #1
 8001a28:	e000      	b.n	8001a2c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001a2a:	2300      	movs	r3, #0
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr

08001a38 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8001a38:	b590      	push	{r4, r7, lr}
 8001a3a:	b09f      	sub	sp, #124	; 0x7c
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a42:	2300      	movs	r3, #0
 8001a44:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d101      	bne.n	8001a56 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8001a52:	2302      	movs	r3, #2
 8001a54:	e093      	b.n	8001b7e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	2201      	movs	r2, #1
 8001a5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8001a5e:	2300      	movs	r3, #0
 8001a60:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8001a62:	2300      	movs	r3, #0
 8001a64:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a47      	ldr	r2, [pc, #284]	; (8001b88 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d102      	bne.n	8001a76 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8001a70:	4b46      	ldr	r3, [pc, #280]	; (8001b8c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8001a72:	60bb      	str	r3, [r7, #8]
 8001a74:	e001      	b.n	8001a7a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001a76:	2300      	movs	r3, #0
 8001a78:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d10b      	bne.n	8001a98 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a84:	f043 0220 	orr.w	r2, r3, #32
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2200      	movs	r2, #0
 8001a90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8001a94:	2301      	movs	r3, #1
 8001a96:	e072      	b.n	8001b7e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	f7ff ffb9 	bl	8001a12 <LL_ADC_REG_IsConversionOngoing>
 8001aa0:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f7ff ffb3 	bl	8001a12 <LL_ADC_REG_IsConversionOngoing>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d154      	bne.n	8001b5c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8001ab2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d151      	bne.n	8001b5c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8001ab8:	4b35      	ldr	r3, [pc, #212]	; (8001b90 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8001aba:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d02c      	beq.n	8001b1e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8001ac4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	6859      	ldr	r1, [r3, #4]
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001ad6:	035b      	lsls	r3, r3, #13
 8001ad8:	430b      	orrs	r3, r1
 8001ada:	431a      	orrs	r2, r3
 8001adc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ade:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001ae0:	4829      	ldr	r0, [pc, #164]	; (8001b88 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8001ae2:	f7ff ff83 	bl	80019ec <LL_ADC_IsEnabled>
 8001ae6:	4604      	mov	r4, r0
 8001ae8:	4828      	ldr	r0, [pc, #160]	; (8001b8c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8001aea:	f7ff ff7f 	bl	80019ec <LL_ADC_IsEnabled>
 8001aee:	4603      	mov	r3, r0
 8001af0:	431c      	orrs	r4, r3
 8001af2:	4828      	ldr	r0, [pc, #160]	; (8001b94 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8001af4:	f7ff ff7a 	bl	80019ec <LL_ADC_IsEnabled>
 8001af8:	4603      	mov	r3, r0
 8001afa:	4323      	orrs	r3, r4
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d137      	bne.n	8001b70 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8001b00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001b08:	f023 030f 	bic.w	r3, r3, #15
 8001b0c:	683a      	ldr	r2, [r7, #0]
 8001b0e:	6811      	ldr	r1, [r2, #0]
 8001b10:	683a      	ldr	r2, [r7, #0]
 8001b12:	6892      	ldr	r2, [r2, #8]
 8001b14:	430a      	orrs	r2, r1
 8001b16:	431a      	orrs	r2, r3
 8001b18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b1a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8001b1c:	e028      	b.n	8001b70 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001b1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b28:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b2a:	4817      	ldr	r0, [pc, #92]	; (8001b88 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8001b2c:	f7ff ff5e 	bl	80019ec <LL_ADC_IsEnabled>
 8001b30:	4604      	mov	r4, r0
 8001b32:	4816      	ldr	r0, [pc, #88]	; (8001b8c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8001b34:	f7ff ff5a 	bl	80019ec <LL_ADC_IsEnabled>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	431c      	orrs	r4, r3
 8001b3c:	4815      	ldr	r0, [pc, #84]	; (8001b94 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8001b3e:	f7ff ff55 	bl	80019ec <LL_ADC_IsEnabled>
 8001b42:	4603      	mov	r3, r0
 8001b44:	4323      	orrs	r3, r4
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d112      	bne.n	8001b70 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8001b4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b4c:	689b      	ldr	r3, [r3, #8]
 8001b4e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001b52:	f023 030f 	bic.w	r3, r3, #15
 8001b56:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001b58:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8001b5a:	e009      	b.n	8001b70 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b60:	f043 0220 	orr.w	r2, r3, #32
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8001b6e:	e000      	b.n	8001b72 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8001b70:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2200      	movs	r2, #0
 8001b76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8001b7a:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	377c      	adds	r7, #124	; 0x7c
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd90      	pop	{r4, r7, pc}
 8001b86:	bf00      	nop
 8001b88:	50040000 	.word	0x50040000
 8001b8c:	50040100 	.word	0x50040100
 8001b90:	50040300 	.word	0x50040300
 8001b94:	50040200 	.word	0x50040200

08001b98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	f003 0307 	and.w	r3, r3, #7
 8001ba6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ba8:	4b0c      	ldr	r3, [pc, #48]	; (8001bdc <__NVIC_SetPriorityGrouping+0x44>)
 8001baa:	68db      	ldr	r3, [r3, #12]
 8001bac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bae:	68ba      	ldr	r2, [r7, #8]
 8001bb0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bca:	4a04      	ldr	r2, [pc, #16]	; (8001bdc <__NVIC_SetPriorityGrouping+0x44>)
 8001bcc:	68bb      	ldr	r3, [r7, #8]
 8001bce:	60d3      	str	r3, [r2, #12]
}
 8001bd0:	bf00      	nop
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001be4:	4b04      	ldr	r3, [pc, #16]	; (8001bf8 <__NVIC_GetPriorityGrouping+0x18>)
 8001be6:	68db      	ldr	r3, [r3, #12]
 8001be8:	0a1b      	lsrs	r3, r3, #8
 8001bea:	f003 0307 	and.w	r3, r3, #7
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf6:	4770      	bx	lr
 8001bf8:	e000ed00 	.word	0xe000ed00

08001bfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	4603      	mov	r3, r0
 8001c04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	db0b      	blt.n	8001c26 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	f003 021f 	and.w	r2, r3, #31
 8001c14:	4907      	ldr	r1, [pc, #28]	; (8001c34 <__NVIC_EnableIRQ+0x38>)
 8001c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1a:	095b      	lsrs	r3, r3, #5
 8001c1c:	2001      	movs	r0, #1
 8001c1e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c26:	bf00      	nop
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	e000e100 	.word	0xe000e100

08001c38 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	6039      	str	r1, [r7, #0]
 8001c42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	db0a      	blt.n	8001c62 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	b2da      	uxtb	r2, r3
 8001c50:	490c      	ldr	r1, [pc, #48]	; (8001c84 <__NVIC_SetPriority+0x4c>)
 8001c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c56:	0112      	lsls	r2, r2, #4
 8001c58:	b2d2      	uxtb	r2, r2
 8001c5a:	440b      	add	r3, r1
 8001c5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c60:	e00a      	b.n	8001c78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	4908      	ldr	r1, [pc, #32]	; (8001c88 <__NVIC_SetPriority+0x50>)
 8001c68:	79fb      	ldrb	r3, [r7, #7]
 8001c6a:	f003 030f 	and.w	r3, r3, #15
 8001c6e:	3b04      	subs	r3, #4
 8001c70:	0112      	lsls	r2, r2, #4
 8001c72:	b2d2      	uxtb	r2, r2
 8001c74:	440b      	add	r3, r1
 8001c76:	761a      	strb	r2, [r3, #24]
}
 8001c78:	bf00      	nop
 8001c7a:	370c      	adds	r7, #12
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr
 8001c84:	e000e100 	.word	0xe000e100
 8001c88:	e000ed00 	.word	0xe000ed00

08001c8c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b089      	sub	sp, #36	; 0x24
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	f003 0307 	and.w	r3, r3, #7
 8001c9e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ca0:	69fb      	ldr	r3, [r7, #28]
 8001ca2:	f1c3 0307 	rsb	r3, r3, #7
 8001ca6:	2b04      	cmp	r3, #4
 8001ca8:	bf28      	it	cs
 8001caa:	2304      	movcs	r3, #4
 8001cac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	3304      	adds	r3, #4
 8001cb2:	2b06      	cmp	r3, #6
 8001cb4:	d902      	bls.n	8001cbc <NVIC_EncodePriority+0x30>
 8001cb6:	69fb      	ldr	r3, [r7, #28]
 8001cb8:	3b03      	subs	r3, #3
 8001cba:	e000      	b.n	8001cbe <NVIC_EncodePriority+0x32>
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001cc4:	69bb      	ldr	r3, [r7, #24]
 8001cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cca:	43da      	mvns	r2, r3
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	401a      	ands	r2, r3
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	fa01 f303 	lsl.w	r3, r1, r3
 8001cde:	43d9      	mvns	r1, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ce4:	4313      	orrs	r3, r2
         );
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3724      	adds	r7, #36	; 0x24
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
	...

08001cf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b082      	sub	sp, #8
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	3b01      	subs	r3, #1
 8001d00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d04:	d301      	bcc.n	8001d0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d06:	2301      	movs	r3, #1
 8001d08:	e00f      	b.n	8001d2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	; (8001d34 <SysTick_Config+0x40>)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d12:	210f      	movs	r1, #15
 8001d14:	f04f 30ff 	mov.w	r0, #4294967295
 8001d18:	f7ff ff8e 	bl	8001c38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d1c:	4b05      	ldr	r3, [pc, #20]	; (8001d34 <SysTick_Config+0x40>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d22:	4b04      	ldr	r3, [pc, #16]	; (8001d34 <SysTick_Config+0x40>)
 8001d24:	2207      	movs	r2, #7
 8001d26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	e000e010 	.word	0xe000e010

08001d38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f7ff ff29 	bl	8001b98 <__NVIC_SetPriorityGrouping>
}
 8001d46:	bf00      	nop
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b086      	sub	sp, #24
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	4603      	mov	r3, r0
 8001d56:	60b9      	str	r1, [r7, #8]
 8001d58:	607a      	str	r2, [r7, #4]
 8001d5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d60:	f7ff ff3e 	bl	8001be0 <__NVIC_GetPriorityGrouping>
 8001d64:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d66:	687a      	ldr	r2, [r7, #4]
 8001d68:	68b9      	ldr	r1, [r7, #8]
 8001d6a:	6978      	ldr	r0, [r7, #20]
 8001d6c:	f7ff ff8e 	bl	8001c8c <NVIC_EncodePriority>
 8001d70:	4602      	mov	r2, r0
 8001d72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d76:	4611      	mov	r1, r2
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7ff ff5d 	bl	8001c38 <__NVIC_SetPriority>
}
 8001d7e:	bf00      	nop
 8001d80:	3718      	adds	r7, #24
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}

08001d86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d86:	b580      	push	{r7, lr}
 8001d88:	b082      	sub	sp, #8
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff ff31 	bl	8001bfc <__NVIC_EnableIRQ>
}
 8001d9a:	bf00      	nop
 8001d9c:	3708      	adds	r7, #8
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001da2:	b580      	push	{r7, lr}
 8001da4:	b082      	sub	sp, #8
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f7ff ffa2 	bl	8001cf4 <SysTick_Config>
 8001db0:	4603      	mov	r3, r0
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3708      	adds	r7, #8
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
	...

08001dbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b087      	sub	sp, #28
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
 8001dc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dca:	e17f      	b.n	80020cc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	2101      	movs	r1, #1
 8001dd2:	697b      	ldr	r3, [r7, #20]
 8001dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd8:	4013      	ands	r3, r2
 8001dda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	f000 8171 	beq.w	80020c6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f003 0303 	and.w	r3, r3, #3
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d005      	beq.n	8001dfc <HAL_GPIO_Init+0x40>
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f003 0303 	and.w	r3, r3, #3
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d130      	bne.n	8001e5e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	2203      	movs	r2, #3
 8001e08:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0c:	43db      	mvns	r3, r3
 8001e0e:	693a      	ldr	r2, [r7, #16]
 8001e10:	4013      	ands	r3, r2
 8001e12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	68da      	ldr	r2, [r3, #12]
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	005b      	lsls	r3, r3, #1
 8001e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e20:	693a      	ldr	r2, [r7, #16]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	693a      	ldr	r2, [r7, #16]
 8001e2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e32:	2201      	movs	r2, #1
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	43db      	mvns	r3, r3
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	4013      	ands	r3, r2
 8001e40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	091b      	lsrs	r3, r3, #4
 8001e48:	f003 0201 	and.w	r2, r3, #1
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f003 0303 	and.w	r3, r3, #3
 8001e66:	2b03      	cmp	r3, #3
 8001e68:	d118      	bne.n	8001e9c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001e70:	2201      	movs	r2, #1
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	fa02 f303 	lsl.w	r3, r2, r3
 8001e78:	43db      	mvns	r3, r3
 8001e7a:	693a      	ldr	r2, [r7, #16]
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	08db      	lsrs	r3, r3, #3
 8001e86:	f003 0201 	and.w	r2, r3, #1
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e90:	693a      	ldr	r2, [r7, #16]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	693a      	ldr	r2, [r7, #16]
 8001e9a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f003 0303 	and.w	r3, r3, #3
 8001ea4:	2b03      	cmp	r3, #3
 8001ea6:	d017      	beq.n	8001ed8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001eae:	697b      	ldr	r3, [r7, #20]
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	2203      	movs	r2, #3
 8001eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001eb8:	43db      	mvns	r3, r3
 8001eba:	693a      	ldr	r2, [r7, #16]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	689a      	ldr	r2, [r3, #8]
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	005b      	lsls	r3, r3, #1
 8001ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ecc:	693a      	ldr	r2, [r7, #16]
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	693a      	ldr	r2, [r7, #16]
 8001ed6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f003 0303 	and.w	r3, r3, #3
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	d123      	bne.n	8001f2c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	08da      	lsrs	r2, r3, #3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	3208      	adds	r2, #8
 8001eec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	f003 0307 	and.w	r3, r3, #7
 8001ef8:	009b      	lsls	r3, r3, #2
 8001efa:	220f      	movs	r2, #15
 8001efc:	fa02 f303 	lsl.w	r3, r2, r3
 8001f00:	43db      	mvns	r3, r3
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	4013      	ands	r3, r2
 8001f06:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	691a      	ldr	r2, [r3, #16]
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	f003 0307 	and.w	r3, r3, #7
 8001f12:	009b      	lsls	r3, r3, #2
 8001f14:	fa02 f303 	lsl.w	r3, r2, r3
 8001f18:	693a      	ldr	r2, [r7, #16]
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	08da      	lsrs	r2, r3, #3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	3208      	adds	r2, #8
 8001f26:	6939      	ldr	r1, [r7, #16]
 8001f28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	005b      	lsls	r3, r3, #1
 8001f36:	2203      	movs	r2, #3
 8001f38:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3c:	43db      	mvns	r3, r3
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	4013      	ands	r3, r2
 8001f42:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f003 0203 	and.w	r2, r3, #3
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	fa02 f303 	lsl.w	r3, r2, r3
 8001f54:	693a      	ldr	r2, [r7, #16]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	693a      	ldr	r2, [r7, #16]
 8001f5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	f000 80ac 	beq.w	80020c6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f6e:	4b5f      	ldr	r3, [pc, #380]	; (80020ec <HAL_GPIO_Init+0x330>)
 8001f70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f72:	4a5e      	ldr	r2, [pc, #376]	; (80020ec <HAL_GPIO_Init+0x330>)
 8001f74:	f043 0301 	orr.w	r3, r3, #1
 8001f78:	6613      	str	r3, [r2, #96]	; 0x60
 8001f7a:	4b5c      	ldr	r3, [pc, #368]	; (80020ec <HAL_GPIO_Init+0x330>)
 8001f7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f7e:	f003 0301 	and.w	r3, r3, #1
 8001f82:	60bb      	str	r3, [r7, #8]
 8001f84:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f86:	4a5a      	ldr	r2, [pc, #360]	; (80020f0 <HAL_GPIO_Init+0x334>)
 8001f88:	697b      	ldr	r3, [r7, #20]
 8001f8a:	089b      	lsrs	r3, r3, #2
 8001f8c:	3302      	adds	r3, #2
 8001f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f92:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	f003 0303 	and.w	r3, r3, #3
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	220f      	movs	r2, #15
 8001f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa2:	43db      	mvns	r3, r3
 8001fa4:	693a      	ldr	r2, [r7, #16]
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001fb0:	d025      	beq.n	8001ffe <HAL_GPIO_Init+0x242>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a4f      	ldr	r2, [pc, #316]	; (80020f4 <HAL_GPIO_Init+0x338>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d01f      	beq.n	8001ffa <HAL_GPIO_Init+0x23e>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4a4e      	ldr	r2, [pc, #312]	; (80020f8 <HAL_GPIO_Init+0x33c>)
 8001fbe:	4293      	cmp	r3, r2
 8001fc0:	d019      	beq.n	8001ff6 <HAL_GPIO_Init+0x23a>
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	4a4d      	ldr	r2, [pc, #308]	; (80020fc <HAL_GPIO_Init+0x340>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d013      	beq.n	8001ff2 <HAL_GPIO_Init+0x236>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4a4c      	ldr	r2, [pc, #304]	; (8002100 <HAL_GPIO_Init+0x344>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d00d      	beq.n	8001fee <HAL_GPIO_Init+0x232>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	4a4b      	ldr	r2, [pc, #300]	; (8002104 <HAL_GPIO_Init+0x348>)
 8001fd6:	4293      	cmp	r3, r2
 8001fd8:	d007      	beq.n	8001fea <HAL_GPIO_Init+0x22e>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	4a4a      	ldr	r2, [pc, #296]	; (8002108 <HAL_GPIO_Init+0x34c>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d101      	bne.n	8001fe6 <HAL_GPIO_Init+0x22a>
 8001fe2:	2306      	movs	r3, #6
 8001fe4:	e00c      	b.n	8002000 <HAL_GPIO_Init+0x244>
 8001fe6:	2307      	movs	r3, #7
 8001fe8:	e00a      	b.n	8002000 <HAL_GPIO_Init+0x244>
 8001fea:	2305      	movs	r3, #5
 8001fec:	e008      	b.n	8002000 <HAL_GPIO_Init+0x244>
 8001fee:	2304      	movs	r3, #4
 8001ff0:	e006      	b.n	8002000 <HAL_GPIO_Init+0x244>
 8001ff2:	2303      	movs	r3, #3
 8001ff4:	e004      	b.n	8002000 <HAL_GPIO_Init+0x244>
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	e002      	b.n	8002000 <HAL_GPIO_Init+0x244>
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e000      	b.n	8002000 <HAL_GPIO_Init+0x244>
 8001ffe:	2300      	movs	r3, #0
 8002000:	697a      	ldr	r2, [r7, #20]
 8002002:	f002 0203 	and.w	r2, r2, #3
 8002006:	0092      	lsls	r2, r2, #2
 8002008:	4093      	lsls	r3, r2
 800200a:	693a      	ldr	r2, [r7, #16]
 800200c:	4313      	orrs	r3, r2
 800200e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002010:	4937      	ldr	r1, [pc, #220]	; (80020f0 <HAL_GPIO_Init+0x334>)
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	089b      	lsrs	r3, r3, #2
 8002016:	3302      	adds	r3, #2
 8002018:	693a      	ldr	r2, [r7, #16]
 800201a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800201e:	4b3b      	ldr	r3, [pc, #236]	; (800210c <HAL_GPIO_Init+0x350>)
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	43db      	mvns	r3, r3
 8002028:	693a      	ldr	r2, [r7, #16]
 800202a:	4013      	ands	r3, r2
 800202c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002036:	2b00      	cmp	r3, #0
 8002038:	d003      	beq.n	8002042 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800203a:	693a      	ldr	r2, [r7, #16]
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	4313      	orrs	r3, r2
 8002040:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002042:	4a32      	ldr	r2, [pc, #200]	; (800210c <HAL_GPIO_Init+0x350>)
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002048:	4b30      	ldr	r3, [pc, #192]	; (800210c <HAL_GPIO_Init+0x350>)
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	43db      	mvns	r3, r3
 8002052:	693a      	ldr	r2, [r7, #16]
 8002054:	4013      	ands	r3, r2
 8002056:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002060:	2b00      	cmp	r3, #0
 8002062:	d003      	beq.n	800206c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002064:	693a      	ldr	r2, [r7, #16]
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	4313      	orrs	r3, r2
 800206a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800206c:	4a27      	ldr	r2, [pc, #156]	; (800210c <HAL_GPIO_Init+0x350>)
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002072:	4b26      	ldr	r3, [pc, #152]	; (800210c <HAL_GPIO_Init+0x350>)
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	43db      	mvns	r3, r3
 800207c:	693a      	ldr	r2, [r7, #16]
 800207e:	4013      	ands	r3, r2
 8002080:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d003      	beq.n	8002096 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800208e:	693a      	ldr	r2, [r7, #16]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	4313      	orrs	r3, r2
 8002094:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002096:	4a1d      	ldr	r2, [pc, #116]	; (800210c <HAL_GPIO_Init+0x350>)
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800209c:	4b1b      	ldr	r3, [pc, #108]	; (800210c <HAL_GPIO_Init+0x350>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	43db      	mvns	r3, r3
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	4013      	ands	r3, r2
 80020aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d003      	beq.n	80020c0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80020b8:	693a      	ldr	r2, [r7, #16]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	4313      	orrs	r3, r2
 80020be:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80020c0:	4a12      	ldr	r2, [pc, #72]	; (800210c <HAL_GPIO_Init+0x350>)
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	3301      	adds	r3, #1
 80020ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	fa22 f303 	lsr.w	r3, r2, r3
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	f47f ae78 	bne.w	8001dcc <HAL_GPIO_Init+0x10>
  }
}
 80020dc:	bf00      	nop
 80020de:	bf00      	nop
 80020e0:	371c      	adds	r7, #28
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	40021000 	.word	0x40021000
 80020f0:	40010000 	.word	0x40010000
 80020f4:	48000400 	.word	0x48000400
 80020f8:	48000800 	.word	0x48000800
 80020fc:	48000c00 	.word	0x48000c00
 8002100:	48001000 	.word	0x48001000
 8002104:	48001400 	.word	0x48001400
 8002108:	48001800 	.word	0x48001800
 800210c:	40010400 	.word	0x40010400

08002110 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	460b      	mov	r3, r1
 800211a:	807b      	strh	r3, [r7, #2]
 800211c:	4613      	mov	r3, r2
 800211e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002120:	787b      	ldrb	r3, [r7, #1]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d003      	beq.n	800212e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002126:	887a      	ldrh	r2, [r7, #2]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800212c:	e002      	b.n	8002134 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800212e:	887a      	ldrh	r2, [r7, #2]
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002134:	bf00      	nop
 8002136:	370c      	adds	r7, #12
 8002138:	46bd      	mov	sp, r7
 800213a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213e:	4770      	bx	lr

08002140 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	4603      	mov	r3, r0
 8002148:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800214a:	4b08      	ldr	r3, [pc, #32]	; (800216c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800214c:	695a      	ldr	r2, [r3, #20]
 800214e:	88fb      	ldrh	r3, [r7, #6]
 8002150:	4013      	ands	r3, r2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d006      	beq.n	8002164 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002156:	4a05      	ldr	r2, [pc, #20]	; (800216c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002158:	88fb      	ldrh	r3, [r7, #6]
 800215a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800215c:	88fb      	ldrh	r3, [r7, #6]
 800215e:	4618      	mov	r0, r3
 8002160:	f000 f806 	bl	8002170 <HAL_GPIO_EXTI_Callback>
  }
}
 8002164:	bf00      	nop
 8002166:	3708      	adds	r7, #8
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	40010400 	.word	0x40010400

08002170 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	4603      	mov	r3, r0
 8002178:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800217a:	bf00      	nop
 800217c:	370c      	adds	r7, #12
 800217e:	46bd      	mov	sp, r7
 8002180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002184:	4770      	bx	lr
	...

08002188 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800218c:	4b04      	ldr	r3, [pc, #16]	; (80021a0 <HAL_PWREx_GetVoltageRange+0x18>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002194:	4618      	mov	r0, r3
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	40007000 	.word	0x40007000

080021a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b085      	sub	sp, #20
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021b2:	d130      	bne.n	8002216 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80021b4:	4b23      	ldr	r3, [pc, #140]	; (8002244 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80021bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021c0:	d038      	beq.n	8002234 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021c2:	4b20      	ldr	r3, [pc, #128]	; (8002244 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80021ca:	4a1e      	ldr	r2, [pc, #120]	; (8002244 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021d0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80021d2:	4b1d      	ldr	r3, [pc, #116]	; (8002248 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2232      	movs	r2, #50	; 0x32
 80021d8:	fb02 f303 	mul.w	r3, r2, r3
 80021dc:	4a1b      	ldr	r2, [pc, #108]	; (800224c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80021de:	fba2 2303 	umull	r2, r3, r2, r3
 80021e2:	0c9b      	lsrs	r3, r3, #18
 80021e4:	3301      	adds	r3, #1
 80021e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021e8:	e002      	b.n	80021f0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	3b01      	subs	r3, #1
 80021ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021f0:	4b14      	ldr	r3, [pc, #80]	; (8002244 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80021f2:	695b      	ldr	r3, [r3, #20]
 80021f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021fc:	d102      	bne.n	8002204 <HAL_PWREx_ControlVoltageScaling+0x60>
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d1f2      	bne.n	80021ea <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002204:	4b0f      	ldr	r3, [pc, #60]	; (8002244 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002206:	695b      	ldr	r3, [r3, #20]
 8002208:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800220c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002210:	d110      	bne.n	8002234 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002212:	2303      	movs	r3, #3
 8002214:	e00f      	b.n	8002236 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002216:	4b0b      	ldr	r3, [pc, #44]	; (8002244 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800221e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002222:	d007      	beq.n	8002234 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002224:	4b07      	ldr	r3, [pc, #28]	; (8002244 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800222c:	4a05      	ldr	r2, [pc, #20]	; (8002244 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800222e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002232:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002234:	2300      	movs	r3, #0
}
 8002236:	4618      	mov	r0, r3
 8002238:	3714      	adds	r7, #20
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	40007000 	.word	0x40007000
 8002248:	20000000 	.word	0x20000000
 800224c:	431bde83 	.word	0x431bde83

08002250 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b088      	sub	sp, #32
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d101      	bne.n	8002262 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e3ca      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002262:	4b97      	ldr	r3, [pc, #604]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 8002264:	689b      	ldr	r3, [r3, #8]
 8002266:	f003 030c 	and.w	r3, r3, #12
 800226a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800226c:	4b94      	ldr	r3, [pc, #592]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 800226e:	68db      	ldr	r3, [r3, #12]
 8002270:	f003 0303 	and.w	r3, r3, #3
 8002274:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f003 0310 	and.w	r3, r3, #16
 800227e:	2b00      	cmp	r3, #0
 8002280:	f000 80e4 	beq.w	800244c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d007      	beq.n	800229a <HAL_RCC_OscConfig+0x4a>
 800228a:	69bb      	ldr	r3, [r7, #24]
 800228c:	2b0c      	cmp	r3, #12
 800228e:	f040 808b 	bne.w	80023a8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	2b01      	cmp	r3, #1
 8002296:	f040 8087 	bne.w	80023a8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800229a:	4b89      	ldr	r3, [pc, #548]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 0302 	and.w	r3, r3, #2
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d005      	beq.n	80022b2 <HAL_RCC_OscConfig+0x62>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	699b      	ldr	r3, [r3, #24]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d101      	bne.n	80022b2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80022ae:	2301      	movs	r3, #1
 80022b0:	e3a2      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6a1a      	ldr	r2, [r3, #32]
 80022b6:	4b82      	ldr	r3, [pc, #520]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 0308 	and.w	r3, r3, #8
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d004      	beq.n	80022cc <HAL_RCC_OscConfig+0x7c>
 80022c2:	4b7f      	ldr	r3, [pc, #508]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022ca:	e005      	b.n	80022d8 <HAL_RCC_OscConfig+0x88>
 80022cc:	4b7c      	ldr	r3, [pc, #496]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80022ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022d2:	091b      	lsrs	r3, r3, #4
 80022d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022d8:	4293      	cmp	r3, r2
 80022da:	d223      	bcs.n	8002324 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6a1b      	ldr	r3, [r3, #32]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f000 fd1d 	bl	8002d20 <RCC_SetFlashLatencyFromMSIRange>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e383      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80022f0:	4b73      	ldr	r3, [pc, #460]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a72      	ldr	r2, [pc, #456]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80022f6:	f043 0308 	orr.w	r3, r3, #8
 80022fa:	6013      	str	r3, [r2, #0]
 80022fc:	4b70      	ldr	r3, [pc, #448]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6a1b      	ldr	r3, [r3, #32]
 8002308:	496d      	ldr	r1, [pc, #436]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 800230a:	4313      	orrs	r3, r2
 800230c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800230e:	4b6c      	ldr	r3, [pc, #432]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	69db      	ldr	r3, [r3, #28]
 800231a:	021b      	lsls	r3, r3, #8
 800231c:	4968      	ldr	r1, [pc, #416]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 800231e:	4313      	orrs	r3, r2
 8002320:	604b      	str	r3, [r1, #4]
 8002322:	e025      	b.n	8002370 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002324:	4b66      	ldr	r3, [pc, #408]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4a65      	ldr	r2, [pc, #404]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 800232a:	f043 0308 	orr.w	r3, r3, #8
 800232e:	6013      	str	r3, [r2, #0]
 8002330:	4b63      	ldr	r3, [pc, #396]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a1b      	ldr	r3, [r3, #32]
 800233c:	4960      	ldr	r1, [pc, #384]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 800233e:	4313      	orrs	r3, r2
 8002340:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002342:	4b5f      	ldr	r3, [pc, #380]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69db      	ldr	r3, [r3, #28]
 800234e:	021b      	lsls	r3, r3, #8
 8002350:	495b      	ldr	r1, [pc, #364]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 8002352:	4313      	orrs	r3, r2
 8002354:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002356:	69bb      	ldr	r3, [r7, #24]
 8002358:	2b00      	cmp	r3, #0
 800235a:	d109      	bne.n	8002370 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6a1b      	ldr	r3, [r3, #32]
 8002360:	4618      	mov	r0, r3
 8002362:	f000 fcdd 	bl	8002d20 <RCC_SetFlashLatencyFromMSIRange>
 8002366:	4603      	mov	r3, r0
 8002368:	2b00      	cmp	r3, #0
 800236a:	d001      	beq.n	8002370 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	e343      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002370:	f000 fc4a 	bl	8002c08 <HAL_RCC_GetSysClockFreq>
 8002374:	4602      	mov	r2, r0
 8002376:	4b52      	ldr	r3, [pc, #328]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	091b      	lsrs	r3, r3, #4
 800237c:	f003 030f 	and.w	r3, r3, #15
 8002380:	4950      	ldr	r1, [pc, #320]	; (80024c4 <HAL_RCC_OscConfig+0x274>)
 8002382:	5ccb      	ldrb	r3, [r1, r3]
 8002384:	f003 031f 	and.w	r3, r3, #31
 8002388:	fa22 f303 	lsr.w	r3, r2, r3
 800238c:	4a4e      	ldr	r2, [pc, #312]	; (80024c8 <HAL_RCC_OscConfig+0x278>)
 800238e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002390:	4b4e      	ldr	r3, [pc, #312]	; (80024cc <HAL_RCC_OscConfig+0x27c>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4618      	mov	r0, r3
 8002396:	f7fe fbdb 	bl	8000b50 <HAL_InitTick>
 800239a:	4603      	mov	r3, r0
 800239c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800239e:	7bfb      	ldrb	r3, [r7, #15]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d052      	beq.n	800244a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80023a4:	7bfb      	ldrb	r3, [r7, #15]
 80023a6:	e327      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	699b      	ldr	r3, [r3, #24]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d032      	beq.n	8002416 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80023b0:	4b43      	ldr	r3, [pc, #268]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a42      	ldr	r2, [pc, #264]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80023b6:	f043 0301 	orr.w	r3, r3, #1
 80023ba:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80023bc:	f7fe fc18 	bl	8000bf0 <HAL_GetTick>
 80023c0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023c2:	e008      	b.n	80023d6 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023c4:	f7fe fc14 	bl	8000bf0 <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d901      	bls.n	80023d6 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e310      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023d6:	4b3a      	ldr	r3, [pc, #232]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 0302 	and.w	r3, r3, #2
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d0f0      	beq.n	80023c4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023e2:	4b37      	ldr	r3, [pc, #220]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4a36      	ldr	r2, [pc, #216]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80023e8:	f043 0308 	orr.w	r3, r3, #8
 80023ec:	6013      	str	r3, [r2, #0]
 80023ee:	4b34      	ldr	r3, [pc, #208]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6a1b      	ldr	r3, [r3, #32]
 80023fa:	4931      	ldr	r1, [pc, #196]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80023fc:	4313      	orrs	r3, r2
 80023fe:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002400:	4b2f      	ldr	r3, [pc, #188]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	69db      	ldr	r3, [r3, #28]
 800240c:	021b      	lsls	r3, r3, #8
 800240e:	492c      	ldr	r1, [pc, #176]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 8002410:	4313      	orrs	r3, r2
 8002412:	604b      	str	r3, [r1, #4]
 8002414:	e01a      	b.n	800244c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002416:	4b2a      	ldr	r3, [pc, #168]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a29      	ldr	r2, [pc, #164]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 800241c:	f023 0301 	bic.w	r3, r3, #1
 8002420:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002422:	f7fe fbe5 	bl	8000bf0 <HAL_GetTick>
 8002426:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002428:	e008      	b.n	800243c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800242a:	f7fe fbe1 	bl	8000bf0 <HAL_GetTick>
 800242e:	4602      	mov	r2, r0
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	1ad3      	subs	r3, r2, r3
 8002434:	2b02      	cmp	r3, #2
 8002436:	d901      	bls.n	800243c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002438:	2303      	movs	r3, #3
 800243a:	e2dd      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800243c:	4b20      	ldr	r3, [pc, #128]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0302 	and.w	r3, r3, #2
 8002444:	2b00      	cmp	r3, #0
 8002446:	d1f0      	bne.n	800242a <HAL_RCC_OscConfig+0x1da>
 8002448:	e000      	b.n	800244c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800244a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0301 	and.w	r3, r3, #1
 8002454:	2b00      	cmp	r3, #0
 8002456:	d074      	beq.n	8002542 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	2b08      	cmp	r3, #8
 800245c:	d005      	beq.n	800246a <HAL_RCC_OscConfig+0x21a>
 800245e:	69bb      	ldr	r3, [r7, #24]
 8002460:	2b0c      	cmp	r3, #12
 8002462:	d10e      	bne.n	8002482 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	2b03      	cmp	r3, #3
 8002468:	d10b      	bne.n	8002482 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800246a:	4b15      	ldr	r3, [pc, #84]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d064      	beq.n	8002540 <HAL_RCC_OscConfig+0x2f0>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d160      	bne.n	8002540 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800247e:	2301      	movs	r3, #1
 8002480:	e2ba      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800248a:	d106      	bne.n	800249a <HAL_RCC_OscConfig+0x24a>
 800248c:	4b0c      	ldr	r3, [pc, #48]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a0b      	ldr	r2, [pc, #44]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 8002492:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002496:	6013      	str	r3, [r2, #0]
 8002498:	e026      	b.n	80024e8 <HAL_RCC_OscConfig+0x298>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024a2:	d115      	bne.n	80024d0 <HAL_RCC_OscConfig+0x280>
 80024a4:	4b06      	ldr	r3, [pc, #24]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a05      	ldr	r2, [pc, #20]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80024aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024ae:	6013      	str	r3, [r2, #0]
 80024b0:	4b03      	ldr	r3, [pc, #12]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a02      	ldr	r2, [pc, #8]	; (80024c0 <HAL_RCC_OscConfig+0x270>)
 80024b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024ba:	6013      	str	r3, [r2, #0]
 80024bc:	e014      	b.n	80024e8 <HAL_RCC_OscConfig+0x298>
 80024be:	bf00      	nop
 80024c0:	40021000 	.word	0x40021000
 80024c4:	080037d8 	.word	0x080037d8
 80024c8:	20000000 	.word	0x20000000
 80024cc:	20000004 	.word	0x20000004
 80024d0:	4ba0      	ldr	r3, [pc, #640]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a9f      	ldr	r2, [pc, #636]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 80024d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024da:	6013      	str	r3, [r2, #0]
 80024dc:	4b9d      	ldr	r3, [pc, #628]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a9c      	ldr	r2, [pc, #624]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 80024e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d013      	beq.n	8002518 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f0:	f7fe fb7e 	bl	8000bf0 <HAL_GetTick>
 80024f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024f6:	e008      	b.n	800250a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024f8:	f7fe fb7a 	bl	8000bf0 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b64      	cmp	r3, #100	; 0x64
 8002504:	d901      	bls.n	800250a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e276      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800250a:	4b92      	ldr	r3, [pc, #584]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d0f0      	beq.n	80024f8 <HAL_RCC_OscConfig+0x2a8>
 8002516:	e014      	b.n	8002542 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002518:	f7fe fb6a 	bl	8000bf0 <HAL_GetTick>
 800251c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800251e:	e008      	b.n	8002532 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002520:	f7fe fb66 	bl	8000bf0 <HAL_GetTick>
 8002524:	4602      	mov	r2, r0
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	2b64      	cmp	r3, #100	; 0x64
 800252c:	d901      	bls.n	8002532 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e262      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002532:	4b88      	ldr	r3, [pc, #544]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d1f0      	bne.n	8002520 <HAL_RCC_OscConfig+0x2d0>
 800253e:	e000      	b.n	8002542 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002540:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	2b00      	cmp	r3, #0
 800254c:	d060      	beq.n	8002610 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800254e:	69bb      	ldr	r3, [r7, #24]
 8002550:	2b04      	cmp	r3, #4
 8002552:	d005      	beq.n	8002560 <HAL_RCC_OscConfig+0x310>
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	2b0c      	cmp	r3, #12
 8002558:	d119      	bne.n	800258e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	2b02      	cmp	r3, #2
 800255e:	d116      	bne.n	800258e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002560:	4b7c      	ldr	r3, [pc, #496]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002568:	2b00      	cmp	r3, #0
 800256a:	d005      	beq.n	8002578 <HAL_RCC_OscConfig+0x328>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	68db      	ldr	r3, [r3, #12]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d101      	bne.n	8002578 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e23f      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002578:	4b76      	ldr	r3, [pc, #472]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	691b      	ldr	r3, [r3, #16]
 8002584:	061b      	lsls	r3, r3, #24
 8002586:	4973      	ldr	r1, [pc, #460]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 8002588:	4313      	orrs	r3, r2
 800258a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800258c:	e040      	b.n	8002610 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	68db      	ldr	r3, [r3, #12]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d023      	beq.n	80025de <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002596:	4b6f      	ldr	r3, [pc, #444]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a6e      	ldr	r2, [pc, #440]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 800259c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a2:	f7fe fb25 	bl	8000bf0 <HAL_GetTick>
 80025a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025a8:	e008      	b.n	80025bc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025aa:	f7fe fb21 	bl	8000bf0 <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	693b      	ldr	r3, [r7, #16]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	d901      	bls.n	80025bc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80025b8:	2303      	movs	r3, #3
 80025ba:	e21d      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80025bc:	4b65      	ldr	r3, [pc, #404]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d0f0      	beq.n	80025aa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025c8:	4b62      	ldr	r3, [pc, #392]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	691b      	ldr	r3, [r3, #16]
 80025d4:	061b      	lsls	r3, r3, #24
 80025d6:	495f      	ldr	r1, [pc, #380]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 80025d8:	4313      	orrs	r3, r2
 80025da:	604b      	str	r3, [r1, #4]
 80025dc:	e018      	b.n	8002610 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025de:	4b5d      	ldr	r3, [pc, #372]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4a5c      	ldr	r2, [pc, #368]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 80025e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80025e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ea:	f7fe fb01 	bl	8000bf0 <HAL_GetTick>
 80025ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80025f0:	e008      	b.n	8002604 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80025f2:	f7fe fafd 	bl	8000bf0 <HAL_GetTick>
 80025f6:	4602      	mov	r2, r0
 80025f8:	693b      	ldr	r3, [r7, #16]
 80025fa:	1ad3      	subs	r3, r2, r3
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d901      	bls.n	8002604 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002600:	2303      	movs	r3, #3
 8002602:	e1f9      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002604:	4b53      	ldr	r3, [pc, #332]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800260c:	2b00      	cmp	r3, #0
 800260e:	d1f0      	bne.n	80025f2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0308 	and.w	r3, r3, #8
 8002618:	2b00      	cmp	r3, #0
 800261a:	d03c      	beq.n	8002696 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	695b      	ldr	r3, [r3, #20]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d01c      	beq.n	800265e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002624:	4b4b      	ldr	r3, [pc, #300]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 8002626:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800262a:	4a4a      	ldr	r2, [pc, #296]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 800262c:	f043 0301 	orr.w	r3, r3, #1
 8002630:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002634:	f7fe fadc 	bl	8000bf0 <HAL_GetTick>
 8002638:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800263a:	e008      	b.n	800264e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800263c:	f7fe fad8 	bl	8000bf0 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	2b02      	cmp	r3, #2
 8002648:	d901      	bls.n	800264e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e1d4      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800264e:	4b41      	ldr	r3, [pc, #260]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 8002650:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d0ef      	beq.n	800263c <HAL_RCC_OscConfig+0x3ec>
 800265c:	e01b      	b.n	8002696 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800265e:	4b3d      	ldr	r3, [pc, #244]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 8002660:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002664:	4a3b      	ldr	r2, [pc, #236]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 8002666:	f023 0301 	bic.w	r3, r3, #1
 800266a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800266e:	f7fe fabf 	bl	8000bf0 <HAL_GetTick>
 8002672:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002674:	e008      	b.n	8002688 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002676:	f7fe fabb 	bl	8000bf0 <HAL_GetTick>
 800267a:	4602      	mov	r2, r0
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b02      	cmp	r3, #2
 8002682:	d901      	bls.n	8002688 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	e1b7      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002688:	4b32      	ldr	r3, [pc, #200]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 800268a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800268e:	f003 0302 	and.w	r3, r3, #2
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1ef      	bne.n	8002676 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0304 	and.w	r3, r3, #4
 800269e:	2b00      	cmp	r3, #0
 80026a0:	f000 80a6 	beq.w	80027f0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026a4:	2300      	movs	r3, #0
 80026a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80026a8:	4b2a      	ldr	r3, [pc, #168]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 80026aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d10d      	bne.n	80026d0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026b4:	4b27      	ldr	r3, [pc, #156]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 80026b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026b8:	4a26      	ldr	r2, [pc, #152]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 80026ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026be:	6593      	str	r3, [r2, #88]	; 0x58
 80026c0:	4b24      	ldr	r3, [pc, #144]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 80026c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026c8:	60bb      	str	r3, [r7, #8]
 80026ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026cc:	2301      	movs	r3, #1
 80026ce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026d0:	4b21      	ldr	r3, [pc, #132]	; (8002758 <HAL_RCC_OscConfig+0x508>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d118      	bne.n	800270e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80026dc:	4b1e      	ldr	r3, [pc, #120]	; (8002758 <HAL_RCC_OscConfig+0x508>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4a1d      	ldr	r2, [pc, #116]	; (8002758 <HAL_RCC_OscConfig+0x508>)
 80026e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026e8:	f7fe fa82 	bl	8000bf0 <HAL_GetTick>
 80026ec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80026ee:	e008      	b.n	8002702 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80026f0:	f7fe fa7e 	bl	8000bf0 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d901      	bls.n	8002702 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e17a      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002702:	4b15      	ldr	r3, [pc, #84]	; (8002758 <HAL_RCC_OscConfig+0x508>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800270a:	2b00      	cmp	r3, #0
 800270c:	d0f0      	beq.n	80026f0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	2b01      	cmp	r3, #1
 8002714:	d108      	bne.n	8002728 <HAL_RCC_OscConfig+0x4d8>
 8002716:	4b0f      	ldr	r3, [pc, #60]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 8002718:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800271c:	4a0d      	ldr	r2, [pc, #52]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 800271e:	f043 0301 	orr.w	r3, r3, #1
 8002722:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002726:	e029      	b.n	800277c <HAL_RCC_OscConfig+0x52c>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	689b      	ldr	r3, [r3, #8]
 800272c:	2b05      	cmp	r3, #5
 800272e:	d115      	bne.n	800275c <HAL_RCC_OscConfig+0x50c>
 8002730:	4b08      	ldr	r3, [pc, #32]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 8002732:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002736:	4a07      	ldr	r2, [pc, #28]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 8002738:	f043 0304 	orr.w	r3, r3, #4
 800273c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002740:	4b04      	ldr	r3, [pc, #16]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 8002742:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002746:	4a03      	ldr	r2, [pc, #12]	; (8002754 <HAL_RCC_OscConfig+0x504>)
 8002748:	f043 0301 	orr.w	r3, r3, #1
 800274c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002750:	e014      	b.n	800277c <HAL_RCC_OscConfig+0x52c>
 8002752:	bf00      	nop
 8002754:	40021000 	.word	0x40021000
 8002758:	40007000 	.word	0x40007000
 800275c:	4b9c      	ldr	r3, [pc, #624]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 800275e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002762:	4a9b      	ldr	r2, [pc, #620]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 8002764:	f023 0301 	bic.w	r3, r3, #1
 8002768:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800276c:	4b98      	ldr	r3, [pc, #608]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 800276e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002772:	4a97      	ldr	r2, [pc, #604]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 8002774:	f023 0304 	bic.w	r3, r3, #4
 8002778:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d016      	beq.n	80027b2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002784:	f7fe fa34 	bl	8000bf0 <HAL_GetTick>
 8002788:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800278a:	e00a      	b.n	80027a2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800278c:	f7fe fa30 	bl	8000bf0 <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	f241 3288 	movw	r2, #5000	; 0x1388
 800279a:	4293      	cmp	r3, r2
 800279c:	d901      	bls.n	80027a2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800279e:	2303      	movs	r3, #3
 80027a0:	e12a      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027a2:	4b8b      	ldr	r3, [pc, #556]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 80027a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027a8:	f003 0302 	and.w	r3, r3, #2
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d0ed      	beq.n	800278c <HAL_RCC_OscConfig+0x53c>
 80027b0:	e015      	b.n	80027de <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027b2:	f7fe fa1d 	bl	8000bf0 <HAL_GetTick>
 80027b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027b8:	e00a      	b.n	80027d0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027ba:	f7fe fa19 	bl	8000bf0 <HAL_GetTick>
 80027be:	4602      	mov	r2, r0
 80027c0:	693b      	ldr	r3, [r7, #16]
 80027c2:	1ad3      	subs	r3, r2, r3
 80027c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80027c8:	4293      	cmp	r3, r2
 80027ca:	d901      	bls.n	80027d0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80027cc:	2303      	movs	r3, #3
 80027ce:	e113      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027d0:	4b7f      	ldr	r3, [pc, #508]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 80027d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80027d6:	f003 0302 	and.w	r3, r3, #2
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d1ed      	bne.n	80027ba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80027de:	7ffb      	ldrb	r3, [r7, #31]
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d105      	bne.n	80027f0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027e4:	4b7a      	ldr	r3, [pc, #488]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 80027e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027e8:	4a79      	ldr	r2, [pc, #484]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 80027ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027ee:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	f000 80fe 	beq.w	80029f6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027fe:	2b02      	cmp	r3, #2
 8002800:	f040 80d0 	bne.w	80029a4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002804:	4b72      	ldr	r3, [pc, #456]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	f003 0203 	and.w	r2, r3, #3
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002814:	429a      	cmp	r2, r3
 8002816:	d130      	bne.n	800287a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002822:	3b01      	subs	r3, #1
 8002824:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002826:	429a      	cmp	r2, r3
 8002828:	d127      	bne.n	800287a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002834:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002836:	429a      	cmp	r2, r3
 8002838:	d11f      	bne.n	800287a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002840:	687a      	ldr	r2, [r7, #4]
 8002842:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002844:	2a07      	cmp	r2, #7
 8002846:	bf14      	ite	ne
 8002848:	2201      	movne	r2, #1
 800284a:	2200      	moveq	r2, #0
 800284c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800284e:	4293      	cmp	r3, r2
 8002850:	d113      	bne.n	800287a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800285c:	085b      	lsrs	r3, r3, #1
 800285e:	3b01      	subs	r3, #1
 8002860:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002862:	429a      	cmp	r2, r3
 8002864:	d109      	bne.n	800287a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002866:	697b      	ldr	r3, [r7, #20]
 8002868:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002870:	085b      	lsrs	r3, r3, #1
 8002872:	3b01      	subs	r3, #1
 8002874:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002876:	429a      	cmp	r2, r3
 8002878:	d06e      	beq.n	8002958 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	2b0c      	cmp	r3, #12
 800287e:	d069      	beq.n	8002954 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002880:	4b53      	ldr	r3, [pc, #332]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002888:	2b00      	cmp	r3, #0
 800288a:	d105      	bne.n	8002898 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800288c:	4b50      	ldr	r3, [pc, #320]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e0ad      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800289c:	4b4c      	ldr	r3, [pc, #304]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a4b      	ldr	r2, [pc, #300]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 80028a2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80028a6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80028a8:	f7fe f9a2 	bl	8000bf0 <HAL_GetTick>
 80028ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028ae:	e008      	b.n	80028c2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028b0:	f7fe f99e 	bl	8000bf0 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d901      	bls.n	80028c2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e09a      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028c2:	4b43      	ldr	r3, [pc, #268]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d1f0      	bne.n	80028b0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028ce:	4b40      	ldr	r3, [pc, #256]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 80028d0:	68da      	ldr	r2, [r3, #12]
 80028d2:	4b40      	ldr	r3, [pc, #256]	; (80029d4 <HAL_RCC_OscConfig+0x784>)
 80028d4:	4013      	ands	r3, r2
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80028da:	687a      	ldr	r2, [r7, #4]
 80028dc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80028de:	3a01      	subs	r2, #1
 80028e0:	0112      	lsls	r2, r2, #4
 80028e2:	4311      	orrs	r1, r2
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80028e8:	0212      	lsls	r2, r2, #8
 80028ea:	4311      	orrs	r1, r2
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80028f0:	0852      	lsrs	r2, r2, #1
 80028f2:	3a01      	subs	r2, #1
 80028f4:	0552      	lsls	r2, r2, #21
 80028f6:	4311      	orrs	r1, r2
 80028f8:	687a      	ldr	r2, [r7, #4]
 80028fa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80028fc:	0852      	lsrs	r2, r2, #1
 80028fe:	3a01      	subs	r2, #1
 8002900:	0652      	lsls	r2, r2, #25
 8002902:	4311      	orrs	r1, r2
 8002904:	687a      	ldr	r2, [r7, #4]
 8002906:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002908:	0912      	lsrs	r2, r2, #4
 800290a:	0452      	lsls	r2, r2, #17
 800290c:	430a      	orrs	r2, r1
 800290e:	4930      	ldr	r1, [pc, #192]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 8002910:	4313      	orrs	r3, r2
 8002912:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002914:	4b2e      	ldr	r3, [pc, #184]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a2d      	ldr	r2, [pc, #180]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 800291a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800291e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002920:	4b2b      	ldr	r3, [pc, #172]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	4a2a      	ldr	r2, [pc, #168]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 8002926:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800292a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800292c:	f7fe f960 	bl	8000bf0 <HAL_GetTick>
 8002930:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002932:	e008      	b.n	8002946 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002934:	f7fe f95c 	bl	8000bf0 <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	2b02      	cmp	r3, #2
 8002940:	d901      	bls.n	8002946 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002942:	2303      	movs	r3, #3
 8002944:	e058      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002946:	4b22      	ldr	r3, [pc, #136]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d0f0      	beq.n	8002934 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002952:	e050      	b.n	80029f6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e04f      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002958:	4b1d      	ldr	r3, [pc, #116]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d148      	bne.n	80029f6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002964:	4b1a      	ldr	r3, [pc, #104]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a19      	ldr	r2, [pc, #100]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 800296a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800296e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002970:	4b17      	ldr	r3, [pc, #92]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	4a16      	ldr	r2, [pc, #88]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 8002976:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800297a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800297c:	f7fe f938 	bl	8000bf0 <HAL_GetTick>
 8002980:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002982:	e008      	b.n	8002996 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002984:	f7fe f934 	bl	8000bf0 <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	2b02      	cmp	r3, #2
 8002990:	d901      	bls.n	8002996 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e030      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002996:	4b0e      	ldr	r3, [pc, #56]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d0f0      	beq.n	8002984 <HAL_RCC_OscConfig+0x734>
 80029a2:	e028      	b.n	80029f6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	2b0c      	cmp	r3, #12
 80029a8:	d023      	beq.n	80029f2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029aa:	4b09      	ldr	r3, [pc, #36]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4a08      	ldr	r2, [pc, #32]	; (80029d0 <HAL_RCC_OscConfig+0x780>)
 80029b0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b6:	f7fe f91b 	bl	8000bf0 <HAL_GetTick>
 80029ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029bc:	e00c      	b.n	80029d8 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029be:	f7fe f917 	bl	8000bf0 <HAL_GetTick>
 80029c2:	4602      	mov	r2, r0
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	1ad3      	subs	r3, r2, r3
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d905      	bls.n	80029d8 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80029cc:	2303      	movs	r3, #3
 80029ce:	e013      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
 80029d0:	40021000 	.word	0x40021000
 80029d4:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029d8:	4b09      	ldr	r3, [pc, #36]	; (8002a00 <HAL_RCC_OscConfig+0x7b0>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d1ec      	bne.n	80029be <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80029e4:	4b06      	ldr	r3, [pc, #24]	; (8002a00 <HAL_RCC_OscConfig+0x7b0>)
 80029e6:	68da      	ldr	r2, [r3, #12]
 80029e8:	4905      	ldr	r1, [pc, #20]	; (8002a00 <HAL_RCC_OscConfig+0x7b0>)
 80029ea:	4b06      	ldr	r3, [pc, #24]	; (8002a04 <HAL_RCC_OscConfig+0x7b4>)
 80029ec:	4013      	ands	r3, r2
 80029ee:	60cb      	str	r3, [r1, #12]
 80029f0:	e001      	b.n	80029f6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e000      	b.n	80029f8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80029f6:	2300      	movs	r3, #0
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	3720      	adds	r7, #32
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	40021000 	.word	0x40021000
 8002a04:	feeefffc 	.word	0xfeeefffc

08002a08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d101      	bne.n	8002a1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e0e7      	b.n	8002bec <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a1c:	4b75      	ldr	r3, [pc, #468]	; (8002bf4 <HAL_RCC_ClockConfig+0x1ec>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0307 	and.w	r3, r3, #7
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d910      	bls.n	8002a4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a2a:	4b72      	ldr	r3, [pc, #456]	; (8002bf4 <HAL_RCC_ClockConfig+0x1ec>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f023 0207 	bic.w	r2, r3, #7
 8002a32:	4970      	ldr	r1, [pc, #448]	; (8002bf4 <HAL_RCC_ClockConfig+0x1ec>)
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a3a:	4b6e      	ldr	r3, [pc, #440]	; (8002bf4 <HAL_RCC_ClockConfig+0x1ec>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0307 	and.w	r3, r3, #7
 8002a42:	683a      	ldr	r2, [r7, #0]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d001      	beq.n	8002a4c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e0cf      	b.n	8002bec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0302 	and.w	r3, r3, #2
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d010      	beq.n	8002a7a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	689a      	ldr	r2, [r3, #8]
 8002a5c:	4b66      	ldr	r3, [pc, #408]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d908      	bls.n	8002a7a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a68:	4b63      	ldr	r3, [pc, #396]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	4960      	ldr	r1, [pc, #384]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002a76:	4313      	orrs	r3, r2
 8002a78:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0301 	and.w	r3, r3, #1
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d04c      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	2b03      	cmp	r3, #3
 8002a8c:	d107      	bne.n	8002a9e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a8e:	4b5a      	ldr	r3, [pc, #360]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d121      	bne.n	8002ade <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e0a6      	b.n	8002bec <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	2b02      	cmp	r3, #2
 8002aa4:	d107      	bne.n	8002ab6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002aa6:	4b54      	ldr	r3, [pc, #336]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d115      	bne.n	8002ade <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e09a      	b.n	8002bec <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d107      	bne.n	8002ace <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002abe:	4b4e      	ldr	r3, [pc, #312]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d109      	bne.n	8002ade <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e08e      	b.n	8002bec <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ace:	4b4a      	ldr	r3, [pc, #296]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e086      	b.n	8002bec <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ade:	4b46      	ldr	r3, [pc, #280]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	f023 0203 	bic.w	r2, r3, #3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	4943      	ldr	r1, [pc, #268]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002aec:	4313      	orrs	r3, r2
 8002aee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002af0:	f7fe f87e 	bl	8000bf0 <HAL_GetTick>
 8002af4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002af6:	e00a      	b.n	8002b0e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002af8:	f7fe f87a 	bl	8000bf0 <HAL_GetTick>
 8002afc:	4602      	mov	r2, r0
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e06e      	b.n	8002bec <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b0e:	4b3a      	ldr	r3, [pc, #232]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b10:	689b      	ldr	r3, [r3, #8]
 8002b12:	f003 020c 	and.w	r2, r3, #12
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d1eb      	bne.n	8002af8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 0302 	and.w	r3, r3, #2
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d010      	beq.n	8002b4e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	689a      	ldr	r2, [r3, #8]
 8002b30:	4b31      	ldr	r3, [pc, #196]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d208      	bcs.n	8002b4e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b3c:	4b2e      	ldr	r3, [pc, #184]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	492b      	ldr	r1, [pc, #172]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b4e:	4b29      	ldr	r3, [pc, #164]	; (8002bf4 <HAL_RCC_ClockConfig+0x1ec>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0307 	and.w	r3, r3, #7
 8002b56:	683a      	ldr	r2, [r7, #0]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d210      	bcs.n	8002b7e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b5c:	4b25      	ldr	r3, [pc, #148]	; (8002bf4 <HAL_RCC_ClockConfig+0x1ec>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f023 0207 	bic.w	r2, r3, #7
 8002b64:	4923      	ldr	r1, [pc, #140]	; (8002bf4 <HAL_RCC_ClockConfig+0x1ec>)
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b6c:	4b21      	ldr	r3, [pc, #132]	; (8002bf4 <HAL_RCC_ClockConfig+0x1ec>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0307 	and.w	r3, r3, #7
 8002b74:	683a      	ldr	r2, [r7, #0]
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d001      	beq.n	8002b7e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e036      	b.n	8002bec <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0304 	and.w	r3, r3, #4
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d008      	beq.n	8002b9c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b8a:	4b1b      	ldr	r3, [pc, #108]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	4918      	ldr	r1, [pc, #96]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0308 	and.w	r3, r3, #8
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d009      	beq.n	8002bbc <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ba8:	4b13      	ldr	r3, [pc, #76]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	00db      	lsls	r3, r3, #3
 8002bb6:	4910      	ldr	r1, [pc, #64]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002bbc:	f000 f824 	bl	8002c08 <HAL_RCC_GetSysClockFreq>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	4b0d      	ldr	r3, [pc, #52]	; (8002bf8 <HAL_RCC_ClockConfig+0x1f0>)
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	091b      	lsrs	r3, r3, #4
 8002bc8:	f003 030f 	and.w	r3, r3, #15
 8002bcc:	490b      	ldr	r1, [pc, #44]	; (8002bfc <HAL_RCC_ClockConfig+0x1f4>)
 8002bce:	5ccb      	ldrb	r3, [r1, r3]
 8002bd0:	f003 031f 	and.w	r3, r3, #31
 8002bd4:	fa22 f303 	lsr.w	r3, r2, r3
 8002bd8:	4a09      	ldr	r2, [pc, #36]	; (8002c00 <HAL_RCC_ClockConfig+0x1f8>)
 8002bda:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002bdc:	4b09      	ldr	r3, [pc, #36]	; (8002c04 <HAL_RCC_ClockConfig+0x1fc>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7fd ffb5 	bl	8000b50 <HAL_InitTick>
 8002be6:	4603      	mov	r3, r0
 8002be8:	72fb      	strb	r3, [r7, #11]

  return status;
 8002bea:	7afb      	ldrb	r3, [r7, #11]
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	3710      	adds	r7, #16
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	bd80      	pop	{r7, pc}
 8002bf4:	40022000 	.word	0x40022000
 8002bf8:	40021000 	.word	0x40021000
 8002bfc:	080037d8 	.word	0x080037d8
 8002c00:	20000000 	.word	0x20000000
 8002c04:	20000004 	.word	0x20000004

08002c08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b089      	sub	sp, #36	; 0x24
 8002c0c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	61fb      	str	r3, [r7, #28]
 8002c12:	2300      	movs	r3, #0
 8002c14:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c16:	4b3e      	ldr	r3, [pc, #248]	; (8002d10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f003 030c 	and.w	r3, r3, #12
 8002c1e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c20:	4b3b      	ldr	r3, [pc, #236]	; (8002d10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	f003 0303 	and.w	r3, r3, #3
 8002c28:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d005      	beq.n	8002c3c <HAL_RCC_GetSysClockFreq+0x34>
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	2b0c      	cmp	r3, #12
 8002c34:	d121      	bne.n	8002c7a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d11e      	bne.n	8002c7a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002c3c:	4b34      	ldr	r3, [pc, #208]	; (8002d10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0308 	and.w	r3, r3, #8
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d107      	bne.n	8002c58 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002c48:	4b31      	ldr	r3, [pc, #196]	; (8002d10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c4e:	0a1b      	lsrs	r3, r3, #8
 8002c50:	f003 030f 	and.w	r3, r3, #15
 8002c54:	61fb      	str	r3, [r7, #28]
 8002c56:	e005      	b.n	8002c64 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002c58:	4b2d      	ldr	r3, [pc, #180]	; (8002d10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	091b      	lsrs	r3, r3, #4
 8002c5e:	f003 030f 	and.w	r3, r3, #15
 8002c62:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002c64:	4a2b      	ldr	r2, [pc, #172]	; (8002d14 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002c66:	69fb      	ldr	r3, [r7, #28]
 8002c68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c6c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c6e:	693b      	ldr	r3, [r7, #16]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d10d      	bne.n	8002c90 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c78:	e00a      	b.n	8002c90 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	2b04      	cmp	r3, #4
 8002c7e:	d102      	bne.n	8002c86 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002c80:	4b25      	ldr	r3, [pc, #148]	; (8002d18 <HAL_RCC_GetSysClockFreq+0x110>)
 8002c82:	61bb      	str	r3, [r7, #24]
 8002c84:	e004      	b.n	8002c90 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	2b08      	cmp	r3, #8
 8002c8a:	d101      	bne.n	8002c90 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002c8c:	4b23      	ldr	r3, [pc, #140]	; (8002d1c <HAL_RCC_GetSysClockFreq+0x114>)
 8002c8e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	2b0c      	cmp	r3, #12
 8002c94:	d134      	bne.n	8002d00 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002c96:	4b1e      	ldr	r3, [pc, #120]	; (8002d10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	f003 0303 	and.w	r3, r3, #3
 8002c9e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	2b02      	cmp	r3, #2
 8002ca4:	d003      	beq.n	8002cae <HAL_RCC_GetSysClockFreq+0xa6>
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	2b03      	cmp	r3, #3
 8002caa:	d003      	beq.n	8002cb4 <HAL_RCC_GetSysClockFreq+0xac>
 8002cac:	e005      	b.n	8002cba <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002cae:	4b1a      	ldr	r3, [pc, #104]	; (8002d18 <HAL_RCC_GetSysClockFreq+0x110>)
 8002cb0:	617b      	str	r3, [r7, #20]
      break;
 8002cb2:	e005      	b.n	8002cc0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002cb4:	4b19      	ldr	r3, [pc, #100]	; (8002d1c <HAL_RCC_GetSysClockFreq+0x114>)
 8002cb6:	617b      	str	r3, [r7, #20]
      break;
 8002cb8:	e002      	b.n	8002cc0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002cba:	69fb      	ldr	r3, [r7, #28]
 8002cbc:	617b      	str	r3, [r7, #20]
      break;
 8002cbe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002cc0:	4b13      	ldr	r3, [pc, #76]	; (8002d10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cc2:	68db      	ldr	r3, [r3, #12]
 8002cc4:	091b      	lsrs	r3, r3, #4
 8002cc6:	f003 0307 	and.w	r3, r3, #7
 8002cca:	3301      	adds	r3, #1
 8002ccc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002cce:	4b10      	ldr	r3, [pc, #64]	; (8002d10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	0a1b      	lsrs	r3, r3, #8
 8002cd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002cd8:	697a      	ldr	r2, [r7, #20]
 8002cda:	fb03 f202 	mul.w	r2, r3, r2
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ce4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002ce6:	4b0a      	ldr	r3, [pc, #40]	; (8002d10 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	0e5b      	lsrs	r3, r3, #25
 8002cec:	f003 0303 	and.w	r3, r3, #3
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	005b      	lsls	r3, r3, #1
 8002cf4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002cf6:	697a      	ldr	r2, [r7, #20]
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cfe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002d00:	69bb      	ldr	r3, [r7, #24]
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3724      	adds	r7, #36	; 0x24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	40021000 	.word	0x40021000
 8002d14:	080037e8 	.word	0x080037e8
 8002d18:	00f42400 	.word	0x00f42400
 8002d1c:	007a1200 	.word	0x007a1200

08002d20 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b086      	sub	sp, #24
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002d28:	2300      	movs	r3, #0
 8002d2a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002d2c:	4b2a      	ldr	r3, [pc, #168]	; (8002dd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d003      	beq.n	8002d40 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002d38:	f7ff fa26 	bl	8002188 <HAL_PWREx_GetVoltageRange>
 8002d3c:	6178      	str	r0, [r7, #20]
 8002d3e:	e014      	b.n	8002d6a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002d40:	4b25      	ldr	r3, [pc, #148]	; (8002dd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d44:	4a24      	ldr	r2, [pc, #144]	; (8002dd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d4a:	6593      	str	r3, [r2, #88]	; 0x58
 8002d4c:	4b22      	ldr	r3, [pc, #136]	; (8002dd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d54:	60fb      	str	r3, [r7, #12]
 8002d56:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002d58:	f7ff fa16 	bl	8002188 <HAL_PWREx_GetVoltageRange>
 8002d5c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002d5e:	4b1e      	ldr	r3, [pc, #120]	; (8002dd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d62:	4a1d      	ldr	r2, [pc, #116]	; (8002dd8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002d64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d68:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d70:	d10b      	bne.n	8002d8a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2b80      	cmp	r3, #128	; 0x80
 8002d76:	d919      	bls.n	8002dac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2ba0      	cmp	r3, #160	; 0xa0
 8002d7c:	d902      	bls.n	8002d84 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d7e:	2302      	movs	r3, #2
 8002d80:	613b      	str	r3, [r7, #16]
 8002d82:	e013      	b.n	8002dac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002d84:	2301      	movs	r3, #1
 8002d86:	613b      	str	r3, [r7, #16]
 8002d88:	e010      	b.n	8002dac <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2b80      	cmp	r3, #128	; 0x80
 8002d8e:	d902      	bls.n	8002d96 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002d90:	2303      	movs	r3, #3
 8002d92:	613b      	str	r3, [r7, #16]
 8002d94:	e00a      	b.n	8002dac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2b80      	cmp	r3, #128	; 0x80
 8002d9a:	d102      	bne.n	8002da2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002d9c:	2302      	movs	r3, #2
 8002d9e:	613b      	str	r3, [r7, #16]
 8002da0:	e004      	b.n	8002dac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2b70      	cmp	r3, #112	; 0x70
 8002da6:	d101      	bne.n	8002dac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002da8:	2301      	movs	r3, #1
 8002daa:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002dac:	4b0b      	ldr	r3, [pc, #44]	; (8002ddc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f023 0207 	bic.w	r2, r3, #7
 8002db4:	4909      	ldr	r1, [pc, #36]	; (8002ddc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002dbc:	4b07      	ldr	r3, [pc, #28]	; (8002ddc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 0307 	and.w	r3, r3, #7
 8002dc4:	693a      	ldr	r2, [r7, #16]
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d001      	beq.n	8002dce <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e000      	b.n	8002dd0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3718      	adds	r7, #24
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	40022000 	.word	0x40022000

08002de0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b086      	sub	sp, #24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002de8:	2300      	movs	r3, #0
 8002dea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002dec:	2300      	movs	r3, #0
 8002dee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d041      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e00:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002e04:	d02a      	beq.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002e06:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8002e0a:	d824      	bhi.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002e0c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002e10:	d008      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002e12:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8002e16:	d81e      	bhi.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d00a      	beq.n	8002e32 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002e1c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002e20:	d010      	beq.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002e22:	e018      	b.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002e24:	4b86      	ldr	r3, [pc, #536]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e26:	68db      	ldr	r3, [r3, #12]
 8002e28:	4a85      	ldr	r2, [pc, #532]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e2e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e30:	e015      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	3304      	adds	r3, #4
 8002e36:	2100      	movs	r1, #0
 8002e38:	4618      	mov	r0, r3
 8002e3a:	f000 fabb 	bl	80033b4 <RCCEx_PLLSAI1_Config>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e42:	e00c      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	3320      	adds	r3, #32
 8002e48:	2100      	movs	r1, #0
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f000 fba6 	bl	800359c <RCCEx_PLLSAI2_Config>
 8002e50:	4603      	mov	r3, r0
 8002e52:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002e54:	e003      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	74fb      	strb	r3, [r7, #19]
      break;
 8002e5a:	e000      	b.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8002e5c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002e5e:	7cfb      	ldrb	r3, [r7, #19]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d10b      	bne.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e64:	4b76      	ldr	r3, [pc, #472]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e6a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002e72:	4973      	ldr	r1, [pc, #460]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002e74:	4313      	orrs	r3, r2
 8002e76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002e7a:	e001      	b.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e7c:	7cfb      	ldrb	r3, [r7, #19]
 8002e7e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d041      	beq.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002e90:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002e94:	d02a      	beq.n	8002eec <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8002e96:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8002e9a:	d824      	bhi.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002e9c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002ea0:	d008      	beq.n	8002eb4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002ea2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002ea6:	d81e      	bhi.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d00a      	beq.n	8002ec2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8002eac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002eb0:	d010      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002eb2:	e018      	b.n	8002ee6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002eb4:	4b62      	ldr	r3, [pc, #392]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	4a61      	ldr	r2, [pc, #388]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002eba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ebe:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ec0:	e015      	b.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	3304      	adds	r3, #4
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f000 fa73 	bl	80033b4 <RCCEx_PLLSAI1_Config>
 8002ece:	4603      	mov	r3, r0
 8002ed0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ed2:	e00c      	b.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	3320      	adds	r3, #32
 8002ed8:	2100      	movs	r1, #0
 8002eda:	4618      	mov	r0, r3
 8002edc:	f000 fb5e 	bl	800359c <RCCEx_PLLSAI2_Config>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002ee4:	e003      	b.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	74fb      	strb	r3, [r7, #19]
      break;
 8002eea:	e000      	b.n	8002eee <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002eec:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002eee:	7cfb      	ldrb	r3, [r7, #19]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d10b      	bne.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002ef4:	4b52      	ldr	r3, [pc, #328]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002efa:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002f02:	494f      	ldr	r1, [pc, #316]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f04:	4313      	orrs	r3, r2
 8002f06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8002f0a:	e001      	b.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f0c:	7cfb      	ldrb	r3, [r7, #19]
 8002f0e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	f000 80a0 	beq.w	800305e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f22:	4b47      	ldr	r3, [pc, #284]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d101      	bne.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e000      	b.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8002f32:	2300      	movs	r3, #0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d00d      	beq.n	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f38:	4b41      	ldr	r3, [pc, #260]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f3c:	4a40      	ldr	r2, [pc, #256]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f42:	6593      	str	r3, [r2, #88]	; 0x58
 8002f44:	4b3e      	ldr	r3, [pc, #248]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f4c:	60bb      	str	r3, [r7, #8]
 8002f4e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f50:	2301      	movs	r3, #1
 8002f52:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f54:	4b3b      	ldr	r3, [pc, #236]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a3a      	ldr	r2, [pc, #232]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f5e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f60:	f7fd fe46 	bl	8000bf0 <HAL_GetTick>
 8002f64:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f66:	e009      	b.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f68:	f7fd fe42 	bl	8000bf0 <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d902      	bls.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	74fb      	strb	r3, [r7, #19]
        break;
 8002f7a:	e005      	b.n	8002f88 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f7c:	4b31      	ldr	r3, [pc, #196]	; (8003044 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d0ef      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8002f88:	7cfb      	ldrb	r3, [r7, #19]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d15c      	bne.n	8003048 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f8e:	4b2c      	ldr	r3, [pc, #176]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002f90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f98:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002f9a:	697b      	ldr	r3, [r7, #20]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d01f      	beq.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002fa6:	697a      	ldr	r2, [r7, #20]
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d019      	beq.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002fac:	4b24      	ldr	r3, [pc, #144]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fb6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002fb8:	4b21      	ldr	r3, [pc, #132]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fbe:	4a20      	ldr	r2, [pc, #128]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002fc8:	4b1d      	ldr	r3, [pc, #116]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fce:	4a1c      	ldr	r2, [pc, #112]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fd4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002fd8:	4a19      	ldr	r2, [pc, #100]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	f003 0301 	and.w	r3, r3, #1
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d016      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fea:	f7fd fe01 	bl	8000bf0 <HAL_GetTick>
 8002fee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ff0:	e00b      	b.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ff2:	f7fd fdfd 	bl	8000bf0 <HAL_GetTick>
 8002ff6:	4602      	mov	r2, r0
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003000:	4293      	cmp	r3, r2
 8003002:	d902      	bls.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	74fb      	strb	r3, [r7, #19]
            break;
 8003008:	e006      	b.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800300a:	4b0d      	ldr	r3, [pc, #52]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800300c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003010:	f003 0302 	and.w	r3, r3, #2
 8003014:	2b00      	cmp	r3, #0
 8003016:	d0ec      	beq.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003018:	7cfb      	ldrb	r3, [r7, #19]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d10c      	bne.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800301e:	4b08      	ldr	r3, [pc, #32]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003020:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003024:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800302e:	4904      	ldr	r1, [pc, #16]	; (8003040 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003030:	4313      	orrs	r3, r2
 8003032:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003036:	e009      	b.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003038:	7cfb      	ldrb	r3, [r7, #19]
 800303a:	74bb      	strb	r3, [r7, #18]
 800303c:	e006      	b.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800303e:	bf00      	nop
 8003040:	40021000 	.word	0x40021000
 8003044:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003048:	7cfb      	ldrb	r3, [r7, #19]
 800304a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800304c:	7c7b      	ldrb	r3, [r7, #17]
 800304e:	2b01      	cmp	r3, #1
 8003050:	d105      	bne.n	800305e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003052:	4b9e      	ldr	r3, [pc, #632]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003054:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003056:	4a9d      	ldr	r2, [pc, #628]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003058:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800305c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0301 	and.w	r3, r3, #1
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00a      	beq.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800306a:	4b98      	ldr	r3, [pc, #608]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800306c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003070:	f023 0203 	bic.w	r2, r3, #3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003078:	4994      	ldr	r1, [pc, #592]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800307a:	4313      	orrs	r3, r2
 800307c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0302 	and.w	r3, r3, #2
 8003088:	2b00      	cmp	r3, #0
 800308a:	d00a      	beq.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800308c:	4b8f      	ldr	r3, [pc, #572]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800308e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003092:	f023 020c 	bic.w	r2, r3, #12
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800309a:	498c      	ldr	r1, [pc, #560]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800309c:	4313      	orrs	r3, r2
 800309e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0304 	and.w	r3, r3, #4
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d00a      	beq.n	80030c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80030ae:	4b87      	ldr	r3, [pc, #540]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030b4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030bc:	4983      	ldr	r1, [pc, #524]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030be:	4313      	orrs	r3, r2
 80030c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f003 0308 	and.w	r3, r3, #8
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d00a      	beq.n	80030e6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80030d0:	4b7e      	ldr	r3, [pc, #504]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030d6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030de:	497b      	ldr	r1, [pc, #492]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0310 	and.w	r3, r3, #16
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d00a      	beq.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80030f2:	4b76      	ldr	r3, [pc, #472]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80030f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003100:	4972      	ldr	r1, [pc, #456]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003102:	4313      	orrs	r3, r2
 8003104:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 0320 	and.w	r3, r3, #32
 8003110:	2b00      	cmp	r3, #0
 8003112:	d00a      	beq.n	800312a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003114:	4b6d      	ldr	r3, [pc, #436]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003116:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800311a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003122:	496a      	ldr	r1, [pc, #424]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003124:	4313      	orrs	r3, r2
 8003126:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003132:	2b00      	cmp	r3, #0
 8003134:	d00a      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003136:	4b65      	ldr	r3, [pc, #404]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003138:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800313c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003144:	4961      	ldr	r1, [pc, #388]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003146:	4313      	orrs	r3, r2
 8003148:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003154:	2b00      	cmp	r3, #0
 8003156:	d00a      	beq.n	800316e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003158:	4b5c      	ldr	r3, [pc, #368]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800315a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800315e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003166:	4959      	ldr	r1, [pc, #356]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003168:	4313      	orrs	r3, r2
 800316a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00a      	beq.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800317a:	4b54      	ldr	r3, [pc, #336]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800317c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003180:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003188:	4950      	ldr	r1, [pc, #320]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800318a:	4313      	orrs	r3, r2
 800318c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003198:	2b00      	cmp	r3, #0
 800319a:	d00a      	beq.n	80031b2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800319c:	4b4b      	ldr	r3, [pc, #300]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800319e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031a2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031aa:	4948      	ldr	r1, [pc, #288]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d00a      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031be:	4b43      	ldr	r3, [pc, #268]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031cc:	493f      	ldr	r1, [pc, #252]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031ce:	4313      	orrs	r3, r2
 80031d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d028      	beq.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031e0:	4b3a      	ldr	r3, [pc, #232]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031e6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031ee:	4937      	ldr	r1, [pc, #220]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80031f0:	4313      	orrs	r3, r2
 80031f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80031fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031fe:	d106      	bne.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003200:	4b32      	ldr	r3, [pc, #200]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003202:	68db      	ldr	r3, [r3, #12]
 8003204:	4a31      	ldr	r2, [pc, #196]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003206:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800320a:	60d3      	str	r3, [r2, #12]
 800320c:	e011      	b.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003212:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003216:	d10c      	bne.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	3304      	adds	r3, #4
 800321c:	2101      	movs	r1, #1
 800321e:	4618      	mov	r0, r3
 8003220:	f000 f8c8 	bl	80033b4 <RCCEx_PLLSAI1_Config>
 8003224:	4603      	mov	r3, r0
 8003226:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003228:	7cfb      	ldrb	r3, [r7, #19]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d001      	beq.n	8003232 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800322e:	7cfb      	ldrb	r3, [r7, #19]
 8003230:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d028      	beq.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800323e:	4b23      	ldr	r3, [pc, #140]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003240:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003244:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800324c:	491f      	ldr	r1, [pc, #124]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800324e:	4313      	orrs	r3, r2
 8003250:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003258:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800325c:	d106      	bne.n	800326c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800325e:	4b1b      	ldr	r3, [pc, #108]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003260:	68db      	ldr	r3, [r3, #12]
 8003262:	4a1a      	ldr	r2, [pc, #104]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003264:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003268:	60d3      	str	r3, [r2, #12]
 800326a:	e011      	b.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003270:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003274:	d10c      	bne.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	3304      	adds	r3, #4
 800327a:	2101      	movs	r1, #1
 800327c:	4618      	mov	r0, r3
 800327e:	f000 f899 	bl	80033b4 <RCCEx_PLLSAI1_Config>
 8003282:	4603      	mov	r3, r0
 8003284:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003286:	7cfb      	ldrb	r3, [r7, #19]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800328c:	7cfb      	ldrb	r3, [r7, #19]
 800328e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d02b      	beq.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800329c:	4b0b      	ldr	r3, [pc, #44]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800329e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032a2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032aa:	4908      	ldr	r1, [pc, #32]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032ac:	4313      	orrs	r3, r2
 80032ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032b6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80032ba:	d109      	bne.n	80032d0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80032bc:	4b03      	ldr	r3, [pc, #12]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	4a02      	ldr	r2, [pc, #8]	; (80032cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80032c6:	60d3      	str	r3, [r2, #12]
 80032c8:	e014      	b.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80032ca:	bf00      	nop
 80032cc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032d4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80032d8:	d10c      	bne.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	3304      	adds	r3, #4
 80032de:	2101      	movs	r1, #1
 80032e0:	4618      	mov	r0, r3
 80032e2:	f000 f867 	bl	80033b4 <RCCEx_PLLSAI1_Config>
 80032e6:	4603      	mov	r3, r0
 80032e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80032ea:	7cfb      	ldrb	r3, [r7, #19]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d001      	beq.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80032f0:	7cfb      	ldrb	r3, [r7, #19]
 80032f2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d02f      	beq.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003300:	4b2b      	ldr	r3, [pc, #172]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003306:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800330e:	4928      	ldr	r1, [pc, #160]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003310:	4313      	orrs	r3, r2
 8003312:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800331a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800331e:	d10d      	bne.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	3304      	adds	r3, #4
 8003324:	2102      	movs	r1, #2
 8003326:	4618      	mov	r0, r3
 8003328:	f000 f844 	bl	80033b4 <RCCEx_PLLSAI1_Config>
 800332c:	4603      	mov	r3, r0
 800332e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003330:	7cfb      	ldrb	r3, [r7, #19]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d014      	beq.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003336:	7cfb      	ldrb	r3, [r7, #19]
 8003338:	74bb      	strb	r3, [r7, #18]
 800333a:	e011      	b.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003340:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003344:	d10c      	bne.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	3320      	adds	r3, #32
 800334a:	2102      	movs	r1, #2
 800334c:	4618      	mov	r0, r3
 800334e:	f000 f925 	bl	800359c <RCCEx_PLLSAI2_Config>
 8003352:	4603      	mov	r3, r0
 8003354:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003356:	7cfb      	ldrb	r3, [r7, #19]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d001      	beq.n	8003360 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800335c:	7cfb      	ldrb	r3, [r7, #19]
 800335e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d00a      	beq.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800336c:	4b10      	ldr	r3, [pc, #64]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800336e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003372:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800337a:	490d      	ldr	r1, [pc, #52]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800337c:	4313      	orrs	r3, r2
 800337e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d00b      	beq.n	80033a6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800338e:	4b08      	ldr	r3, [pc, #32]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003390:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003394:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800339e:	4904      	ldr	r1, [pc, #16]	; (80033b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80033a0:	4313      	orrs	r3, r2
 80033a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80033a6:	7cbb      	ldrb	r3, [r7, #18]
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3718      	adds	r7, #24
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	40021000 	.word	0x40021000

080033b4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b084      	sub	sp, #16
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80033be:	2300      	movs	r3, #0
 80033c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80033c2:	4b75      	ldr	r3, [pc, #468]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	f003 0303 	and.w	r3, r3, #3
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d018      	beq.n	8003400 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80033ce:	4b72      	ldr	r3, [pc, #456]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	f003 0203 	and.w	r2, r3, #3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d10d      	bne.n	80033fa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
       ||
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d009      	beq.n	80033fa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80033e6:	4b6c      	ldr	r3, [pc, #432]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 80033e8:	68db      	ldr	r3, [r3, #12]
 80033ea:	091b      	lsrs	r3, r3, #4
 80033ec:	f003 0307 	and.w	r3, r3, #7
 80033f0:	1c5a      	adds	r2, r3, #1
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685b      	ldr	r3, [r3, #4]
       ||
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d047      	beq.n	800348a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80033fa:	2301      	movs	r3, #1
 80033fc:	73fb      	strb	r3, [r7, #15]
 80033fe:	e044      	b.n	800348a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2b03      	cmp	r3, #3
 8003406:	d018      	beq.n	800343a <RCCEx_PLLSAI1_Config+0x86>
 8003408:	2b03      	cmp	r3, #3
 800340a:	d825      	bhi.n	8003458 <RCCEx_PLLSAI1_Config+0xa4>
 800340c:	2b01      	cmp	r3, #1
 800340e:	d002      	beq.n	8003416 <RCCEx_PLLSAI1_Config+0x62>
 8003410:	2b02      	cmp	r3, #2
 8003412:	d009      	beq.n	8003428 <RCCEx_PLLSAI1_Config+0x74>
 8003414:	e020      	b.n	8003458 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003416:	4b60      	ldr	r3, [pc, #384]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0302 	and.w	r3, r3, #2
 800341e:	2b00      	cmp	r3, #0
 8003420:	d11d      	bne.n	800345e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003426:	e01a      	b.n	800345e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003428:	4b5b      	ldr	r3, [pc, #364]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003430:	2b00      	cmp	r3, #0
 8003432:	d116      	bne.n	8003462 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003438:	e013      	b.n	8003462 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800343a:	4b57      	ldr	r3, [pc, #348]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d10f      	bne.n	8003466 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003446:	4b54      	ldr	r3, [pc, #336]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d109      	bne.n	8003466 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003456:	e006      	b.n	8003466 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003458:	2301      	movs	r3, #1
 800345a:	73fb      	strb	r3, [r7, #15]
      break;
 800345c:	e004      	b.n	8003468 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800345e:	bf00      	nop
 8003460:	e002      	b.n	8003468 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003462:	bf00      	nop
 8003464:	e000      	b.n	8003468 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003466:	bf00      	nop
    }

    if(status == HAL_OK)
 8003468:	7bfb      	ldrb	r3, [r7, #15]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d10d      	bne.n	800348a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800346e:	4b4a      	ldr	r3, [pc, #296]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003470:	68db      	ldr	r3, [r3, #12]
 8003472:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6819      	ldr	r1, [r3, #0]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	3b01      	subs	r3, #1
 8003480:	011b      	lsls	r3, r3, #4
 8003482:	430b      	orrs	r3, r1
 8003484:	4944      	ldr	r1, [pc, #272]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003486:	4313      	orrs	r3, r2
 8003488:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800348a:	7bfb      	ldrb	r3, [r7, #15]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d17d      	bne.n	800358c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003490:	4b41      	ldr	r3, [pc, #260]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a40      	ldr	r2, [pc, #256]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003496:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800349a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800349c:	f7fd fba8 	bl	8000bf0 <HAL_GetTick>
 80034a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80034a2:	e009      	b.n	80034b8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80034a4:	f7fd fba4 	bl	8000bf0 <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	d902      	bls.n	80034b8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	73fb      	strb	r3, [r7, #15]
        break;
 80034b6:	e005      	b.n	80034c4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80034b8:	4b37      	ldr	r3, [pc, #220]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d1ef      	bne.n	80034a4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d160      	bne.n	800358c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d111      	bne.n	80034f4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034d0:	4b31      	ldr	r3, [pc, #196]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034d2:	691b      	ldr	r3, [r3, #16]
 80034d4:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80034d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	6892      	ldr	r2, [r2, #8]
 80034e0:	0211      	lsls	r1, r2, #8
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	68d2      	ldr	r2, [r2, #12]
 80034e6:	0912      	lsrs	r2, r2, #4
 80034e8:	0452      	lsls	r2, r2, #17
 80034ea:	430a      	orrs	r2, r1
 80034ec:	492a      	ldr	r1, [pc, #168]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	610b      	str	r3, [r1, #16]
 80034f2:	e027      	b.n	8003544 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	2b01      	cmp	r3, #1
 80034f8:	d112      	bne.n	8003520 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80034fa:	4b27      	ldr	r3, [pc, #156]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 80034fc:	691b      	ldr	r3, [r3, #16]
 80034fe:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003502:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	6892      	ldr	r2, [r2, #8]
 800350a:	0211      	lsls	r1, r2, #8
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	6912      	ldr	r2, [r2, #16]
 8003510:	0852      	lsrs	r2, r2, #1
 8003512:	3a01      	subs	r2, #1
 8003514:	0552      	lsls	r2, r2, #21
 8003516:	430a      	orrs	r2, r1
 8003518:	491f      	ldr	r1, [pc, #124]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 800351a:	4313      	orrs	r3, r2
 800351c:	610b      	str	r3, [r1, #16]
 800351e:	e011      	b.n	8003544 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003520:	4b1d      	ldr	r3, [pc, #116]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003522:	691b      	ldr	r3, [r3, #16]
 8003524:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003528:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	6892      	ldr	r2, [r2, #8]
 8003530:	0211      	lsls	r1, r2, #8
 8003532:	687a      	ldr	r2, [r7, #4]
 8003534:	6952      	ldr	r2, [r2, #20]
 8003536:	0852      	lsrs	r2, r2, #1
 8003538:	3a01      	subs	r2, #1
 800353a:	0652      	lsls	r2, r2, #25
 800353c:	430a      	orrs	r2, r1
 800353e:	4916      	ldr	r1, [pc, #88]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003540:	4313      	orrs	r3, r2
 8003542:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003544:	4b14      	ldr	r3, [pc, #80]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	4a13      	ldr	r2, [pc, #76]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 800354a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800354e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003550:	f7fd fb4e 	bl	8000bf0 <HAL_GetTick>
 8003554:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003556:	e009      	b.n	800356c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003558:	f7fd fb4a 	bl	8000bf0 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	2b02      	cmp	r3, #2
 8003564:	d902      	bls.n	800356c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	73fb      	strb	r3, [r7, #15]
          break;
 800356a:	e005      	b.n	8003578 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800356c:	4b0a      	ldr	r3, [pc, #40]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003574:	2b00      	cmp	r3, #0
 8003576:	d0ef      	beq.n	8003558 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003578:	7bfb      	ldrb	r3, [r7, #15]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d106      	bne.n	800358c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800357e:	4b06      	ldr	r3, [pc, #24]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003580:	691a      	ldr	r2, [r3, #16]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	699b      	ldr	r3, [r3, #24]
 8003586:	4904      	ldr	r1, [pc, #16]	; (8003598 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003588:	4313      	orrs	r3, r2
 800358a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800358c:	7bfb      	ldrb	r3, [r7, #15]
}
 800358e:	4618      	mov	r0, r3
 8003590:	3710      	adds	r7, #16
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	40021000 	.word	0x40021000

0800359c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80035a6:	2300      	movs	r3, #0
 80035a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80035aa:	4b6a      	ldr	r3, [pc, #424]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	f003 0303 	and.w	r3, r3, #3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d018      	beq.n	80035e8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80035b6:	4b67      	ldr	r3, [pc, #412]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	f003 0203 	and.w	r2, r3, #3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d10d      	bne.n	80035e2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
       ||
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d009      	beq.n	80035e2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80035ce:	4b61      	ldr	r3, [pc, #388]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	091b      	lsrs	r3, r3, #4
 80035d4:	f003 0307 	and.w	r3, r3, #7
 80035d8:	1c5a      	adds	r2, r3, #1
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
       ||
 80035de:	429a      	cmp	r2, r3
 80035e0:	d047      	beq.n	8003672 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	73fb      	strb	r3, [r7, #15]
 80035e6:	e044      	b.n	8003672 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2b03      	cmp	r3, #3
 80035ee:	d018      	beq.n	8003622 <RCCEx_PLLSAI2_Config+0x86>
 80035f0:	2b03      	cmp	r3, #3
 80035f2:	d825      	bhi.n	8003640 <RCCEx_PLLSAI2_Config+0xa4>
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d002      	beq.n	80035fe <RCCEx_PLLSAI2_Config+0x62>
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	d009      	beq.n	8003610 <RCCEx_PLLSAI2_Config+0x74>
 80035fc:	e020      	b.n	8003640 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80035fe:	4b55      	ldr	r3, [pc, #340]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0302 	and.w	r3, r3, #2
 8003606:	2b00      	cmp	r3, #0
 8003608:	d11d      	bne.n	8003646 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800360e:	e01a      	b.n	8003646 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003610:	4b50      	ldr	r3, [pc, #320]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003618:	2b00      	cmp	r3, #0
 800361a:	d116      	bne.n	800364a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003620:	e013      	b.n	800364a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003622:	4b4c      	ldr	r3, [pc, #304]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d10f      	bne.n	800364e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800362e:	4b49      	ldr	r3, [pc, #292]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d109      	bne.n	800364e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800363e:	e006      	b.n	800364e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	73fb      	strb	r3, [r7, #15]
      break;
 8003644:	e004      	b.n	8003650 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003646:	bf00      	nop
 8003648:	e002      	b.n	8003650 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800364a:	bf00      	nop
 800364c:	e000      	b.n	8003650 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800364e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003650:	7bfb      	ldrb	r3, [r7, #15]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d10d      	bne.n	8003672 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003656:	4b3f      	ldr	r3, [pc, #252]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6819      	ldr	r1, [r3, #0]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	3b01      	subs	r3, #1
 8003668:	011b      	lsls	r3, r3, #4
 800366a:	430b      	orrs	r3, r1
 800366c:	4939      	ldr	r1, [pc, #228]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 800366e:	4313      	orrs	r3, r2
 8003670:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003672:	7bfb      	ldrb	r3, [r7, #15]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d167      	bne.n	8003748 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003678:	4b36      	ldr	r3, [pc, #216]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a35      	ldr	r2, [pc, #212]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 800367e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003682:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003684:	f7fd fab4 	bl	8000bf0 <HAL_GetTick>
 8003688:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800368a:	e009      	b.n	80036a0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800368c:	f7fd fab0 	bl	8000bf0 <HAL_GetTick>
 8003690:	4602      	mov	r2, r0
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	2b02      	cmp	r3, #2
 8003698:	d902      	bls.n	80036a0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	73fb      	strb	r3, [r7, #15]
        break;
 800369e:	e005      	b.n	80036ac <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80036a0:	4b2c      	ldr	r3, [pc, #176]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d1ef      	bne.n	800368c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80036ac:	7bfb      	ldrb	r3, [r7, #15]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d14a      	bne.n	8003748 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d111      	bne.n	80036dc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80036b8:	4b26      	ldr	r3, [pc, #152]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036ba:	695b      	ldr	r3, [r3, #20]
 80036bc:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80036c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036c4:	687a      	ldr	r2, [r7, #4]
 80036c6:	6892      	ldr	r2, [r2, #8]
 80036c8:	0211      	lsls	r1, r2, #8
 80036ca:	687a      	ldr	r2, [r7, #4]
 80036cc:	68d2      	ldr	r2, [r2, #12]
 80036ce:	0912      	lsrs	r2, r2, #4
 80036d0:	0452      	lsls	r2, r2, #17
 80036d2:	430a      	orrs	r2, r1
 80036d4:	491f      	ldr	r1, [pc, #124]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	614b      	str	r3, [r1, #20]
 80036da:	e011      	b.n	8003700 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80036dc:	4b1d      	ldr	r3, [pc, #116]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036de:	695b      	ldr	r3, [r3, #20]
 80036e0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80036e4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	6892      	ldr	r2, [r2, #8]
 80036ec:	0211      	lsls	r1, r2, #8
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	6912      	ldr	r2, [r2, #16]
 80036f2:	0852      	lsrs	r2, r2, #1
 80036f4:	3a01      	subs	r2, #1
 80036f6:	0652      	lsls	r2, r2, #25
 80036f8:	430a      	orrs	r2, r1
 80036fa:	4916      	ldr	r1, [pc, #88]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003700:	4b14      	ldr	r3, [pc, #80]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a13      	ldr	r2, [pc, #76]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003706:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800370a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800370c:	f7fd fa70 	bl	8000bf0 <HAL_GetTick>
 8003710:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003712:	e009      	b.n	8003728 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003714:	f7fd fa6c 	bl	8000bf0 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b02      	cmp	r3, #2
 8003720:	d902      	bls.n	8003728 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	73fb      	strb	r3, [r7, #15]
          break;
 8003726:	e005      	b.n	8003734 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003728:	4b0a      	ldr	r3, [pc, #40]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d0ef      	beq.n	8003714 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003734:	7bfb      	ldrb	r3, [r7, #15]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d106      	bne.n	8003748 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800373a:	4b06      	ldr	r3, [pc, #24]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 800373c:	695a      	ldr	r2, [r3, #20]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	695b      	ldr	r3, [r3, #20]
 8003742:	4904      	ldr	r1, [pc, #16]	; (8003754 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003744:	4313      	orrs	r3, r2
 8003746:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003748:	7bfb      	ldrb	r3, [r7, #15]
}
 800374a:	4618      	mov	r0, r3
 800374c:	3710      	adds	r7, #16
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	40021000 	.word	0x40021000

08003758 <memset>:
 8003758:	4402      	add	r2, r0
 800375a:	4603      	mov	r3, r0
 800375c:	4293      	cmp	r3, r2
 800375e:	d100      	bne.n	8003762 <memset+0xa>
 8003760:	4770      	bx	lr
 8003762:	f803 1b01 	strb.w	r1, [r3], #1
 8003766:	e7f9      	b.n	800375c <memset+0x4>

08003768 <__libc_init_array>:
 8003768:	b570      	push	{r4, r5, r6, lr}
 800376a:	4d0d      	ldr	r5, [pc, #52]	; (80037a0 <__libc_init_array+0x38>)
 800376c:	4c0d      	ldr	r4, [pc, #52]	; (80037a4 <__libc_init_array+0x3c>)
 800376e:	1b64      	subs	r4, r4, r5
 8003770:	10a4      	asrs	r4, r4, #2
 8003772:	2600      	movs	r6, #0
 8003774:	42a6      	cmp	r6, r4
 8003776:	d109      	bne.n	800378c <__libc_init_array+0x24>
 8003778:	4d0b      	ldr	r5, [pc, #44]	; (80037a8 <__libc_init_array+0x40>)
 800377a:	4c0c      	ldr	r4, [pc, #48]	; (80037ac <__libc_init_array+0x44>)
 800377c:	f000 f818 	bl	80037b0 <_init>
 8003780:	1b64      	subs	r4, r4, r5
 8003782:	10a4      	asrs	r4, r4, #2
 8003784:	2600      	movs	r6, #0
 8003786:	42a6      	cmp	r6, r4
 8003788:	d105      	bne.n	8003796 <__libc_init_array+0x2e>
 800378a:	bd70      	pop	{r4, r5, r6, pc}
 800378c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003790:	4798      	blx	r3
 8003792:	3601      	adds	r6, #1
 8003794:	e7ee      	b.n	8003774 <__libc_init_array+0xc>
 8003796:	f855 3b04 	ldr.w	r3, [r5], #4
 800379a:	4798      	blx	r3
 800379c:	3601      	adds	r6, #1
 800379e:	e7f2      	b.n	8003786 <__libc_init_array+0x1e>
 80037a0:	08003818 	.word	0x08003818
 80037a4:	08003818 	.word	0x08003818
 80037a8:	08003818 	.word	0x08003818
 80037ac:	0800381c 	.word	0x0800381c

080037b0 <_init>:
 80037b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037b2:	bf00      	nop
 80037b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037b6:	bc08      	pop	{r3}
 80037b8:	469e      	mov	lr, r3
 80037ba:	4770      	bx	lr

080037bc <_fini>:
 80037bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037be:	bf00      	nop
 80037c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037c2:	bc08      	pop	{r3}
 80037c4:	469e      	mov	lr, r3
 80037c6:	4770      	bx	lr
