["reserved_mipi1", "0x05-0x0F", "reserved", "reserved", nil, nil, nil, "0x05-0x0F Reserved, not implemented for RFFE slave rev0.", nil, nil, nil]
["reserved_mipi2", "0x17-0x1B", "reserved", "reserved", nil, nil, nil, "0x13-0x1B Reserved, not implemented for RFFE slave rev0.", nil, nil, nil]
["PM_TRIG", "0x1C", "reserved", "PWR_MODE[1]", "7", "rw", "1", "Defines normal ACTIVE operation and LOW POWER mode.", nil, nil, nil]
[nil, nil, nil, "PWR_MODE[0]", "6", "rw", "0", "1 - Reset all registers. (self-clearing)  ", nil, nil, nil]
[nil, nil, nil, "TRIGGER_MASK_2", "5", "rw", "0", "Trigger Mask 2", nil, nil, nil]
[nil, nil, nil, "TRIGGER_MASK_1", "4", "rw", "0", "Trigger Mask 1", nil, nil, nil]
[nil, nil, nil, "TRIGGER_MASK_0", "3", "rw", "0", "Trigger Mask 0", nil, nil, nil]
[nil, nil, nil, "TRIGGER_2", "2", "w1trg", "0", "Trigger 2. This bit has no effect if TRIGGER_MASK_2 is 1. (self clearing)", nil, nil, nil]
[nil, nil, nil, "TRIGGER_1", "1", "w1trg", "0", "Trigger 1. This bit has no effect if TRIGGER_MASK_1 is 1. (self clearing)", nil, nil, nil]
[nil, nil, nil, "TRIGGER_0", "0", "w1trg", "0", "Trigger 0. This bit has no effect if TRIGGER_MASK_0 is 1. (self clearing)", nil, nil, nil]
["PRODUCT_ID", "0x1D", "reserved", "PRODUCT_I", "7:0", "ro", "0x33", "Product ID [7:0]", nil, nil, nil]
["MANUFACTURER_ID", "0x1E", "reserved", "MANUFACTURER_ID_LSB", "7:0", "ro", "0x44", "Manufacturer ID [7:0] ", nil, nil, nil]
["PMIC_UDR_amon", "0x48", nil, "anamon_en", "0", "rw", "0", nil, nil, nil, "top"]
[nil, nil, nil, "anamon_sel", "4:1", "rw", "0", nil, nil, nil, "top"]
["PMIC_UDR_digmon", nil, nil, "digimon_en", "0", "rw", "0", nil, nil, nil, nil]
[nil, nil, nil, "digimon_sel", "4:1", "rw", "0", nil, nil, nil, nil]
["PMIC_UDR_spare", nil, nil, "spare_vol_0", "7:0", "rw", 0, nil, nil, nil, "top"]
["NVM_CONTROL", "0xDF", "reg_port", "UNUSED", "7:4", "reserved", "0x00", nil, nil, nil, nil]
[nil, nil, nil, "nvm_blown_status", "3", "ro", "0", "Is the NVM blown or not (1=blown)", nil, nil, nil]
[nil, nil, nil, "nvm_busy", "2", "ro", "0", "NVM busy status. 1 during a blow or read. 0 when the nvm is disabled", nil, nil, nil]
[nil, nil, nil, "nvm_reload", "1", "w1trg", "0", "Reload the NVM shadow contents from the NVM.", nil, nil, nil]
[nil, nil, nil, "nvm_blow", "0", "w1trg", "0", "Writing this to 1 triggers a blow. This bit is self clearing", nil, nil, nil]
["nvm_reg_0x02", nil, "reg_port", "iref_trim", "2:0", "rw", 0, nil, nil, nil, "top"]
[nil, nil, nil, "vref_trim", "7:3", "rw", 0, nil, nil, nil, "top"]
["nvm_reg_0x03", nil, "reg_port", "spare_nvm", "7:0", "rw", 0, nil, nil, nil, nil]
[nil, nil, nil, nil, nil, nil, nil, nil, nil, nil, nil]
[nil, nil, nil, nil, nil, nil, nil, nil, nil, nil, nil]
[nil, nil, nil, nil, nil, nil, nil, nil, nil, nil, nil]
[nil, nil, nil, nil, nil, nil, nil, nil, nil, nil, nil]
[nil, nil, nil, nil, nil, nil, nil, nil, nil, nil, nil]
[nil, nil, nil, nil, nil, nil, nil, nil, nil, nil, nil]
[nil, nil, nil, nil, nil, nil, nil, nil, nil, nil, nil]
[nil, nil, nil, nil, nil, nil, nil, nil, nil, nil, nil]
["PMIC_UDR_template", nil, "reserved", nil, nil, nil, nil, nil, nil, nil, nil]
[nil, nil, nil, nil, nil, nil, nil, nil, nil, nil, nil]
[nil, nil, nil, nil, nil, nil, nil, nil, nil, nil, nil]
[nil, nil, nil, nil, nil, nil, nil, nil, nil, nil, nil]
[nil, nil, nil, nil, nil, nil, nil, nil, nil, nil, nil]
[nil, nil, nil, nil, nil, nil, nil, nil, nil, nil, nil]
[nil, nil, nil, nil, nil, nil, nil, nil, nil, nil, nil]
["nvm_reg_template", nil, "reserved", nil, nil, nil, nil, nil, nil, nil, nil]
