

================================================================
== Vitis HLS Report for 'process_data_Pipeline_VITIS_LOOP_169_1'
================================================================
* Date:           Tue Aug  8 12:26:02 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      153|      153|  1.530 us|  1.530 us|  153|  153|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |      151|      151|         3|          1|          1|   150|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 6 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%upri = alloca i32 1"   --->   Operation 7 'alloca' 'upri' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 8 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%crate_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %crate"   --->   Operation 9 'read' 'crate_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln169_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln169"   --->   Operation 10 'read' 'sext_ln169_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln169_cast = sext i60 %sext_ln169_read"   --->   Operation 11 'sext' 'sext_ln169_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem1, void @empty_26, i32 0, i32 0, void @empty_5, i32 64, i32 0, void @empty_8, void @empty_7, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %i_2"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %shiftreg"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i8 %i_2"   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.87ns)   --->   "%icmp_ln169 = icmp_eq  i8 %i, i8 150" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 17 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.87ns)   --->   "%add_ln169 = add i8 %i, i8 1" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 18 'add' 'add_ln169' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %for.body.i.split, void %for.end.i.exitStub" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 19 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_175 = trunc i8 %i"   --->   Operation 20 'trunc' 'empty_175' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln169 = store i8 %add_ln169, i8 %i_2" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 21 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem1"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i128 %gmem1, i64 %sext_ln169_cast" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 23 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem1_addr" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 25 'read' 'gmem1_addr_read' <Predicate = (!icmp_ln169 & !empty_175)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%upri_load = load i32 %upri"   --->   Operation 42 'load' 'upri_load' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %upri_out, i32 %upri_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (icmp_ln169)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.88>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shiftreg_load = load i64 %shiftreg"   --->   Operation 26 'load' 'shiftreg_load' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shiftreg_cast = zext i64 %shiftreg_load"   --->   Operation 27 'zext' 'shiftreg_cast' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln168 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 150, i64 150, i64 150" [FDHDChannelMapSP.cxx:168->kernel.cpp:393]   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln168' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 29 'specloopname' 'specloopname_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.46ns)   --->   "%br_ln171 = br i1 %empty_175, void, void %for.inc.i" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 30 'br' 'br_ln171' <Predicate = (!icmp_ln169)> <Delay = 0.46>
ST_3 : Operation 31 [1/1] (0.46ns)   --->   "%br_ln171 = br void %for.inc.i" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 31 'br' 'br_ln171' <Predicate = (!icmp_ln169 & !empty_175)> <Delay = 0.46>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty = phi i128 %gmem1_addr_read, void, i128 %shiftreg_cast, void %for.body.i.split" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 32 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%upri_load_1 = load i32 %upri" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 33 'load' 'upri_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln171_2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %empty, i32 64, i32 127" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 34 'partselect' 'trunc_ln171_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i128 %empty" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 35 'trunc' 'trunc_ln171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.14ns)   --->   "%icmp_ln171 = icmp_eq  i32 %trunc_ln171, i32 %crate_read" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 36 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%upri_1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %empty, i32 32, i32 63" [FDHDChannelMapSP.cxx:173->kernel.cpp:393]   --->   Operation 37 'partselect' 'upri_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.28ns)   --->   "%upri_2 = select i1 %icmp_ln171, i32 %upri_1, i32 %upri_load_1" [FDHDChannelMapSP.cxx:171->kernel.cpp:393]   --->   Operation 38 'select' 'upri_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln169 = store i32 %upri_2, i32 %upri" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 39 'store' 'store_ln169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln169 = store i64 %trunc_ln171_2, i64 %shiftreg" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 40 'store' 'store_ln169' <Predicate = true> <Delay = 0.46>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln169 = br void %for.body.i" [FDHDChannelMapSP.cxx:169->kernel.cpp:393]   --->   Operation 41 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.331ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0.000 ns)
	'load' operation ('i') on local variable 'i' [16]  (0.000 ns)
	'add' operation ('add_ln169', FDHDChannelMapSP.cxx:169->kernel.cpp:393) [21]  (0.871 ns)
	'store' operation ('store_ln169', FDHDChannelMapSP.cxx:169->kernel.cpp:393) of variable 'add_ln169', FDHDChannelMapSP.cxx:169->kernel.cpp:393 on local variable 'i' [41]  (0.460 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr', FDHDChannelMapSP.cxx:169->kernel.cpp:393) [18]  (0.000 ns)
	bus read operation ('gmem1_addr_read', FDHDChannelMapSP.cxx:171->kernel.cpp:393) on port 'gmem1' (FDHDChannelMapSP.cxx:171->kernel.cpp:393) [31]  (7.300 ns)

 <State 3>: 1.888ns
The critical path consists of the following:
	'load' operation ('shiftreg_load') on local variable 'shiftreg' [24]  (0.000 ns)
	multiplexor before 'phi' operation ('empty', FDHDChannelMapSP.cxx:171->kernel.cpp:393) with incoming values : ('shiftreg_cast') ('gmem1_addr_read', FDHDChannelMapSP.cxx:171->kernel.cpp:393) [34]  (0.460 ns)
	'phi' operation ('empty', FDHDChannelMapSP.cxx:171->kernel.cpp:393) with incoming values : ('shiftreg_cast') ('gmem1_addr_read', FDHDChannelMapSP.cxx:171->kernel.cpp:393) [34]  (0.000 ns)
	'icmp' operation ('icmp_ln171', FDHDChannelMapSP.cxx:171->kernel.cpp:393) [38]  (1.142 ns)
	'select' operation ('upri', FDHDChannelMapSP.cxx:171->kernel.cpp:393) [40]  (0.286 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
