module adder(input logic [31:0] a,b,
				output logic [31:0] y
					);
	assing y = a+b;
endmodule 