Analysis & Synthesis report for PLASMA_DE1_SOC
Mon Jul 23 18:23:26 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Jul 23 18:23:26 2018           ;
; Quartus Prime Version       ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name               ; PLASMA_DE1_SOC                              ;
; Top-level Entity Name       ; PLASMA_DE1_SOC                              ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; PLASMA_DE1_SOC     ; PLASMA_DE1_SOC     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                 ;
+--------+--------------+---------+--------------+--------------+-----------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+-----------------+---------------------+
; N/A    ; Qsys         ; 18.0    ; N/A          ; N/A          ; |PLASMA_DE1_SOC ; plasma_de1_soc.qsys ;
+--------+--------------+---------+--------------+--------------+-----------------+---------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Jul 23 18:22:20 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PLASMA_DE1_SOC -c PLASMA_DE1_SOC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/plasma_de1_soc.vhd
    Info (12022): Found design unit 1: plasma_de1_soc-rtl File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/plasma_de1_soc.vhd Line: 41
    Info (12023): Found entity 1: plasma_de1_soc File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/plasma_de1_soc.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_0 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_0_avalon_st_adapter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_0_rsp_mux File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_0_rsp_demux File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_0_cmd_mux File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_0_cmd_demux File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_0_router_002_default_decode File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: plasma_de1_soc_mm_interconnect_0_router_002 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: plasma_de1_soc_mm_interconnect_0_router_default_decode File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: plasma_de1_soc_mm_interconnect_0_router File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 2 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/wb_pkg.de1_soc.vhd
    Info (12022): Found design unit 1: wb_pkg (zz_systems) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/wb_pkg.de1_soc.vhd Line: 5
    Info (12022): Found design unit 2: wb_pkg-body File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/wb_pkg.de1_soc.vhd Line: 93
Info (12021): Found 1 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/avalon_pkg.vhd
    Info (12022): Found design unit 1: avalon_pkg (zz_systems) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_pkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/avalon_slave2wb_master.vhd
    Info (12022): Found design unit 1: avalon_slave2wb_master-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_slave2wb_master.vhd Line: 47
    Info (12023): Found entity 1: avalon_slave2wb_master File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_slave2wb_master.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/counter.vhd
    Info (12022): Found design unit 1: counter-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 28
    Info (12023): Found entity 1: counter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/gpio.vhd
    Info (12022): Found design unit 1: gpio-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/gpio.vhd Line: 24
    Info (12023): Found entity 1: gpio File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/gpio.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_gpio.vhd
    Info (12022): Found design unit 1: slave_gpio-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_gpio.vhd Line: 67
    Info (12023): Found entity 1: slave_gpio File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_gpio.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/ir_channel.vhd
    Info (12022): Found design unit 1: ir_channel-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_channel.vhd Line: 21
    Info (12023): Found entity 1: ir_channel File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_channel.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/ir_control.vhd
    Info (12022): Found design unit 1: ir_control-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_control.vhd Line: 28
    Info (12023): Found entity 1: ir_control File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_control.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/shared_bus.vhd
    Info (12022): Found design unit 1: shared_bus-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shared_bus.vhd Line: 70
    Info (12023): Found entity 1: shared_bus File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shared_bus.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/arbiter.vhd
    Info (12022): Found design unit 1: arbiter-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/arbiter.vhd Line: 33
    Info (12023): Found entity 1: arbiter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/arbiter.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/master_cpu.vhd
    Info (12022): Found design unit 1: master_cpu-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/master_cpu.vhd Line: 41
    Info (12023): Found entity 1: master_cpu File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/master_cpu.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_irc.vhd
    Info (12022): Found design unit 1: slave_irc-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_irc.vhd Line: 68
    Info (12023): Found entity 1: slave_irc File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_irc.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_counter.vhd
    Info (12022): Found design unit 1: slave_counter-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_counter.vhd Line: 61
    Info (12023): Found entity 1: slave_counter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_counter.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_memory.vhd
    Info (12022): Found design unit 1: slave_memory-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_memory.vhd Line: 36
    Info (12023): Found entity 1: slave_memory File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_memory.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_uart.vhd
    Info (12022): Found design unit 1: slave_uart-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_uart.vhd Line: 63
    Info (12023): Found entity 1: slave_uart File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_uart.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_ext_memory.vhd
    Info (12022): Found design unit 1: slave_ext_memory-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_ext_memory.vhd Line: 37
    Info (12023): Found entity 1: slave_ext_memory File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_ext_memory.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd
    Info (12022): Found design unit 1: plasma_soc-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 92
    Info (12023): Found entity 1: plasma_soc File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd
    Info (12022): Found design unit 1: plasma_soc_top-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 44
    Info (12023): Found entity 1: plasma_soc_top File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_spi_control.vhd
    Info (12022): Found design unit 1: slave_spic-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_spi_control.vhd Line: 73
    Info (12023): Found entity 1: slave_spic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_spi_control.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/spi_control.vhd
    Info (12022): Found design unit 1: spi_control-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/spi_control.vhd Line: 38
    Info (12023): Found entity 1: spi_control File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/spi_control.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_timer.vhd
    Info (12022): Found design unit 1: slave_timer-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_timer.vhd Line: 61
    Info (12023): Found entity 1: slave_timer File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_timer.vhd Line: 36
Info (12021): Found 3 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/timer.vhd
    Info (12022): Found design unit 1: timer_pkg (zz_systems) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/timer.vhd Line: 7
    Info (12022): Found design unit 2: timer-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/timer.vhd Line: 56
    Info (12023): Found entity 1: timer File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/timer.vhd Line: 36
Info (12021): Found 2 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/util_pkg.vhd
    Info (12022): Found design unit 1: util_pkg (zz_systems) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/util_pkg.vhd Line: 8
    Info (12022): Found design unit 2: util_pkg-body File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/util_pkg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/alu.vhd
    Info (12022): Found design unit 1: alu-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/alu.vhd Line: 26
    Info (12023): Found entity 1: alu File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/alu.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/bus_mux.vhd
    Info (12022): Found design unit 1: bus_mux-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/bus_mux.vhd Line: 45
    Info (12023): Found entity 1: bus_mux File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/bus_mux.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/control.vhd
    Info (12022): Found design unit 1: control-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/control.vhd Line: 47
    Info (12023): Found entity 1: control File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/control.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/mem_ctrl.vhd
    Info (12022): Found design unit 1: mem_ctrl-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mem_ctrl.vhd Line: 39
    Info (12023): Found entity 1: mem_ctrl File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mem_ctrl.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd
    Info (12022): Found design unit 1: mlite_cpu-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd Line: 94
    Info (12023): Found entity 1: mlite_cpu File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd Line: 77
Info (12021): Found 2 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/mlite_pack.vhd
    Info (12022): Found design unit 1: mlite_pack (plasma_lib) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_pack.vhd Line: 15
    Info (12022): Found design unit 2: mlite_pack-body File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_pack.vhd Line: 417
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/mult.vhd
    Info (12022): Found design unit 1: mult-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mult.vhd Line: 53
    Info (12023): Found entity 1: mult File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mult.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/pc_next.vhd
    Info (12022): Found design unit 1: pc_next-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/pc_next.vhd Line: 31
    Info (12023): Found entity 1: pc_next File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/pc_next.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/pipeline.vhd
    Info (12022): Found design unit 1: pipeline-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/pipeline.vhd Line: 50
    Info (12023): Found entity 1: pipeline File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/pipeline.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_if.vhd
    Info (12022): Found design unit 1: plasma_if-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_if.vhd Line: 42
    Info (12023): Found entity 1: plasma_if File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_if.vhd Line: 20
Error (10500): VHDL syntax error at ram.vhd(164) near text "use_eab";  expecting ")", or "," File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 164
Info (12021): Found 0 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/ram.vhd
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/shifter.vhd
    Info (12022): Found design unit 1: shifter-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shifter.vhd Line: 27
    Info (12023): Found entity 1: shifter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shifter.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/uart.vhdw
    Info (12022): Found design unit 1: uart-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/uart.vhdw Line: 35
    Info (12023): Found entity 1: uart File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/uart.vhdw Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/reg_bank.altera.vhd
    Info (12022): Found design unit 1: reg_bank-ram_block File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/reg_bank.altera.vhd Line: 45
    Info (12023): Found entity 1: reg_bank File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/reg_bank.altera.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma.vhd
    Info (12022): Found design unit 1: plasma-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma.vhd Line: 58
    Info (12023): Found entity 1: plasma File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma.vhd Line: 39
Info (12021): Found 2 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/wb_pkg.de1_soc.vhd
    Info (12022): Found design unit 1: wb_pkg (plasma_de1_soc) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/wb_pkg.de1_soc.vhd Line: 5
    Info (12022): Found design unit 2: wb_pkg-body File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/wb_pkg.de1_soc.vhd Line: 93
Info (12021): Found 1 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/avalon_pkg.vhd
    Info (12022): Found design unit 1: avalon_pkg (plasma_de1_soc) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_pkg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/avalon_slave2wb_master.vhd
    Info (12022): Found design unit 1: avalon_slave2wb_master-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_slave2wb_master.vhd Line: 47
    Info (12023): Found entity 1: avalon_slave2wb_master File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/avalon_slave2wb_master.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/counter.vhd
    Info (12022): Found design unit 1: counter-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 28
    Info (12023): Found entity 1: counter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/counter.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/gpio.vhd
    Info (12022): Found design unit 1: gpio-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/gpio.vhd Line: 24
    Info (12023): Found entity 1: gpio File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/gpio.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_gpio.vhd
    Info (12022): Found design unit 1: slave_gpio-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_gpio.vhd Line: 67
    Info (12023): Found entity 1: slave_gpio File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_gpio.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/ir_channel.vhd
    Info (12022): Found design unit 1: ir_channel-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_channel.vhd Line: 21
    Info (12023): Found entity 1: ir_channel File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_channel.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/ir_control.vhd
    Info (12022): Found design unit 1: ir_control-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_control.vhd Line: 28
    Info (12023): Found entity 1: ir_control File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ir_control.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/alu.vhd
    Info (12022): Found design unit 1: alu-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/alu.vhd Line: 26
    Info (12023): Found entity 1: alu File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/alu.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/bus_mux.vhd
    Info (12022): Found design unit 1: bus_mux-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/bus_mux.vhd Line: 45
    Info (12023): Found entity 1: bus_mux File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/bus_mux.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/control.vhd
    Info (12022): Found design unit 1: control-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/control.vhd Line: 47
    Info (12023): Found entity 1: control File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/control.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/mem_ctrl.vhd
    Info (12022): Found design unit 1: mem_ctrl-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mem_ctrl.vhd Line: 39
    Info (12023): Found entity 1: mem_ctrl File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mem_ctrl.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd
    Info (12022): Found design unit 1: mlite_cpu-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd Line: 94
    Info (12023): Found entity 1: mlite_cpu File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_cpu.vhd Line: 77
Info (12021): Found 2 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/mlite_pack.vhd
    Info (12022): Found design unit 1: mlite_pack (plasma_de1_soc) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_pack.vhd Line: 15
    Info (12022): Found design unit 2: mlite_pack-body File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mlite_pack.vhd Line: 417
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/mult.vhd
    Info (12022): Found design unit 1: mult-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mult.vhd Line: 53
    Info (12023): Found entity 1: mult File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/mult.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/pc_next.vhd
    Info (12022): Found design unit 1: pc_next-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/pc_next.vhd Line: 31
    Info (12023): Found entity 1: pc_next File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/pc_next.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/pipeline.vhd
    Info (12022): Found design unit 1: pipeline-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/pipeline.vhd Line: 50
    Info (12023): Found entity 1: pipeline File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/pipeline.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/shared_bus.vhd
    Info (12022): Found design unit 1: shared_bus-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shared_bus.vhd Line: 70
    Info (12023): Found entity 1: shared_bus File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shared_bus.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_if.vhd
    Info (12022): Found design unit 1: plasma_if-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_if.vhd Line: 42
    Info (12023): Found entity 1: plasma_if File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_if.vhd Line: 20
Error (10500): VHDL syntax error at ram.vhd(164) near text "use_eab";  expecting ")", or "," File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/ram.vhd Line: 164
Info (12021): Found 0 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/ram.vhd
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/shifter.vhd
    Info (12022): Found design unit 1: shifter-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shifter.vhd Line: 27
    Info (12023): Found entity 1: shifter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/shifter.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/uart.vhdw
    Info (12022): Found design unit 1: uart-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/uart.vhdw Line: 35
    Info (12023): Found entity 1: uart File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/uart.vhdw Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_spi_control.vhd
    Info (12022): Found design unit 1: slave_spic-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_spi_control.vhd Line: 73
    Info (12023): Found entity 1: slave_spic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_spi_control.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/spi_control.vhd
    Info (12022): Found design unit 1: spi_control-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/spi_control.vhd Line: 38
    Info (12023): Found entity 1: spi_control File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/spi_control.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_timer.vhd
    Info (12022): Found design unit 1: slave_timer-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_timer.vhd Line: 61
    Info (12023): Found entity 1: slave_timer File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_timer.vhd Line: 36
Info (12021): Found 3 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/timer.vhd
    Info (12022): Found design unit 1: timer_pkg (plasma_de1_soc) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/timer.vhd Line: 7
    Info (12022): Found design unit 2: timer-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/timer.vhd Line: 56
    Info (12023): Found entity 1: timer File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/timer.vhd Line: 36
Info (12021): Found 2 design units, including 0 entities, in source file plasma_de1_soc/synthesis/submodules/util_pkg.vhd
    Info (12022): Found design unit 1: util_pkg (plasma_de1_soc) File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/util_pkg.vhd Line: 8
    Info (12022): Found design unit 2: util_pkg-body File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/util_pkg.vhd Line: 35
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/reg_bank.altera.vhd
    Info (12022): Found design unit 1: reg_bank-ram_block File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/reg_bank.altera.vhd Line: 45
    Info (12023): Found entity 1: reg_bank File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/reg_bank.altera.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma.vhd
    Info (12022): Found design unit 1: plasma-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma.vhd Line: 58
    Info (12023): Found entity 1: plasma File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/arbiter.vhd
    Info (12022): Found design unit 1: arbiter-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/arbiter.vhd Line: 33
    Info (12023): Found entity 1: arbiter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/arbiter.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/master_cpu.vhd
    Info (12022): Found design unit 1: master_cpu-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/master_cpu.vhd Line: 41
    Info (12023): Found entity 1: master_cpu File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/master_cpu.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_irc.vhd
    Info (12022): Found design unit 1: slave_irc-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_irc.vhd Line: 68
    Info (12023): Found entity 1: slave_irc File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_irc.vhd Line: 38
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_counter.vhd
    Info (12022): Found design unit 1: slave_counter-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_counter.vhd Line: 61
    Info (12023): Found entity 1: slave_counter File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_counter.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_memory.vhd
    Info (12022): Found design unit 1: slave_memory-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_memory.vhd Line: 36
    Info (12023): Found entity 1: slave_memory File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_memory.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_uart.vhd
    Info (12022): Found design unit 1: slave_uart-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_uart.vhd Line: 63
    Info (12023): Found entity 1: slave_uart File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_uart.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/slave_ext_memory.vhd
    Info (12022): Found design unit 1: slave_ext_memory-behavior File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_ext_memory.vhd Line: 37
    Info (12023): Found entity 1: slave_ext_memory File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/slave_ext_memory.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd
    Info (12022): Found design unit 1: plasma_soc-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 92
    Info (12023): Found entity 1: plasma_soc File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc.de1_soc.vhd Line: 47
Info (12021): Found 2 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd
    Info (12022): Found design unit 1: plasma_soc_top-logic File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 44
    Info (12023): Found entity 1: plasma_soc_top File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_soc_top.de1_soc.vhd Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0.v
    Info (12023): Found entity 1: plasma_de1_soc_hps_0 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_hps_io.v
    Info (12023): Found entity 1: plasma_de1_soc_hps_0_hps_io File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: plasma_de1_soc_hps_0_hps_io_border File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: plasma_de1_soc_hps_0_fpga_interfaces File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/plasma_de1_soc/synthesis/submodules/plasma_de1_soc_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file plasma_de1_soc.v
    Info (12023): Found entity 1: PLASMA_DE1_SOC File: //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.v Line: 6
Info (144001): Generated suppressed messages file //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 4908 megabytes
    Error: Processing ended: Mon Jul 23 18:25:47 2018
    Error: Elapsed time: 00:03:27
    Error: Total CPU time (on all processors): 00:03:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in //vmware-host/Shared Folders/Documents/DEV/plasmax/proj/quartus/PLASMA_DE1_SOC.map.smsg.


