$date
	Tue May 25 22:18:41 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module branch_predictor_tb $end
$var wire 1 ! prediction $end
$var wire 2 " check4 [1:0] $end
$var wire 2 # check3 [1:0] $end
$var wire 2 $ check2 [1:0] $end
$var wire 2 % check1 [1:0] $end
$var wire 2 & check0 [1:0] $end
$var wire 32 ' branch_addr [31:0] $end
$var reg 1 ( actual_branch_decision $end
$var reg 1 ) branch_decode_sig $end
$var reg 1 * branch_mem_sig $end
$var reg 1 + clk $end
$var reg 32 , in_addr [31:0] $end
$var reg 32 - offset [31:0] $end
$scope module bp $end
$var wire 1 ( actual_branch_decision $end
$var wire 1 ) branch_decode_sig $end
$var wire 1 * branch_mem_sig $end
$var wire 2 . check0 [1:0] $end
$var wire 2 / check1 [1:0] $end
$var wire 2 0 check2 [1:0] $end
$var wire 2 1 check3 [1:0] $end
$var wire 2 2 check4 [1:0] $end
$var wire 1 + clk $end
$var wire 32 3 in_addr [31:0] $end
$var wire 32 4 offset [31:0] $end
$var wire 1 ! prediction $end
$var wire 32 5 branch_addr [31:0] $end
$var reg 1 6 branch_mem_sig_reg $end
$var integer 32 7 k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#1
$dumpvars
b100 7
x6
b100110001001011011100100 5
b0 4
b100110001001011011100100 3
b0 2
b0 1
b0 0
b0 /
b0 .
b0 -
b100110001001011011100100 ,
1+
1*
1)
x(
b100110001001011011100100 '
b0 &
b0 %
b0 $
b0 #
b0 "
0!
$end
#2
16
0+
#3
b0 "
b0 2
b1 &
b1 .
1+
1(
#4
0+
#5
b0 "
b0 2
1+
0(
#6
0+
#7
b0 "
b0 2
b1 %
b1 /
1+
1(
#8
0+
#9
b1 "
b1 2
1+
0(
#10
0+
#11
b0 "
b0 2
b10 %
b10 /
1+
1(
#12
0+
#13
b0 "
b0 2
b1 $
b1 0
1+
#14
0+
#15
1!
b10 "
b10 2
1+
0(
#16
0+
#17
0!
b1 "
b1 2
b11 %
b11 /
1+
1(
#18
0+
#19
b0 "
b0 2
b10 $
b10 0
1+
#20
0+
#21
b1 "
b1 2
b1 #
b1 1
1+
