Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jan 15 09:40:16 2018
| Host         : travis-job-rohitk-singh-litex-buildenv-328960945.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.624        0.000                      0                10737        0.021        0.000                      0                10737        0.264        0.000                       0                  3392  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           1.209        0.000                      0                   14        0.163        0.000                      0                   14        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.624        0.000                      0                10723        0.021        0.000                      0                10723        3.750        0.000                       0                  3296  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.518     7.033 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     7.223    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y174       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     4.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     6.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686     8.163    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.351     8.515    
                         clock uncertainty           -0.053     8.462    
    SLICE_X162Y174       FDPE (Setup_fdpe_C_D)       -0.030     8.432    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.432    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.580ns (30.871%)  route 1.299ns (69.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDSE (Prop_fdse_C_Q)         0.456     6.971 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.712     7.682    reset_counter[2]
    SLICE_X163Y175       LUT4 (Prop_lut4_I2_O)        0.124     7.806 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.393    reset_counter[3]_i_1_n_0
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X163Y175       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.580ns (30.871%)  route 1.299ns (69.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDSE (Prop_fdse_C_Q)         0.456     6.971 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.712     7.682    reset_counter[2]
    SLICE_X163Y175       LUT4 (Prop_lut4_I2_O)        0.124     7.806 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.393    reset_counter[3]_i_1_n_0
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X163Y175       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.580ns (30.871%)  route 1.299ns (69.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDSE (Prop_fdse_C_Q)         0.456     6.971 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.712     7.682    reset_counter[2]
    SLICE_X163Y175       LUT4 (Prop_lut4_I2_O)        0.124     7.806 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.393    reset_counter[3]_i_1_n_0
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X163Y175       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.580ns (30.871%)  route 1.299ns (69.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDSE (Prop_fdse_C_Q)         0.456     6.971 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.712     7.682    reset_counter[2]
    SLICE_X163Y175       LUT4 (Prop_lut4_I2_O)        0.124     7.806 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.587     8.393    reset_counter[3]_i_1_n_0
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X163Y175       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.580ns (30.449%)  route 1.325ns (69.551%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDSE (Prop_fdse_C_Q)         0.456     6.971 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.325     8.295    reset_counter[0]
    SLICE_X163Y175       LUT1 (Prop_lut1_I0_O)        0.124     8.419 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.419    reset_counter0[0]
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X163Y175       FDSE (Setup_fdse_C_D)        0.029    11.491    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.091ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.606ns (31.385%)  route 1.325ns (68.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDSE (Prop_fdse_C_Q)         0.456     6.971 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.325     8.295    reset_counter[0]
    SLICE_X163Y175       LUT2 (Prop_lut2_I0_O)        0.150     8.445 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.445    reset_counter[1]_i_1_n_0
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X163Y175       FDSE (Setup_fdse_C_D)        0.075    11.537    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -8.445    
  -------------------------------------------------------------------
                         slack                                  3.091    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.718ns (40.853%)  route 1.040ns (59.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.040     7.973    reset_counter[1]
    SLICE_X163Y175       LUT3 (Prop_lut3_I0_O)        0.299     8.272 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.272    reset_counter[2]_i_1_n_0
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X163Y175       FDSE (Setup_fdse_C_D)        0.031    11.493    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.493    
                         arrival time                          -8.272    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.239ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.744ns (41.715%)  route 1.040ns (58.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.040     7.973    reset_counter[1]
    SLICE_X163Y175       LUT4 (Prop_lut4_I2_O)        0.325     8.298 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.298    reset_counter[3]_i_2_n_0
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X163Y175       FDSE (Setup_fdse_C_D)        0.075    11.537    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                  3.239    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.478ns (45.555%)  route 0.571ns (54.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.478     6.993 r  FDPE_3/Q
                         net (fo=5, routed)           0.571     7.564    clk200_rst
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.315    11.479    
                         clock uncertainty           -0.053    11.426    
    SLICE_X163Y175       FDSE (Setup_fdse_C_S)       -0.606    10.820    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.820    
                         arrival time                          -7.564    
  -------------------------------------------------------------------
                         slack                                  3.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDSE (Prop_fdse_C_Q)         0.141     2.079 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.110     2.189    reset_counter[0]
    SLICE_X162Y175       LUT6 (Prop_lut6_I1_O)        0.045     2.234 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.234    ic_reset_i_1_n_0
    SLICE_X162Y175       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y175       FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.540     1.951    
    SLICE_X162Y175       FDRE (Hold_fdre_C_D)         0.120     2.071    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.164     2.102 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.158    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y174       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.553     1.938    
    SLICE_X162Y174       FDPE (Hold_fdpe_C_D)         0.053     1.991    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDSE (Prop_fdse_C_Q)         0.141     2.079 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.260    reset_counter[0]
    SLICE_X163Y175       LUT4 (Prop_lut4_I1_O)        0.043     2.303 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.303    reset_counter[3]_i_2_n_0
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X163Y175       FDSE (Hold_fdse_C_D)         0.107     2.045    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDSE (Prop_fdse_C_Q)         0.141     2.079 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.181     2.260    reset_counter[0]
    SLICE_X163Y175       LUT3 (Prop_lut3_I1_O)        0.045     2.305 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.305    reset_counter[2]_i_1_n_0
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X163Y175       FDSE (Hold_fdse_C_D)         0.092     2.030    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.406%)  route 0.218ns (59.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.148     2.086 r  FDPE_3/Q
                         net (fo=5, routed)           0.218     2.304    clk200_rst
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.517     1.974    
    SLICE_X163Y175       FDSE (Hold_fdse_C_S)        -0.072     1.902    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.406%)  route 0.218ns (59.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.148     2.086 r  FDPE_3/Q
                         net (fo=5, routed)           0.218     2.304    clk200_rst
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.517     1.974    
    SLICE_X163Y175       FDSE (Hold_fdse_C_S)        -0.072     1.902    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.406%)  route 0.218ns (59.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.148     2.086 r  FDPE_3/Q
                         net (fo=5, routed)           0.218     2.304    clk200_rst
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.517     1.974    
    SLICE_X163Y175       FDSE (Hold_fdse_C_S)        -0.072     1.902    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.406%)  route 0.218ns (59.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE (Prop_fdpe_C_Q)         0.148     2.086 r  FDPE_3/Q
                         net (fo=5, routed)           0.218     2.304    clk200_rst
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.517     1.974    
    SLICE_X163Y175       FDSE (Hold_fdse_C_S)        -0.072     1.902    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.226ns (37.291%)  route 0.380ns (62.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDSE (Prop_fdse_C_Q)         0.128     2.066 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.380     2.446    reset_counter[1]
    SLICE_X163Y175       LUT2 (Prop_lut2_I1_O)        0.098     2.544 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.544    reset_counter[1]_i_1_n_0
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X163Y175       FDSE (Hold_fdse_C_D)         0.107     2.045    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.186ns (34.285%)  route 0.357ns (65.715%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y175       FDSE (Prop_fdse_C_Q)         0.141     2.079 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.168     2.247    reset_counter[0]
    SLICE_X163Y175       LUT4 (Prop_lut4_I1_O)        0.045     2.292 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.188     2.480    reset_counter[3]_i_1_n_0
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X163Y175       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X163Y175       FDSE (Hold_fdse_C_CE)       -0.039     1.899    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.582    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y174   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y174   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y175   reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y175   reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y175   reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X163Y175   reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X162Y175   ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   reset_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y175   ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X163Y175   reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 3.541ns (38.997%)  route 5.539ns (61.003%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 11.615 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        1.727     1.727    sys_clk
    SLICE_X150Y172       FDRE                                         r  bridge_word_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y172       FDRE (Prop_fdre_C_Q)         0.518     2.245 r  bridge_word_counter_reg[0]/Q
                         net (fo=6, routed)           0.803     3.048    bridge_word_counter[0]
    SLICE_X154Y172       LUT2 (Prop_lut2_I1_O)        0.124     3.172 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.172    tag_mem_reg_i_43_n_0
    SLICE_X154Y172       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.685 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.685    tag_mem_reg_i_33_n_0
    SLICE_X154Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.802 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.802    tag_mem_reg_i_32_n_0
    SLICE_X154Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.919 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.009     3.928    tag_mem_reg_i_31_n_0
    SLICE_X154Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.045    tag_mem_reg_i_37_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.162 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.162    tag_mem_reg_i_36_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.279 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.279    tag_mem_reg_i_35_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.396 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.396    tag_mem_reg_i_34_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.615 r  tag_mem_reg_i_40/O[0]
                         net (fo=1, routed)           0.680     5.295    lm32_cpu/load_store_unit/bridge_wishbone_adr[28]
    SLICE_X153Y174       LUT5 (Prop_lut5_I0_O)        0.295     5.590 r  lm32_cpu/load_store_unit/tag_mem_reg_i_28/O
                         net (fo=13, routed)          0.763     6.353    lm32_cpu/load_store_unit/tag_mem_reg
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.477 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.477    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X156Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.930     7.956    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X152Y177       LUT3 (Prop_lut3_I0_O)        0.124     8.080 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.602     8.683    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X146Y177       LUT6 (Prop_lut6_I0_O)        0.124     8.807 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.546     9.352    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X145Y178       LUT3 (Prop_lut3_I0_O)        0.124     9.476 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.480     9.957    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X143Y179       LUT6 (Prop_lut6_I5_O)        0.124    10.081 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.726    10.807    lm32_cpu_n_124
    SLICE_X141Y182       FDRE                                         r  bridge_data_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3297, routed)        1.615    11.615    sys_clk
    SLICE_X141Y182       FDRE                                         r  bridge_data_reg[30]/C
                         clock pessimism              0.078    11.693    
                         clock uncertainty           -0.057    11.636    
    SLICE_X141Y182       FDRE (Setup_fdre_C_CE)      -0.205    11.431    bridge_data_reg[30]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 3.541ns (38.997%)  route 5.539ns (61.003%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 11.615 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        1.727     1.727    sys_clk
    SLICE_X150Y172       FDRE                                         r  bridge_word_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y172       FDRE (Prop_fdre_C_Q)         0.518     2.245 r  bridge_word_counter_reg[0]/Q
                         net (fo=6, routed)           0.803     3.048    bridge_word_counter[0]
    SLICE_X154Y172       LUT2 (Prop_lut2_I1_O)        0.124     3.172 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.172    tag_mem_reg_i_43_n_0
    SLICE_X154Y172       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.685 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.685    tag_mem_reg_i_33_n_0
    SLICE_X154Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.802 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.802    tag_mem_reg_i_32_n_0
    SLICE_X154Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.919 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.009     3.928    tag_mem_reg_i_31_n_0
    SLICE_X154Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.045    tag_mem_reg_i_37_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.162 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.162    tag_mem_reg_i_36_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.279 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.279    tag_mem_reg_i_35_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.396 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.396    tag_mem_reg_i_34_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.615 r  tag_mem_reg_i_40/O[0]
                         net (fo=1, routed)           0.680     5.295    lm32_cpu/load_store_unit/bridge_wishbone_adr[28]
    SLICE_X153Y174       LUT5 (Prop_lut5_I0_O)        0.295     5.590 r  lm32_cpu/load_store_unit/tag_mem_reg_i_28/O
                         net (fo=13, routed)          0.763     6.353    lm32_cpu/load_store_unit/tag_mem_reg
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.477 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.477    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X156Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.930     7.956    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X152Y177       LUT3 (Prop_lut3_I0_O)        0.124     8.080 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.602     8.683    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X146Y177       LUT6 (Prop_lut6_I0_O)        0.124     8.807 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.546     9.352    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X145Y178       LUT3 (Prop_lut3_I0_O)        0.124     9.476 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.480     9.957    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X143Y179       LUT6 (Prop_lut6_I5_O)        0.124    10.081 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.726    10.807    lm32_cpu_n_124
    SLICE_X141Y182       FDRE                                         r  bridge_data_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3297, routed)        1.615    11.615    sys_clk
    SLICE_X141Y182       FDRE                                         r  bridge_data_reg[31]/C
                         clock pessimism              0.078    11.693    
                         clock uncertainty           -0.057    11.636    
    SLICE_X141Y182       FDRE (Setup_fdre_C_CE)      -0.205    11.431    bridge_data_reg[31]
  -------------------------------------------------------------------
                         required time                         11.431    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_stb_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.239ns  (logic 3.861ns (41.789%)  route 5.378ns (58.211%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 11.549 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        1.727     1.727    sys_clk
    SLICE_X150Y172       FDRE                                         r  bridge_word_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y172       FDRE (Prop_fdre_C_Q)         0.518     2.245 r  bridge_word_counter_reg[0]/Q
                         net (fo=6, routed)           0.803     3.048    bridge_word_counter[0]
    SLICE_X154Y172       LUT2 (Prop_lut2_I1_O)        0.124     3.172 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.172    tag_mem_reg_i_43_n_0
    SLICE_X154Y172       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.685 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.685    tag_mem_reg_i_33_n_0
    SLICE_X154Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.802 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.802    tag_mem_reg_i_32_n_0
    SLICE_X154Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.919 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.009     3.928    tag_mem_reg_i_31_n_0
    SLICE_X154Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.045    tag_mem_reg_i_37_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.162 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.162    tag_mem_reg_i_36_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.279 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.279    tag_mem_reg_i_35_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.396 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.396    tag_mem_reg_i_34_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.615 r  tag_mem_reg_i_40/O[0]
                         net (fo=1, routed)           0.680     5.295    lm32_cpu/load_store_unit/bridge_wishbone_adr[28]
    SLICE_X153Y174       LUT5 (Prop_lut5_I0_O)        0.295     5.590 r  lm32_cpu/load_store_unit/tag_mem_reg_i_28/O
                         net (fo=13, routed)          0.763     6.353    lm32_cpu/load_store_unit/tag_mem_reg
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.477 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.477    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X156Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 f  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.930     7.956    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X152Y177       LUT3 (Prop_lut3_I0_O)        0.124     8.080 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.602     8.683    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X146Y177       LUT6 (Prop_lut6_I0_O)        0.124     8.807 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.587     9.393    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X143Y178       LUT4 (Prop_lut4_I0_O)        0.124     9.517 f  lm32_cpu/load_store_unit/wb_data_m[31]_i_1/O
                         net (fo=37, routed)          0.706    10.224    lm32_cpu/load_store_unit/dcache/wb_load_complete
    SLICE_X138Y179       LUT4 (Prop_lut4_I0_O)        0.118    10.342 f  lm32_cpu/load_store_unit/dcache/d_stb_o_i_2/O
                         net (fo=1, routed)           0.299    10.640    lm32_cpu/load_store_unit/dcache/d_stb_o_i_2_n_0
    SLICE_X139Y178       LUT4 (Prop_lut4_I3_O)        0.326    10.966 r  lm32_cpu/load_store_unit/dcache/d_stb_o_i_1/O
                         net (fo=1, routed)           0.000    10.966    lm32_cpu/load_store_unit/dcache_n_44
    SLICE_X139Y178       FDRE                                         r  lm32_cpu/load_store_unit/d_stb_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3297, routed)        1.549    11.549    lm32_cpu/load_store_unit/out
    SLICE_X139Y178       FDRE                                         r  lm32_cpu/load_store_unit/d_stb_o_reg/C
                         clock pessimism              0.078    11.627    
                         clock uncertainty           -0.057    11.570    
    SLICE_X139Y178       FDRE (Setup_fdre_C_D)        0.029    11.599    lm32_cpu/load_store_unit/d_stb_o_reg
  -------------------------------------------------------------------
                         required time                         11.599    
                         arrival time                         -10.966    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 3.541ns (38.997%)  route 5.539ns (61.003%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 11.615 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        1.727     1.727    sys_clk
    SLICE_X150Y172       FDRE                                         r  bridge_word_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y172       FDRE (Prop_fdre_C_Q)         0.518     2.245 r  bridge_word_counter_reg[0]/Q
                         net (fo=6, routed)           0.803     3.048    bridge_word_counter[0]
    SLICE_X154Y172       LUT2 (Prop_lut2_I1_O)        0.124     3.172 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.172    tag_mem_reg_i_43_n_0
    SLICE_X154Y172       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.685 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.685    tag_mem_reg_i_33_n_0
    SLICE_X154Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.802 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.802    tag_mem_reg_i_32_n_0
    SLICE_X154Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.919 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.009     3.928    tag_mem_reg_i_31_n_0
    SLICE_X154Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.045    tag_mem_reg_i_37_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.162 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.162    tag_mem_reg_i_36_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.279 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.279    tag_mem_reg_i_35_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.396 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.396    tag_mem_reg_i_34_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.615 r  tag_mem_reg_i_40/O[0]
                         net (fo=1, routed)           0.680     5.295    lm32_cpu/load_store_unit/bridge_wishbone_adr[28]
    SLICE_X153Y174       LUT5 (Prop_lut5_I0_O)        0.295     5.590 r  lm32_cpu/load_store_unit/tag_mem_reg_i_28/O
                         net (fo=13, routed)          0.763     6.353    lm32_cpu/load_store_unit/tag_mem_reg
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.477 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.477    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X156Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.930     7.956    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X152Y177       LUT3 (Prop_lut3_I0_O)        0.124     8.080 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.602     8.683    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X146Y177       LUT6 (Prop_lut6_I0_O)        0.124     8.807 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.546     9.352    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X145Y178       LUT3 (Prop_lut3_I0_O)        0.124     9.476 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.480     9.957    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X143Y179       LUT6 (Prop_lut6_I5_O)        0.124    10.081 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.726    10.807    lm32_cpu_n_124
    SLICE_X140Y182       FDRE                                         r  bridge_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3297, routed)        1.615    11.615    sys_clk
    SLICE_X140Y182       FDRE                                         r  bridge_data_reg[13]/C
                         clock pessimism              0.078    11.693    
                         clock uncertainty           -0.057    11.636    
    SLICE_X140Y182       FDRE (Setup_fdre_C_CE)      -0.169    11.467    bridge_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.467    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 3.541ns (38.997%)  route 5.539ns (61.003%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 11.615 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        1.727     1.727    sys_clk
    SLICE_X150Y172       FDRE                                         r  bridge_word_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y172       FDRE (Prop_fdre_C_Q)         0.518     2.245 r  bridge_word_counter_reg[0]/Q
                         net (fo=6, routed)           0.803     3.048    bridge_word_counter[0]
    SLICE_X154Y172       LUT2 (Prop_lut2_I1_O)        0.124     3.172 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.172    tag_mem_reg_i_43_n_0
    SLICE_X154Y172       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.685 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.685    tag_mem_reg_i_33_n_0
    SLICE_X154Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.802 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.802    tag_mem_reg_i_32_n_0
    SLICE_X154Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.919 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.009     3.928    tag_mem_reg_i_31_n_0
    SLICE_X154Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.045    tag_mem_reg_i_37_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.162 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.162    tag_mem_reg_i_36_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.279 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.279    tag_mem_reg_i_35_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.396 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.396    tag_mem_reg_i_34_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.615 r  tag_mem_reg_i_40/O[0]
                         net (fo=1, routed)           0.680     5.295    lm32_cpu/load_store_unit/bridge_wishbone_adr[28]
    SLICE_X153Y174       LUT5 (Prop_lut5_I0_O)        0.295     5.590 r  lm32_cpu/load_store_unit/tag_mem_reg_i_28/O
                         net (fo=13, routed)          0.763     6.353    lm32_cpu/load_store_unit/tag_mem_reg
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.477 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.477    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X156Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.930     7.956    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X152Y177       LUT3 (Prop_lut3_I0_O)        0.124     8.080 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.602     8.683    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X146Y177       LUT6 (Prop_lut6_I0_O)        0.124     8.807 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.546     9.352    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X145Y178       LUT3 (Prop_lut3_I0_O)        0.124     9.476 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.480     9.957    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X143Y179       LUT6 (Prop_lut6_I5_O)        0.124    10.081 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.726    10.807    lm32_cpu_n_124
    SLICE_X140Y182       FDRE                                         r  bridge_data_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3297, routed)        1.615    11.615    sys_clk
    SLICE_X140Y182       FDRE                                         r  bridge_data_reg[21]/C
                         clock pessimism              0.078    11.693    
                         clock uncertainty           -0.057    11.636    
    SLICE_X140Y182       FDRE (Setup_fdre_C_CE)      -0.169    11.467    bridge_data_reg[21]
  -------------------------------------------------------------------
                         required time                         11.467    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 3.541ns (38.997%)  route 5.539ns (61.003%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 11.615 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        1.727     1.727    sys_clk
    SLICE_X150Y172       FDRE                                         r  bridge_word_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y172       FDRE (Prop_fdre_C_Q)         0.518     2.245 r  bridge_word_counter_reg[0]/Q
                         net (fo=6, routed)           0.803     3.048    bridge_word_counter[0]
    SLICE_X154Y172       LUT2 (Prop_lut2_I1_O)        0.124     3.172 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.172    tag_mem_reg_i_43_n_0
    SLICE_X154Y172       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.685 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.685    tag_mem_reg_i_33_n_0
    SLICE_X154Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.802 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.802    tag_mem_reg_i_32_n_0
    SLICE_X154Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.919 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.009     3.928    tag_mem_reg_i_31_n_0
    SLICE_X154Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.045    tag_mem_reg_i_37_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.162 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.162    tag_mem_reg_i_36_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.279 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.279    tag_mem_reg_i_35_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.396 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.396    tag_mem_reg_i_34_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.615 r  tag_mem_reg_i_40/O[0]
                         net (fo=1, routed)           0.680     5.295    lm32_cpu/load_store_unit/bridge_wishbone_adr[28]
    SLICE_X153Y174       LUT5 (Prop_lut5_I0_O)        0.295     5.590 r  lm32_cpu/load_store_unit/tag_mem_reg_i_28/O
                         net (fo=13, routed)          0.763     6.353    lm32_cpu/load_store_unit/tag_mem_reg
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.477 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.477    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X156Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.930     7.956    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X152Y177       LUT3 (Prop_lut3_I0_O)        0.124     8.080 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.602     8.683    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X146Y177       LUT6 (Prop_lut6_I0_O)        0.124     8.807 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.546     9.352    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X145Y178       LUT3 (Prop_lut3_I0_O)        0.124     9.476 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.480     9.957    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X143Y179       LUT6 (Prop_lut6_I5_O)        0.124    10.081 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.726    10.807    lm32_cpu_n_124
    SLICE_X140Y182       FDRE                                         r  bridge_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3297, routed)        1.615    11.615    sys_clk
    SLICE_X140Y182       FDRE                                         r  bridge_data_reg[22]/C
                         clock pessimism              0.078    11.693    
                         clock uncertainty           -0.057    11.636    
    SLICE_X140Y182       FDRE (Setup_fdre_C_CE)      -0.169    11.467    bridge_data_reg[22]
  -------------------------------------------------------------------
                         required time                         11.467    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.080ns  (logic 3.541ns (38.997%)  route 5.539ns (61.003%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.615ns = ( 11.615 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        1.727     1.727    sys_clk
    SLICE_X150Y172       FDRE                                         r  bridge_word_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y172       FDRE (Prop_fdre_C_Q)         0.518     2.245 r  bridge_word_counter_reg[0]/Q
                         net (fo=6, routed)           0.803     3.048    bridge_word_counter[0]
    SLICE_X154Y172       LUT2 (Prop_lut2_I1_O)        0.124     3.172 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.172    tag_mem_reg_i_43_n_0
    SLICE_X154Y172       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.685 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.685    tag_mem_reg_i_33_n_0
    SLICE_X154Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.802 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.802    tag_mem_reg_i_32_n_0
    SLICE_X154Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.919 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.009     3.928    tag_mem_reg_i_31_n_0
    SLICE_X154Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.045    tag_mem_reg_i_37_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.162 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.162    tag_mem_reg_i_36_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.279 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.279    tag_mem_reg_i_35_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.396 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.396    tag_mem_reg_i_34_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.615 r  tag_mem_reg_i_40/O[0]
                         net (fo=1, routed)           0.680     5.295    lm32_cpu/load_store_unit/bridge_wishbone_adr[28]
    SLICE_X153Y174       LUT5 (Prop_lut5_I0_O)        0.295     5.590 r  lm32_cpu/load_store_unit/tag_mem_reg_i_28/O
                         net (fo=13, routed)          0.763     6.353    lm32_cpu/load_store_unit/tag_mem_reg
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.477 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.477    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X156Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.930     7.956    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X152Y177       LUT3 (Prop_lut3_I0_O)        0.124     8.080 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.602     8.683    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X146Y177       LUT6 (Prop_lut6_I0_O)        0.124     8.807 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.546     9.352    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X145Y178       LUT3 (Prop_lut3_I0_O)        0.124     9.476 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.480     9.957    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X143Y179       LUT6 (Prop_lut6_I5_O)        0.124    10.081 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.726    10.807    lm32_cpu_n_124
    SLICE_X140Y182       FDRE                                         r  bridge_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3297, routed)        1.615    11.615    sys_clk
    SLICE_X140Y182       FDRE                                         r  bridge_data_reg[27]/C
                         clock pessimism              0.078    11.693    
                         clock uncertainty           -0.057    11.636    
    SLICE_X140Y182       FDRE (Setup_fdre_C_CE)      -0.169    11.467    bridge_data_reg[27]
  -------------------------------------------------------------------
                         required time                         11.467    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_adr_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.219ns  (logic 3.665ns (39.755%)  route 5.554ns (60.245%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 11.550 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        1.727     1.727    sys_clk
    SLICE_X150Y172       FDRE                                         r  bridge_word_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y172       FDRE (Prop_fdre_C_Q)         0.518     2.245 r  bridge_word_counter_reg[0]/Q
                         net (fo=6, routed)           0.803     3.048    bridge_word_counter[0]
    SLICE_X154Y172       LUT2 (Prop_lut2_I1_O)        0.124     3.172 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.172    tag_mem_reg_i_43_n_0
    SLICE_X154Y172       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.685 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.685    tag_mem_reg_i_33_n_0
    SLICE_X154Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.802 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.802    tag_mem_reg_i_32_n_0
    SLICE_X154Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.919 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.009     3.928    tag_mem_reg_i_31_n_0
    SLICE_X154Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.045    tag_mem_reg_i_37_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.162 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.162    tag_mem_reg_i_36_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.279 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.279    tag_mem_reg_i_35_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.396 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.396    tag_mem_reg_i_34_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.615 r  tag_mem_reg_i_40/O[0]
                         net (fo=1, routed)           0.680     5.295    lm32_cpu/load_store_unit/bridge_wishbone_adr[28]
    SLICE_X153Y174       LUT5 (Prop_lut5_I0_O)        0.295     5.590 r  lm32_cpu/load_store_unit/tag_mem_reg_i_28/O
                         net (fo=13, routed)          0.763     6.353    lm32_cpu/load_store_unit/tag_mem_reg
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.477 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.477    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X156Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.930     7.956    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X152Y177       LUT3 (Prop_lut3_I0_O)        0.124     8.080 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.602     8.683    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X146Y177       LUT6 (Prop_lut6_I0_O)        0.124     8.807 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.587     9.393    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X143Y178       LUT4 (Prop_lut4_I0_O)        0.124     9.517 r  lm32_cpu/load_store_unit/wb_data_m[31]_i_1/O
                         net (fo=37, routed)          0.706    10.224    lm32_cpu/load_store_unit/dcache/wb_load_complete
    SLICE_X138Y179       LUT5 (Prop_lut5_I4_O)        0.124    10.348 r  lm32_cpu/load_store_unit/dcache/d_adr_o[3]_i_2/O
                         net (fo=2, routed)           0.474    10.822    lm32_cpu/load_store_unit/dcache/d_adr_o[3]_i_2_n_0
    SLICE_X136Y179       LUT6 (Prop_lut6_I1_O)        0.124    10.946 r  lm32_cpu/load_store_unit/dcache/d_adr_o[3]_i_1/O
                         net (fo=1, routed)           0.000    10.946    lm32_cpu/load_store_unit/dcache_n_151
    SLICE_X136Y179       FDRE                                         r  lm32_cpu/load_store_unit/d_adr_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3297, routed)        1.550    11.550    lm32_cpu/load_store_unit/out
    SLICE_X136Y179       FDRE                                         r  lm32_cpu/load_store_unit/d_adr_o_reg[3]/C
                         clock pessimism              0.078    11.628    
                         clock uncertainty           -0.057    11.571    
    SLICE_X136Y179       FDRE (Setup_fdre_C_D)        0.081    11.652    lm32_cpu/load_store_unit/d_adr_o_reg[3]
  -------------------------------------------------------------------
                         required time                         11.652    
                         arrival time                         -10.946    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.722ns  (required time - arrival time)
  Source:                 sdram_bankmachine7_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_choose_req_grant_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 3.034ns (33.026%)  route 6.153ns (66.974%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 11.625 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        1.815     1.815    sys_clk
    SLICE_X158Y161       FDRE                                         r  sdram_bankmachine7_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y161       FDRE (Prop_fdre_C_Q)         0.518     2.333 r  sdram_bankmachine7_consume_reg[1]/Q
                         net (fo=26, routed)          1.033     3.366    storage_9_reg_0_7_12_17/ADDRA1
    SLICE_X158Y160       RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.512 r  storage_9_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.775     4.287    p_0_in5_in[4]
    SLICE_X159Y159       LUT6 (Prop_lut6_I2_O)        0.328     4.615 r  sdram_bankmachine7_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.615    sdram_bankmachine7_count[2]_i_11_n_0
    SLICE_X159Y159       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.165 r  sdram_bankmachine7_count_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.165    sdram_bankmachine7_count_reg[2]_i_7_n_0
    SLICE_X159Y160       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.436 f  sdram_bankmachine7_count_reg[2]_i_6/CO[0]
                         net (fo=2, routed)           0.467     5.903    sdram_bankmachine7_hit
    SLICE_X157Y160       LUT6 (Prop_lut6_I4_O)        0.373     6.276 r  sdram_bankmachine7_count[2]_i_4/O
                         net (fo=3, routed)           0.508     6.783    sdram_bankmachine7_count[2]_i_4_n_0
    SLICE_X156Y160       LUT6 (Prop_lut6_I3_O)        0.124     6.907 r  sdram_choose_req_grant[2]_i_11/O
                         net (fo=9, routed)           1.339     8.247    sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X145Y155       LUT2 (Prop_lut2_I1_O)        0.150     8.397 f  sdram_choose_req_grant[2]_i_3/O
                         net (fo=9, routed)           0.642     9.039    sdram_choose_req_grant[2]_i_3_n_0
    SLICE_X145Y154       LUT6 (Prop_lut6_I5_O)        0.326     9.365 r  sdram_choose_req_grant[2]_i_17/O
                         net (fo=1, routed)           0.675    10.040    sdram_choose_req_grant[2]_i_17_n_0
    SLICE_X146Y155       LUT6 (Prop_lut6_I3_O)        0.124    10.164 r  sdram_choose_req_grant[2]_i_6/O
                         net (fo=3, routed)           0.714    10.878    sdram_choose_req_grant[2]_i_6_n_0
    SLICE_X144Y154       LUT6 (Prop_lut6_I4_O)        0.124    11.002 r  sdram_choose_req_grant[1]_i_1/O
                         net (fo=1, routed)           0.000    11.002    sdram_choose_req_grant[1]_i_1_n_0
    SLICE_X144Y154       FDRE                                         r  sdram_choose_req_grant_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3297, routed)        1.625    11.625    sys_clk
    SLICE_X144Y154       FDRE                                         r  sdram_choose_req_grant_reg[1]/C
                         clock pessimism              0.078    11.703    
                         clock uncertainty           -0.057    11.646    
    SLICE_X144Y154       FDRE (Setup_fdre_C_D)        0.077    11.723    sdram_choose_req_grant_reg[1]
  -------------------------------------------------------------------
                         required time                         11.723    
                         arrival time                         -11.002    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 bridge_word_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/d_adr_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.164ns  (logic 3.665ns (39.992%)  route 5.499ns (60.008%))
  Logic Levels:           17  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 11.550 - 10.000 ) 
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        1.727     1.727    sys_clk
    SLICE_X150Y172       FDRE                                         r  bridge_word_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y172       FDRE (Prop_fdre_C_Q)         0.518     2.245 r  bridge_word_counter_reg[0]/Q
                         net (fo=6, routed)           0.803     3.048    bridge_word_counter[0]
    SLICE_X154Y172       LUT2 (Prop_lut2_I1_O)        0.124     3.172 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     3.172    tag_mem_reg_i_43_n_0
    SLICE_X154Y172       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.685 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.685    tag_mem_reg_i_33_n_0
    SLICE_X154Y173       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.802 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.802    tag_mem_reg_i_32_n_0
    SLICE_X154Y174       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.919 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.009     3.928    tag_mem_reg_i_31_n_0
    SLICE_X154Y175       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.045 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     4.045    tag_mem_reg_i_37_n_0
    SLICE_X154Y176       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.162 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.162    tag_mem_reg_i_36_n_0
    SLICE_X154Y177       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.279 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.279    tag_mem_reg_i_35_n_0
    SLICE_X154Y178       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.396 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.396    tag_mem_reg_i_34_n_0
    SLICE_X154Y179       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.615 r  tag_mem_reg_i_40/O[0]
                         net (fo=1, routed)           0.680     5.295    lm32_cpu/load_store_unit/bridge_wishbone_adr[28]
    SLICE_X153Y174       LUT5 (Prop_lut5_I0_O)        0.295     5.590 r  lm32_cpu/load_store_unit/tag_mem_reg_i_28/O
                         net (fo=13, routed)          0.763     6.353    lm32_cpu/load_store_unit/tag_mem_reg
    SLICE_X156Y176       LUT6 (Prop_lut6_I4_O)        0.124     6.477 r  lm32_cpu/load_store_unit/tag_mem_reg_i_47/O
                         net (fo=1, routed)           0.000     6.477    lm32_cpu/load_store_unit/tag_mem_reg_i_47_n_0
    SLICE_X156Y176       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.027 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           0.930     7.956    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X152Y177       LUT3 (Prop_lut3_I0_O)        0.124     8.080 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_6/O
                         net (fo=1, routed)           0.602     8.683    lm32_cpu/load_store_unit/icache_refill_data[31]_i_6_n_0
    SLICE_X146Y177       LUT6 (Prop_lut6_I0_O)        0.124     8.807 f  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=3, routed)           0.587     9.393    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X143Y178       LUT4 (Prop_lut4_I0_O)        0.124     9.517 r  lm32_cpu/load_store_unit/wb_data_m[31]_i_1/O
                         net (fo=37, routed)          0.706    10.224    lm32_cpu/load_store_unit/dcache/wb_load_complete
    SLICE_X138Y179       LUT5 (Prop_lut5_I4_O)        0.124    10.348 r  lm32_cpu/load_store_unit/dcache/d_adr_o[3]_i_2/O
                         net (fo=2, routed)           0.420    10.767    lm32_cpu/load_store_unit/dcache/d_adr_o[3]_i_2_n_0
    SLICE_X136Y179       LUT6 (Prop_lut6_I1_O)        0.124    10.891 r  lm32_cpu/load_store_unit/dcache/d_adr_o[2]_i_1/O
                         net (fo=1, routed)           0.000    10.891    lm32_cpu/load_store_unit/dcache_n_152
    SLICE_X136Y179       FDRE                                         r  lm32_cpu/load_store_unit/d_adr_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3297, routed)        1.550    11.550    lm32_cpu/load_store_unit/out
    SLICE_X136Y179       FDRE                                         r  lm32_cpu/load_store_unit/d_adr_o_reg[2]/C
                         clock pessimism              0.078    11.628    
                         clock uncertainty           -0.057    11.571    
    SLICE_X136Y179       FDRE (Setup_fdre_C_D)        0.077    11.648    lm32_cpu/load_store_unit/d_adr_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.648    
                         arrival time                         -10.891    
  -------------------------------------------------------------------
                         slack                                  0.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.533%)  route 0.170ns (53.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.608     0.608    lm32_cpu/instruction_unit/out
    SLICE_X140Y180       FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y180       FDRE (Prop_fdre_C_Q)         0.148     0.756 r  lm32_cpu/instruction_unit/icache_refill_data_reg[9]/Q
                         net (fo=1, routed)           0.170     0.926    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][9]
    RAMB36_X7Y35         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.918     0.918    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y35         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.256     0.662    
    RAMB36_X7Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243     0.905    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.608     0.608    lm32_cpu/instruction_unit/out
    SLICE_X140Y180       FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y180       FDRE (Prop_fdre_C_Q)         0.148     0.756 r  lm32_cpu/instruction_unit/icache_refill_data_reg[29]/Q
                         net (fo=1, routed)           0.171     0.926    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][29]
    RAMB36_X7Y35         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.918     0.918    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y35         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.256     0.662    
    RAMB36_X7Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.243     0.905    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.386%)  route 0.247ns (63.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.608     0.608    lm32_cpu/instruction_unit/out
    SLICE_X141Y180       FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y180       FDRE (Prop_fdre_C_Q)         0.141     0.749 r  lm32_cpu/instruction_unit/icache_refill_data_reg[20]/Q
                         net (fo=1, routed)           0.247     0.995    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][20]
    RAMB36_X7Y35         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.918     0.918    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y35         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.256     0.662    
    RAMB36_X7Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.296     0.958    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.828%)  route 0.220ns (63.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.607     0.607    lm32_cpu/instruction_unit/out
    SLICE_X141Y179       FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y179       FDRE (Prop_fdre_C_Q)         0.128     0.735 r  lm32_cpu/instruction_unit/icache_refill_data_reg[30]/Q
                         net (fo=1, routed)           0.220     0.954    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][30]
    RAMB36_X7Y35         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.918     0.918    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y35         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.256     0.662    
    RAMB36_X7Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.243     0.905    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 lm32_cpu/load_store_unit/dcache/refill_address_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.417%)  route 0.263ns (61.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.604     0.604    lm32_cpu/load_store_unit/dcache/out
    SLICE_X140Y176       FDRE                                         r  lm32_cpu/load_store_unit/dcache/refill_address_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y176       FDRE (Prop_fdre_C_Q)         0.164     0.768 r  lm32_cpu/load_store_unit/dcache/refill_address_reg[20]/Q
                         net (fo=2, routed)           0.263     1.031    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/Q[16]
    RAMB18_X7Y69         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.918     0.918    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/out
    RAMB18_X7Y69         RAMB18E1                                     r  lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.684    
    RAMB18_X7Y69         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.296     0.980    lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.128ns (36.109%)  route 0.226ns (63.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.607     0.607    lm32_cpu/instruction_unit/out
    SLICE_X141Y179       FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y179       FDRE (Prop_fdre_C_Q)         0.128     0.735 r  lm32_cpu/instruction_unit/icache_refill_data_reg[6]/Q
                         net (fo=1, routed)           0.226     0.961    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][6]
    RAMB36_X7Y35         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.918     0.918    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y35         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.256     0.662    
    RAMB36_X7Y35         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     0.905    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.741%)  route 0.243ns (63.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.586     0.586    lm32_cpu/out
    SLICE_X121Y183       FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y183       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=98, routed)          0.243     0.969    lm32_cpu/registers_reg_r1_0_31_12_17/ADDRD0
    SLICE_X120Y183       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.855     0.855    lm32_cpu/registers_reg_r1_0_31_12_17/WCLK
    SLICE_X120Y183       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X120Y183       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    lm32_cpu/registers_reg_r1_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.741%)  route 0.243ns (63.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.586     0.586    lm32_cpu/out
    SLICE_X121Y183       FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y183       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=98, routed)          0.243     0.969    lm32_cpu/registers_reg_r1_0_31_12_17/ADDRD0
    SLICE_X120Y183       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.855     0.855    lm32_cpu/registers_reg_r1_0_31_12_17/WCLK
    SLICE_X120Y183       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X120Y183       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.741%)  route 0.243ns (63.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.586     0.586    lm32_cpu/out
    SLICE_X121Y183       FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y183       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=98, routed)          0.243     0.969    lm32_cpu/registers_reg_r1_0_31_12_17/ADDRD0
    SLICE_X120Y183       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.855     0.855    lm32_cpu/registers_reg_r1_0_31_12_17/WCLK
    SLICE_X120Y183       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X120Y183       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    lm32_cpu/registers_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.741%)  route 0.243ns (63.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.586     0.586    lm32_cpu/out
    SLICE_X121Y183       FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y183       FDRE (Prop_fdre_C_Q)         0.141     0.727 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=98, routed)          0.243     0.969    lm32_cpu/registers_reg_r1_0_31_12_17/ADDRD0
    SLICE_X120Y183       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3297, routed)        0.855     0.855    lm32_cpu/registers_reg_r1_0_31_12_17/WCLK
    SLICE_X120Y183       RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
                         clock pessimism             -0.256     0.599    
    SLICE_X120Y183       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.909    lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y69     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X7Y70     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y36    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y30    memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y32    memdat_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y33    memdat_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y35    memdat_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y31    memdat_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y32    memdat_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y179  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y179  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y179  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y179  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y179  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y179  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y179  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y179  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y180  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y180  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y183  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y183  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y183  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y183  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y183  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y183  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y183  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y183  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y185  lm32_cpu/registers_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y185  lm32_cpu/registers_reg_r2_0_31_24_29/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.736 (r) | FAST    |     4.179 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.738 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.666 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.743 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.671 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.749 (r) | FAST    |     4.774 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.677 (f) | FAST    |     4.774 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.722 (r) | FAST    |     4.752 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.650 (f) | FAST    |     4.752 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.720 (r) | FAST    |     4.750 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.648 (f) | FAST    |     4.750 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.742 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.670 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.737 (r) | FAST    |     4.766 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.665 (f) | FAST    |     4.766 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.752 (r) | FAST    |     4.776 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.680 (f) | FAST    |     4.776 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.734 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.723 (r) | FAST    |     4.754 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.651 (f) | FAST    |     4.754 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.746 (r) | FAST    |     4.777 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.674 (f) | FAST    |     4.777 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.731 (r) | FAST    |     4.763 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.659 (f) | FAST    |     4.763 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.716 (r) | FAST    |     4.748 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.644 (f) | FAST    |     4.748 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.733 (r) | FAST    |     4.765 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.661 (f) | FAST    |     4.765 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.726 (r) | FAST    |     4.758 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.654 (f) | FAST    |     4.758 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.175 (r) | SLOW    |     0.091 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     6.789 (r) | SLOW    |    -2.536 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     7.329 (r) | SLOW    |    -2.728 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |    10.213 (r) | SLOW    |    -2.632 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      6.794 (r) | SLOW    |      1.628 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.937 (r) | SLOW    |      1.641 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.459 (r) | SLOW    |      1.461 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      6.937 (r) | SLOW    |      1.703 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.107 (r) | SLOW    |      1.791 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.796 (r) | SLOW    |      1.584 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      6.944 (r) | SLOW    |      1.694 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.491 (r) | SLOW    |      1.479 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.247 (r) | SLOW    |      1.833 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.015 (r) | SLOW    |      2.195 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.259 (r) | SLOW    |      1.836 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.552 (r) | SLOW    |      1.981 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      8.017 (r) | SLOW    |      2.191 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.157 (r) | SLOW    |      2.261 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.702 (r) | SLOW    |      2.039 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.159 (r) | SLOW    |      2.256 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      6.791 (r) | SLOW    |      1.603 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      7.864 (r) | SLOW    |      2.093 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      6.792 (r) | SLOW    |      1.605 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      7.865 (r) | SLOW    |      2.091 (r) | FAST    |               |
sys_clk   | oled_dc          | FDRE           | -     |     14.509 (r) | SLOW    |      5.620 (r) | FAST    |               |
sys_clk   | oled_res         | FDRE           | -     |     11.492 (r) | SLOW    |      4.070 (r) | FAST    |               |
sys_clk   | oled_sclk        | FDRE           | -     |     11.844 (r) | SLOW    |      4.255 (r) | FAST    |               |
sys_clk   | oled_sdin        | FDRE           | -     |     11.843 (r) | SLOW    |      4.204 (r) | FAST    |               |
sys_clk   | oled_vbat        | FDRE           | -     |     12.084 (r) | SLOW    |      4.315 (r) | FAST    |               |
sys_clk   | oled_vdd         | FDRE           | -     |     11.381 (r) | SLOW    |      3.932 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     14.155 (r) | SLOW    |      5.514 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     15.132 (r) | SLOW    |      5.445 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     12.013 (r) | SLOW    |      4.059 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.136 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.376 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.133 ns
Ideal Clock Offset to Actual Clock: 2.711 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.738 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.666 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.743 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.671 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.749 (r) | FAST    |   4.774 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.677 (f) | FAST    |   4.774 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.722 (r) | FAST    |   4.752 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.650 (f) | FAST    |   4.752 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.720 (r) | FAST    |   4.750 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.648 (f) | FAST    |   4.750 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.742 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.670 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.737 (r) | FAST    |   4.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.665 (f) | FAST    |   4.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.752 (r) | FAST    |   4.776 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.680 (f) | FAST    |   4.776 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.734 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.662 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.723 (r) | FAST    |   4.754 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.651 (f) | FAST    |   4.754 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.746 (r) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.674 (f) | FAST    |   4.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.731 (r) | FAST    |   4.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.659 (f) | FAST    |   4.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.716 (r) | FAST    |   4.748 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.644 (f) | FAST    |   4.748 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.733 (r) | FAST    |   4.765 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.661 (f) | FAST    |   4.765 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.726 (r) | FAST    |   4.758 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.654 (f) | FAST    |   4.758 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.644 (f) | FAST    |   4.777 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.700 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.794 (r) | SLOW    |   1.628 (r) | FAST    |    0.336 |
ddram_dq[1]        |   6.937 (r) | SLOW    |   1.641 (r) | FAST    |    0.478 |
ddram_dq[2]        |   6.459 (r) | SLOW    |   1.461 (r) | FAST    |    0.000 |
ddram_dq[3]        |   6.937 (r) | SLOW    |   1.703 (r) | FAST    |    0.478 |
ddram_dq[4]        |   7.107 (r) | SLOW    |   1.791 (r) | FAST    |    0.648 |
ddram_dq[5]        |   6.796 (r) | SLOW    |   1.584 (r) | FAST    |    0.337 |
ddram_dq[6]        |   6.944 (r) | SLOW    |   1.694 (r) | FAST    |    0.486 |
ddram_dq[7]        |   6.491 (r) | SLOW    |   1.479 (r) | FAST    |    0.032 |
ddram_dq[8]        |   7.247 (r) | SLOW    |   1.833 (r) | FAST    |    0.788 |
ddram_dq[9]        |   8.015 (r) | SLOW    |   2.195 (r) | FAST    |    1.556 |
ddram_dq[10]       |   7.259 (r) | SLOW    |   1.836 (r) | FAST    |    0.800 |
ddram_dq[11]       |   7.552 (r) | SLOW    |   1.981 (r) | FAST    |    1.094 |
ddram_dq[12]       |   8.017 (r) | SLOW    |   2.191 (r) | FAST    |    1.558 |
ddram_dq[13]       |   8.157 (r) | SLOW    |   2.261 (r) | FAST    |    1.698 |
ddram_dq[14]       |   7.702 (r) | SLOW    |   2.039 (r) | FAST    |    1.243 |
ddram_dq[15]       |   8.159 (r) | SLOW    |   2.256 (r) | FAST    |    1.700 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.159 (r) | SLOW    |   1.461 (r) | FAST    |    1.700 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.074 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.791 (r) | SLOW    |   1.603 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.864 (r) | SLOW    |   2.093 (r) | FAST    |    1.073 |
ddram_dqs_p[0]     |   6.792 (r) | SLOW    |   1.605 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.865 (r) | SLOW    |   2.091 (r) | FAST    |    1.074 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.865 (r) | SLOW    |   1.603 (r) | FAST    |    1.074 |
-------------------+-------------+---------+-------------+---------+----------+




