$date
  Tue Feb 13 15:41:17 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module demultiplexer_tb $end
$var reg 1 ! input_sig $end
$var reg 1 " select_2_sig $end
$var reg 1 # select_1_sig $end
$var reg 1 $ select_0_sig $end
$var reg 1 % output_7_sig $end
$var reg 1 & output_6_sig $end
$var reg 1 ' output_5_sig $end
$var reg 1 ( output_4_sig $end
$var reg 1 ) output_3_sig $end
$var reg 1 * output_2_sig $end
$var reg 1 + output_1_sig $end
$var reg 1 , output_0_sig $end
$scope module dut $end
$var reg 1 - input $end
$var reg 1 . select_2 $end
$var reg 1 / select_1 $end
$var reg 1 0 select_0 $end
$var reg 1 1 output_7 $end
$var reg 1 2 output_6 $end
$var reg 1 3 output_5 $end
$var reg 1 4 output_4 $end
$var reg 1 5 output_3 $end
$var reg 1 6 output_2 $end
$var reg 1 7 output_1 $end
$var reg 1 8 output_0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
1#
1$
1%
0&
0'
0(
0)
0*
0+
0,
1-
1.
1/
10
11
02
03
04
05
06
07
08
#10000000
0!
0$
0%
0-
00
01
#20000000
1!
0#
1(
1-
0/
14
#30000000
