===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 27.9711 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.3362 (  9.1%)    4.3362 ( 15.5%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.5746 (  7.5%)    3.5746 ( 12.8%)    Parse modules
    0.6583 (  1.4%)    0.6583 (  2.4%)    Verify circuit
   21.4434 ( 44.9%)   13.2622 ( 47.4%)  'firrtl.circuit' Pipeline
    0.6303 (  1.3%)    0.6303 (  2.3%)    LowerFIRRTLAnnotations
    2.9511 (  6.2%)    1.4758 (  5.3%)    'firrtl.module' Pipeline
    1.2680 (  2.7%)    0.6341 (  2.3%)      DropName
    1.6786 (  3.5%)    0.8401 (  3.0%)      CSE
    0.0013 (  0.0%)    0.0009 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1052 (  0.2%)    0.0529 (  0.2%)    'firrtl.module' Pipeline
    0.1020 (  0.2%)    0.0518 (  0.2%)      LowerCHIRRTLPass
    0.1619 (  0.3%)    0.1619 (  0.6%)    InferWidths
    0.4076 (  0.9%)    0.4076 (  1.5%)    MemToRegOfVec
    0.6843 (  1.4%)    0.6843 (  2.4%)    InferResets
    0.0712 (  0.1%)    0.0712 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1200 (  0.3%)    0.1200 (  0.4%)    WireDFT
    0.5508 (  1.2%)    0.2755 (  1.0%)    'firrtl.module' Pipeline
    0.5480 (  1.1%)    0.2744 (  1.0%)      FlattenMemory
    0.4899 (  1.0%)    0.4899 (  1.8%)    LowerFIRRTLTypes
    0.6636 (  1.4%)    0.3345 (  1.2%)    'firrtl.module' Pipeline
    0.6422 (  1.3%)    0.3228 (  1.2%)      ExpandWhens
    0.0171 (  0.0%)    0.0094 (  0.0%)      SFCCompat
    0.6340 (  1.3%)    0.6340 (  2.3%)    Inliner
    0.5923 (  1.2%)    0.2963 (  1.1%)    'firrtl.module' Pipeline
    0.5896 (  1.2%)    0.2950 (  1.1%)      RandomizeRegisterInit
    0.9422 (  2.0%)    0.9422 (  3.4%)    CheckCombCycles
    0.0725 (  0.2%)    0.0725 (  0.3%)      (A) circt::firrtl::InstanceGraph
    2.3363 (  4.9%)    1.1685 (  4.2%)    'firrtl.module' Pipeline
    2.0478 (  4.3%)    1.0260 (  3.7%)      Canonicalizer
    0.2839 (  0.6%)    0.1433 (  0.5%)      InferReadWrite
    0.1931 (  0.4%)    0.1931 (  0.7%)    PrefixModules
    0.0623 (  0.1%)    0.0623 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    1.7265 (  3.6%)    1.7265 (  6.2%)    IMConstProp
    0.0626 (  0.1%)    0.0626 (  0.2%)    AddSeqMemPorts
    0.0623 (  0.1%)    0.0623 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.2634 (  0.6%)    0.2634 (  0.9%)    CreateSiFiveMetadata
    0.0417 (  0.1%)    0.0417 (  0.1%)    ExtractInstances
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    0.0001 (  0.0%)    0.0001 (  0.0%)    GrandCentral
    0.0266 (  0.1%)    0.0266 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.4963 (  1.0%)    0.4963 (  1.8%)    SymbolDCE
    0.0625 (  0.1%)    0.0625 (  0.2%)    BlackBoxReader
    0.0619 (  0.1%)    0.0619 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.9819 (  2.1%)    0.4910 (  1.8%)    'firrtl.module' Pipeline
    0.3209 (  0.7%)    0.1628 (  0.6%)      DropName
    0.6566 (  1.4%)    0.3310 (  1.2%)      Canonicalizer
    0.7715 (  1.6%)    0.7715 (  2.8%)    IMDeadCodeElim
    0.0624 (  0.1%)    0.0624 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0556 (  0.1%)    0.0556 (  0.2%)    ResolveTraces
    0.0001 (  0.0%)    0.0001 (  0.0%)      (A) circt::firrtl::NLATable
    0.3788 (  0.8%)    0.3788 (  1.4%)    LowerXMR
    0.0612 (  0.1%)    0.0612 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.4190 (  3.0%)    1.4190 (  5.1%)  LowerFIRRTLToHW
    0.0614 (  0.1%)    0.0614 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    (A) circt::firrtl::NLATable
    6.0133 ( 12.6%)    3.0328 ( 10.8%)  'hw.module' Pipeline
    0.9502 (  2.0%)    0.5076 (  1.8%)    CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    3.7736 (  7.9%)    1.9948 (  7.1%)    Canonicalizer
    0.6641 (  1.4%)    0.3381 (  1.2%)    CSE
    0.0008 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    0.6170 (  1.3%)    0.3509 (  1.3%)    LowerSeqFIRRTLToSV
    0.3114 (  0.7%)    0.3114 (  1.1%)  HWMemSimImpl
    3.3160 (  6.9%)    1.6667 (  6.0%)  'hw.module' Pipeline
    0.9367 (  2.0%)    0.4982 (  1.8%)    CSE
    0.0012 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    1.6027 (  3.4%)    0.8383 (  3.0%)    Canonicalizer
    0.4862 (  1.0%)    0.2560 (  0.9%)    CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    0.2807 (  0.6%)    0.1435 (  0.5%)    HWCleanup
    0.6426 (  1.3%)    0.3214 (  1.1%)  'hw.module' Pipeline
    0.0701 (  0.1%)    0.0373 (  0.1%)    HWLegalizeModules
    0.5659 (  1.2%)    0.2856 (  1.0%)    PrettifyVerilog
    0.3916 (  0.8%)    0.3916 (  1.4%)  StripDebugInfoWithPred
    2.8428 (  5.9%)    2.8428 ( 10.2%)  ExportVerilog
    2.6903 (  5.6%)    1.0369 (  3.7%)  'builtin.module' Pipeline
    1.6534 (  3.5%)    0.8277 (  3.0%)    'hw.module' Pipeline
    1.6503 (  3.5%)    0.8262 (  3.0%)      PrepareForEmission
   -1.0316 ( -2.2%)   -1.0316 ( -3.7%)  Rest
   47.7775 (100.0%)   27.9711 (100.0%)  Total

{
  totalTime: 28.011,
  maxMemory: 858128384
}
