int F_1 ( void )\r\n{\r\nint V_1 ;\r\nF_2 ( V_2 , V_3 ) ;\r\nF_2 ( V_4 , V_5 ) ;\r\nF_2 ( V_6 , V_7 ) ;\r\nF_2 ( V_8 , V_9 ) ;\r\nF_2 ( V_10 , V_11 ) ;\r\nF_2 ( V_12 , V_13 ) ;\r\nF_2 ( V_14 , V_15 ) ;\r\nfor ( V_1 = 0 ; V_1 < 10 ; V_1 ++ ) {\r\nif ( ( F_3 ( V_16 ) & V_17 )\r\n== V_17 )\r\nbreak;\r\nF_4 ( 100 ) ;\r\n}\r\nF_2 ( V_2 , V_18 ) ;\r\nreturn 0 ;\r\n}\r\nint F_5 ( void )\r\n{\r\nF_2 ( V_19 , V_13 ) ;\r\nF_2 ( V_20 , V_11 ) ;\r\nreturn 0 ;\r\n}\r\nint F_6 ( void )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_22 , V_21 ) ;\r\nwhile ( ( F_3 ( V_23 ) & V_24 ) != 0 )\r\nF_8 () ;\r\nF_2 ( V_25 , V_26 + V_27 ) ;\r\nF_2 ( V_28 , V_26 + V_29 ) ;\r\nF_2 ( V_30 , V_26 + V_31 ) ;\r\nF_2 ( 0 , V_23 ) ;\r\nF_9 ( & V_22 , V_21 ) ;\r\nreturn 0 ;\r\n}\r\nT_1 F_10 ( unsigned int V_32 )\r\n{\r\nreturn F_3 ( V_26 + V_32 ) ;\r\n}\r\nvoid F_11 ( unsigned int V_32 , T_1 V_33 )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_34 , V_21 ) ;\r\nF_2 ( V_33 , ( V_26 + V_32 ) ) ;\r\nF_9 ( & V_34 , V_21 ) ;\r\n}\r\nvoid F_12 ( unsigned int V_32 , T_1 V_35 , T_1 V_33 )\r\n{\r\nT_1 V_36 ;\r\nunsigned long V_21 ;\r\nF_7 ( & V_34 , V_21 ) ;\r\nV_36 = F_3 ( V_26 + V_32 ) ;\r\nV_36 = ( ( V_36 & ~ V_35 ) | ( V_33 & V_35 ) ) ;\r\nF_2 ( V_36 , ( V_26 + V_32 ) ) ;\r\nF_9 ( & V_34 , V_21 ) ;\r\n}\r\nstruct V_37 * F_13 ( void )\r\n{\r\nreturn V_38 . V_39 ? & V_38 . V_40 : NULL ;\r\n}\r\nbool F_14 ( void )\r\n{\r\nreturn ( F_15 ( V_41 + V_42 ) &\r\nV_43 ) == V_43 ;\r\n}\r\nint F_16 ( enum V_44 V_36 )\r\n{\r\nif ( V_36 < V_45 || V_36 > V_46 )\r\nreturn - V_47 ;\r\nF_17 ( V_36 , ( V_41 + V_48 ) ) ;\r\nreturn 0 ;\r\n}\r\nenum V_49 F_18 ( void )\r\n{\r\nreturn F_15 ( V_41 + V_50 ) ;\r\n}\r\nenum V_51 F_19 ( void )\r\n{\r\nreturn F_15 ( V_41 + V_52 ) ;\r\n}\r\nint F_20 ( T_2 V_53 , T_2 V_54 , T_2 div )\r\n{\r\nstatic int V_55 [ 2 ] ;\r\nint V_56 = 0 ;\r\nunsigned long V_21 ;\r\nT_1 V_36 ;\r\nT_1 V_57 ;\r\nT_1 V_35 ;\r\nT_1 V_58 ;\r\nF_21 ( V_53 > 1 ) ;\r\nF_21 ( div > 63 ) ;\r\nF_21 ( ( V_53 == 0 ) && ( V_54 > V_59 ) ) ;\r\nif ( ! div && ! V_55 [ V_53 ] )\r\nreturn - V_47 ;\r\nif ( V_53 == 0 ) {\r\nV_58 = V_60 ;\r\nV_35 = ( V_60 | V_61 ) ;\r\nV_57 = ( ( V_54 << V_62 ) |\r\n( div << V_63 ) ) ;\r\n} else {\r\nV_58 = V_64 ;\r\nV_35 = ( V_64 | V_65 |\r\nV_66 ) ;\r\nV_57 = ( ( V_54 << V_67 ) |\r\n( div << V_68 ) ) ;\r\n}\r\nV_57 &= V_35 ;\r\nF_7 ( & V_69 , V_21 ) ;\r\nV_36 = F_3 ( V_70 ) ;\r\nif ( V_36 & V_58 ) {\r\nif ( div ) {\r\nif ( ( V_36 & V_35 ) != V_57 ) {\r\nV_56 = - V_71 ;\r\ngoto V_72;\r\n}\r\n} else {\r\nif ( ( V_36 & V_35 & ~ V_58 ) != V_57 ) {\r\nV_56 = - V_47 ;\r\ngoto V_72;\r\n}\r\n}\r\n}\r\nF_2 ( ( V_57 | ( V_36 & ~ V_35 ) ) , V_70 ) ;\r\nV_55 [ V_53 ] += ( div ? 1 : - 1 ) ;\r\nV_72:\r\nF_9 ( & V_69 , V_21 ) ;\r\nreturn V_56 ;\r\n}\r\nint F_22 ( T_2 V_73 , bool V_74 , bool V_75 )\r\n{\r\nunsigned long V_21 ;\r\nF_21 ( ( V_73 < V_76 ) || ( V_77 < V_73 ) ) ;\r\nF_7 ( & V_78 . V_79 , V_21 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 0 ) )\r\nF_8 () ;\r\nF_17 ( V_81 , ( V_41 + V_82 ) ) ;\r\nF_17 ( V_73 , ( V_41 + V_83 ) ) ;\r\nF_17 ( ( V_75 ? 1 : 0 ) , ( V_41 + V_84 ) ) ;\r\nF_17 ( ( V_74 ? 1 : 0 ) ,\r\n( V_41 + V_85 ) ) ;\r\nF_17 ( 0 , ( V_41 + V_86 ) ) ;\r\nF_2 ( F_23 ( 0 ) , V_87 ) ;\r\nF_9 ( & V_78 . V_79 , V_21 ) ;\r\nreturn 0 ;\r\n}\r\nT_2 F_24 ( void )\r\n{\r\nreturn F_15 ( V_41 + V_88 ) ;\r\n}\r\nstatic void F_25 ( void )\r\n{\r\nconst T_2 V_89 [ 2 ] = {\r\nV_90 ,\r\nV_91\r\n} ;\r\nstatic T_1 V_92 ;\r\nstatic T_1 V_93 ;\r\nT_1 V_94 ;\r\nT_1 V_95 ;\r\nunsigned int V_1 ;\r\nV_94 = V_78 . V_96 . V_97 | V_78 . V_96 . V_98 ;\r\nV_94 |= ( V_99 | V_100 ) ;\r\nV_95 = V_78 . V_96 . V_95 ;\r\nif ( ( V_94 == V_92 ) && ( V_95 == V_93 ) )\r\nreturn;\r\nfor ( V_1 = 0 ; V_1 < 2 ; V_1 ++ ) {\r\nwhile ( F_3 ( V_80 ) & F_23 ( 0 ) )\r\nF_8 () ;\r\nF_2 ( V_94 , ( V_41 + V_101 ) ) ;\r\nF_2 ( V_95 , ( V_41 + V_102 ) ) ;\r\nF_17 ( V_89 [ V_1 ] , ( V_41 + V_82 ) ) ;\r\nF_2 ( F_23 ( 0 ) , V_87 ) ;\r\n}\r\nV_92 = V_94 ;\r\nV_93 = V_95 ;\r\n}\r\nvoid F_26 ( T_1 V_103 )\r\n{\r\nunsigned long V_21 ;\r\nT_1 V_57 ;\r\nint V_1 ;\r\nF_21 ( V_103 != ( V_103 & V_104 ) ) ;\r\nfor ( V_1 = 0 , V_57 = 0 ; V_1 < V_105 ; V_1 ++ ) {\r\nif ( V_103 & F_27 ( V_1 ) )\r\nV_57 |= V_106 [ V_1 ] ;\r\n}\r\nF_7 ( & V_78 . V_79 , V_21 ) ;\r\nV_78 . V_96 . V_98 = V_57 ;\r\nF_25 () ;\r\nF_9 ( & V_78 . V_79 , V_21 ) ;\r\n}\r\nvoid F_28 ( T_1 V_95 )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_78 . V_79 , V_21 ) ;\r\nV_78 . V_96 . V_95 = V_95 ;\r\nF_25 () ;\r\nF_9 ( & V_78 . V_79 , V_21 ) ;\r\n}\r\nvoid F_29 ( void T_3 * * V_107 )\r\n{\r\nif ( F_15 ( V_41 + V_108 ) & 1 )\r\n* V_107 = ( V_41 + V_109 ) ;\r\nelse\r\n* V_107 = ( V_41 + V_110 ) ;\r\n}\r\nint F_30 ( T_2 V_111 )\r\n{\r\nint V_56 ;\r\nif ( V_111 < V_112 || V_111 > V_113 )\r\nreturn - V_47 ;\r\nV_56 = 0 ;\r\nF_31 ( & V_114 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 1 ) )\r\nF_8 () ;\r\nF_17 ( V_115 , ( V_41 + V_116 ) ) ;\r\nF_17 ( V_111 , ( V_41 + V_117 ) ) ;\r\nF_17 ( V_118 , ( V_41 + V_119 ) ) ;\r\nF_2 ( F_23 ( 1 ) , V_87 ) ;\r\nF_32 ( & V_114 . V_120 ) ;\r\nif ( ( V_114 . V_121 . V_89 != V_115 ) ||\r\n( V_114 . V_121 . V_122 != V_111 ) )\r\nV_56 = - V_123 ;\r\nF_33 ( & V_114 . V_79 ) ;\r\nreturn V_56 ;\r\n}\r\nint F_34 ( void )\r\n{\r\nreturn F_15 ( V_41 + V_124 ) ;\r\n}\r\nint F_35 ( void )\r\n{\r\nreturn F_15 ( V_125 ) ;\r\n}\r\nint F_36 ( T_2 V_111 )\r\n{\r\nif ( V_111 < V_126 || V_111 > V_127 )\r\nreturn - V_47 ;\r\nif ( V_128 )\r\nF_17 ( V_111 , V_125 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_37 ( bool V_129 )\r\n{\r\nT_1 V_130 [] = {\r\nV_131 ,\r\nV_132\r\n} ;\r\nunsigned long V_21 ;\r\nunsigned int V_1 ;\r\nF_7 ( & V_22 , V_21 ) ;\r\nwhile ( ( F_3 ( V_23 ) & V_24 ) != 0 )\r\nF_8 () ;\r\nfor ( V_1 = 0 ; V_1 < F_38 ( V_130 ) ; V_1 ++ ) {\r\nT_1 V_36 ;\r\nT_1 div ;\r\nV_36 = F_3 ( V_26 + V_130 [ V_1 ] ) ;\r\ndiv = ( V_36 & V_133 ) ;\r\nif ( V_129 ) {\r\nif ( ( div <= 1 ) || ( div > 15 ) ) {\r\nF_39 ( L_1 ,\r\ndiv , V_134 ) ;\r\ngoto V_72;\r\n}\r\ndiv <<= 1 ;\r\n} else {\r\nif ( div <= 2 )\r\ngoto V_72;\r\ndiv >>= 1 ;\r\n}\r\nV_36 = ( ( V_36 & ~ V_133 ) |\r\n( div & V_133 ) ) ;\r\nF_2 ( V_36 , V_26 + V_130 [ V_1 ] ) ;\r\n}\r\nV_72:\r\nF_2 ( 0 , V_23 ) ;\r\nF_9 ( & V_22 , V_21 ) ;\r\n}\r\nint F_40 ( T_2 V_111 )\r\n{\r\nint V_56 = 0 ;\r\nif ( V_111 == V_114 . V_135 )\r\nreturn 0 ;\r\nF_31 ( & V_114 . V_79 ) ;\r\nif ( V_114 . V_135 == V_136 )\r\nF_37 ( false ) ;\r\nif ( ( V_111 != V_137 ) && ( V_114 . V_135 != V_137 ) )\r\ngoto V_138;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 1 ) )\r\nF_8 () ;\r\nF_17 ( V_115 , ( V_41 + V_116 ) ) ;\r\nF_17 ( V_112 , ( V_41 + V_117 ) ) ;\r\nF_17 ( ( ( V_111 == V_136 ) ? V_139 : V_111 ) ,\r\n( V_41 + V_119 ) ) ;\r\nF_2 ( F_23 ( 1 ) , V_87 ) ;\r\nF_32 ( & V_114 . V_120 ) ;\r\nif ( ( V_114 . V_121 . V_89 != V_115 ) ||\r\n( V_114 . V_121 . V_135 != V_111 ) )\r\nV_56 = - V_123 ;\r\nV_138:\r\nif ( ( ! V_56 && ( V_111 == V_136 ) ) ||\r\n( V_56 && ( V_114 . V_135 == V_136 ) ) )\r\nF_37 ( true ) ;\r\nif ( ! V_56 )\r\nV_114 . V_135 = V_111 ;\r\nF_33 ( & V_114 . V_79 ) ;\r\nreturn V_56 ;\r\n}\r\nint F_41 ( void )\r\n{\r\nreturn F_15 ( V_41 + V_140 ) ;\r\n}\r\nint F_42 ( bool V_129 )\r\n{\r\nint V_56 = 0 ;\r\nT_2 V_89 ;\r\nstatic unsigned int V_55 ;\r\nF_31 ( & V_114 . V_79 ) ;\r\nif ( V_129 ) {\r\nif ( 0 != V_55 ++ )\r\ngoto V_72;\r\nV_89 = V_141 ;\r\n} else {\r\nif ( V_55 == 0 ) {\r\nV_56 = - V_123 ;\r\ngoto V_72;\r\n} else if ( 1 != V_55 -- ) {\r\ngoto V_72;\r\n}\r\nV_89 = V_142 ;\r\n}\r\nwhile ( F_3 ( V_80 ) & F_23 ( 1 ) )\r\nF_8 () ;\r\nF_17 ( V_89 , ( V_41 + V_116 ) ) ;\r\nF_2 ( F_23 ( 1 ) , V_87 ) ;\r\nF_32 ( & V_114 . V_120 ) ;\r\nif ( ( V_114 . V_121 . V_89 != V_89 ) ||\r\n( ( V_114 . V_121 . V_143 & F_27 ( 0 ) ) != 0 ) )\r\nV_56 = - V_123 ;\r\nV_72:\r\nF_33 ( & V_114 . V_79 ) ;\r\nreturn V_56 ;\r\n}\r\nint F_43 ( void )\r\n{\r\nint V_56 = 0 ;\r\nF_31 ( & V_114 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 1 ) )\r\nF_8 () ;\r\nF_17 ( V_144 ,\r\n( V_41 + V_116 ) ) ;\r\nF_2 ( F_23 ( 1 ) , V_87 ) ;\r\nF_32 ( & V_114 . V_120 ) ;\r\nif ( ( V_114 . V_121 . V_89 != V_144 ) ||\r\n( ( V_114 . V_121 . V_143 & F_27 ( 0 ) ) != 0 ) )\r\nV_56 = - V_123 ;\r\nF_33 ( & V_114 . V_79 ) ;\r\nreturn V_56 ;\r\n}\r\nstatic int F_44 ( T_2 clock , bool V_129 )\r\n{\r\nint V_56 = 0 ;\r\nif ( clock == V_145 )\r\nclock = ( V_129 ? V_146 : V_147 ) ;\r\nelse if ( clock == V_148 )\r\nclock = ( V_129 ? V_149 : V_150 ) ;\r\nelse\r\nreturn - V_47 ;\r\nF_31 ( & V_114 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 1 ) )\r\nF_8 () ;\r\nF_17 ( V_151 , ( V_41 + V_116 ) ) ;\r\nF_17 ( clock , ( V_41 + V_152 ) ) ;\r\nF_2 ( F_23 ( 1 ) , V_87 ) ;\r\nF_32 ( & V_114 . V_120 ) ;\r\nif ( V_114 . V_121 . V_89 != V_151 )\r\nV_56 = - V_123 ;\r\nF_33 ( & V_114 . V_79 ) ;\r\nreturn V_56 ;\r\n}\r\nint F_45 ( T_4 V_153 , T_2 V_154 )\r\n{\r\nint V_56 = 0 ;\r\nbool V_155 = false ;\r\nint V_1 ;\r\nF_21 ( V_153 >= V_156 ) ;\r\nswitch ( V_153 ) {\r\ncase V_157 :\r\ncase V_158 :\r\ncase V_159 :\r\ncase V_160 :\r\nV_155 = true ;\r\nbreak;\r\n}\r\nF_21 ( V_154 > V_161 ) ;\r\nF_21 ( V_154 == V_162 && ! V_155 ) ;\r\nF_31 ( & V_163 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 2 ) )\r\nF_8 () ;\r\nfor ( V_1 = 0 ; V_1 < V_156 ; V_1 ++ )\r\nF_17 ( V_164 , ( V_41 + V_165 + V_1 ) ) ;\r\nF_17 ( V_154 , ( V_41 + V_165 + V_153 ) ) ;\r\nF_17 ( V_166 , ( V_41 + V_167 ) ) ;\r\nF_2 ( F_23 ( 2 ) , V_87 ) ;\r\nif ( ! F_46 ( & V_163 . V_120 ,\r\nF_47 ( 20000 ) ) ) {\r\nF_39 ( L_2 ,\r\nV_134 ) ;\r\nV_56 = - V_123 ;\r\ngoto V_72;\r\n}\r\nif ( V_163 . V_121 . V_168 != V_169 )\r\nV_56 = - V_123 ;\r\nV_72:\r\nF_33 ( & V_163 . V_79 ) ;\r\nreturn V_56 ;\r\n}\r\nvoid F_48 ( struct V_170 * V_171 ,\r\nstruct V_170 * V_172 )\r\n{\r\nT_1 V_173 ;\r\nT_1 V_174 ;\r\nunsigned long V_21 ;\r\nF_21 ( ( V_171 == NULL ) || ( V_172 == NULL ) ) ;\r\nV_173 = ( V_171 -> V_175 & 0xF ) ;\r\nV_173 = ( ( V_173 << 4 ) | ( V_171 -> V_176 & 0xF ) ) ;\r\nV_173 = ( ( V_173 << 8 ) | ( V_171 -> V_177 & 0xFF ) ) ;\r\nV_173 = ( ( V_173 << 8 ) | ( V_171 -> V_178 & 0xFF ) ) ;\r\nV_173 = ( ( V_173 << 4 ) | ( V_171 -> V_179 & 0xF ) ) ;\r\nV_173 = ( ( V_173 << 4 ) | ( V_171 -> V_180 & 0xF ) ) ;\r\nV_174 = ( V_172 -> V_175 & 0xF ) ;\r\nV_174 = ( ( V_174 << 4 ) | ( V_172 -> V_176 & 0xF ) ) ;\r\nV_174 = ( ( V_174 << 8 ) | ( V_172 -> V_177 & 0xFF ) ) ;\r\nV_174 = ( ( V_174 << 8 ) | ( V_172 -> V_178 & 0xFF ) ) ;\r\nV_174 = ( ( V_174 << 4 ) | ( V_172 -> V_179 & 0xF ) ) ;\r\nV_174 = ( ( V_174 << 4 ) | ( V_172 -> V_180 & 0xF ) ) ;\r\nF_7 ( & V_163 . V_181 , V_21 ) ;\r\nF_2 ( V_173 , ( V_41 + V_182 ) ) ;\r\nF_2 ( V_174 , ( V_41 + V_183 ) ) ;\r\nV_163 . V_184 =\r\n( ( V_171 -> V_175 == V_185 ) ||\r\n( V_171 -> V_176 == V_185 ) ||\r\n( V_172 -> V_175 == V_185 ) ||\r\n( V_172 -> V_176 == V_185 ) ) ;\r\nF_9 ( & V_163 . V_181 , V_21 ) ;\r\n}\r\nbool F_49 ( void )\r\n{\r\nreturn V_163 . V_184 ;\r\n}\r\nstatic int F_50 ( bool V_129 )\r\n{\r\nint V_56 ;\r\nunsigned long V_21 ;\r\nV_56 = 0 ;\r\nF_31 ( & V_186 . V_187 ) ;\r\nF_7 ( & V_186 . V_79 , V_21 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 3 ) )\r\nF_8 () ;\r\nF_17 ( ( V_129 ? V_188 : V_189 ) , ( V_41 + V_190 ) ) ;\r\nF_17 ( V_191 , ( V_41 + V_192 ) ) ;\r\nF_2 ( F_23 ( 3 ) , V_87 ) ;\r\nF_9 ( & V_186 . V_79 , V_21 ) ;\r\nif ( V_129 && ! F_46 ( & V_186 . V_193 ,\r\nF_47 ( 20000 ) ) ) {\r\nF_39 ( L_2 ,\r\nV_134 ) ;\r\nV_56 = - V_123 ;\r\n}\r\nF_33 ( & V_186 . V_187 ) ;\r\nreturn V_56 ;\r\n}\r\nstatic int F_51 ( bool V_129 )\r\n{\r\nT_1 V_36 = ( V_194 | V_195 ) ;\r\nif ( ! V_129 )\r\nV_36 |= V_196 ;\r\nF_2 ( V_36 , V_197 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_52 ( T_2 clock , bool V_129 )\r\n{\r\nT_1 V_36 ;\r\nunsigned long V_21 ;\r\nF_7 ( & V_22 , V_21 ) ;\r\nwhile ( ( F_3 ( V_23 ) & V_24 ) != 0 )\r\nF_8 () ;\r\nV_36 = F_3 ( V_26 + V_198 [ clock ] . V_199 ) ;\r\nif ( V_129 ) {\r\nV_36 |= ( V_200 | V_198 [ clock ] . V_201 ) ;\r\n} else {\r\nV_198 [ clock ] . V_201 = ( V_36 & V_202 ) ;\r\nV_36 &= ~ ( V_200 | V_202 ) ;\r\n}\r\nF_2 ( V_36 , V_26 + V_198 [ clock ] . V_199 ) ;\r\nF_2 ( 0 , V_23 ) ;\r\nF_9 ( & V_22 , V_21 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_53 ( T_2 clock , bool V_129 )\r\n{\r\nT_1 V_36 ;\r\nint V_203 ;\r\nif ( V_129 ) {\r\nV_36 = F_3 ( V_204 ) ;\r\nF_2 ( V_36 | V_205 , V_204 ) ;\r\n}\r\nV_203 = F_52 ( clock , V_129 ) ;\r\nif ( ! V_203 && ! V_129 ) {\r\nV_36 = F_3 ( V_204 ) ;\r\nF_2 ( V_36 & ~ V_205 , V_204 ) ;\r\n}\r\nreturn V_203 ;\r\n}\r\nstatic inline bool F_54 ( void )\r\n{\r\nreturn ( F_3 ( V_16 ) &\r\n( V_206 |\r\nV_207 ) ) ==\r\n( V_206 |\r\nV_207 ) ;\r\n}\r\nstatic int F_55 ( bool V_129 )\r\n{\r\nint V_56 = 0 ;\r\nT_1 V_36 ;\r\nF_2 ( ( V_208 |\r\nV_209 ) , ( V_129 ?\r\nV_5 : V_210 ) ) ;\r\nV_36 = F_3 ( V_13 ) ;\r\nif ( V_129 )\r\nV_36 |= V_211 ;\r\nelse\r\nV_36 &= ~ V_211 ;\r\nF_2 ( V_36 , V_13 ) ;\r\nif ( V_129 ) {\r\nunsigned int V_1 ;\r\nbool V_212 = F_54 () ;\r\nfor ( V_1 = 10 ; ! V_212 && ( V_1 > 0 ) ; -- V_1 ) {\r\nF_4 ( 100 ) ;\r\nV_212 = F_54 () ;\r\n}\r\nif ( V_212 ) {\r\nF_2 ( V_213 ,\r\nV_18 ) ;\r\n} else {\r\nF_2 ( ( V_208 |\r\nV_209 ) ,\r\nV_210 ) ;\r\nV_36 &= ~ V_211 ;\r\nF_2 ( V_36 , V_13 ) ;\r\nV_56 = - V_214 ;\r\n}\r\n} else {\r\nF_2 ( V_213 , V_3 ) ;\r\n}\r\nreturn V_56 ;\r\n}\r\nstatic int F_56 ( T_2 V_215 , bool V_129 )\r\n{\r\nT_1 V_36 ;\r\nV_36 = F_3 ( V_9 ) ;\r\nV_36 &= ~ V_216 [ V_215 ] . V_217 ;\r\nV_36 |= ( ( V_129 ? V_216 [ V_215 ] . V_218 : V_219 ) <<\r\nV_216 [ V_215 ] . V_220 ) ;\r\nF_2 ( V_36 , V_9 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_57 ( T_2 V_215 , bool V_129 )\r\n{\r\nT_1 V_36 ;\r\nV_36 = F_3 ( V_11 ) ;\r\nV_129 ? ( V_36 |= V_221 [ V_215 ] . V_222 ) : ( V_36 &= ~ V_221 [ V_215 ] . V_222 ) ;\r\nF_2 ( V_36 , V_11 ) ;\r\nreturn 0 ;\r\n}\r\nint F_58 ( T_2 clock , bool V_129 )\r\n{\r\nif ( clock == V_223 )\r\nreturn F_53 ( clock , V_129 ) ;\r\nelse if ( clock < V_224 )\r\nreturn F_52 ( clock , V_129 ) ;\r\nelse if ( clock == V_225 )\r\nreturn F_51 ( V_129 ) ;\r\nelse if ( ( clock == V_226 ) || ( clock == V_227 ) )\r\nreturn F_56 ( ( clock - V_226 ) , V_129 ) ;\r\nelse if ( ( V_228 <= clock ) && ( clock <= V_229 ) )\r\nreturn F_57 ( ( clock - V_228 ) , V_129 ) ;\r\nelse if ( clock == V_230 )\r\nreturn F_55 ( V_129 ) ;\r\nelse if ( clock == V_231 )\r\nreturn F_50 ( V_129 ) ;\r\nelse if ( ( clock == V_145 ) || ( clock == V_148 ) )\r\nreturn F_44 ( clock , V_129 ) ;\r\nelse\r\nreturn - V_47 ;\r\n}\r\nstatic unsigned long F_59 ( void T_3 * V_32 , unsigned long V_232 ,\r\nint V_233 )\r\n{\r\nT_5 V_234 ;\r\nT_1 V_36 ;\r\nT_1 V_235 ;\r\nT_1 div = 1 ;\r\nV_36 = F_3 ( V_32 ) ;\r\nV_234 = V_232 ;\r\nV_234 *= ( ( V_36 & V_236 ) >> V_237 ) ;\r\nV_235 = ( ( V_36 & V_238 ) >> V_239 ) ;\r\nif ( V_235 > 1 )\r\ndiv *= V_235 ;\r\nV_235 = ( ( V_36 & V_240 ) >> V_241 ) ;\r\nif ( V_235 > 1 )\r\ndiv *= V_235 ;\r\nif ( V_36 & V_242 )\r\ndiv *= 2 ;\r\nif ( ( V_233 == V_243 ) || ( ( V_233 == V_244 ) &&\r\n( V_36 & V_245 ) &&\r\n( ( V_32 == V_246 ) ||\r\n( V_32 == V_247 ) ||\r\n( V_32 == V_248 ) ) ) )\r\ndiv *= 2 ;\r\n( void ) F_60 ( V_234 , div ) ;\r\nreturn ( unsigned long ) V_234 ;\r\n}\r\nstatic unsigned long F_61 ( T_2 clock )\r\n{\r\nT_1 V_36 ;\r\nT_1 V_201 ;\r\nunsigned long V_234 = V_249 ;\r\nV_36 = F_3 ( V_26 + V_198 [ clock ] . V_199 ) ;\r\nif ( V_36 & V_250 ) {\r\nif ( V_198 [ clock ] . V_251 && ( V_36 & V_252 ) )\r\nV_234 /= 2 ;\r\nreturn V_234 ;\r\n}\r\nV_36 |= V_198 [ clock ] . V_201 ;\r\nV_201 = ( V_36 & V_202 ) ;\r\nif ( V_201 == V_253 )\r\nV_234 = F_59 ( V_246 , V_234 , V_198 [ clock ] . V_233 ) ;\r\nelse if ( V_201 == V_254 )\r\nV_234 = F_59 ( V_255 , V_234 , V_198 [ clock ] . V_233 ) ;\r\nelse if ( V_201 == V_256 )\r\nV_234 = F_59 ( V_248 , V_234 , V_198 [ clock ] . V_233 ) ;\r\nelse\r\nreturn 0 ;\r\nif ( ( clock == V_223 ) &&\r\n( V_36 & V_257 ) ) {\r\nT_5 V_56 = ( V_234 * 10 ) ;\r\n( void ) F_60 ( V_56 , 25 ) ;\r\nreturn ( unsigned long ) V_56 ;\r\n}\r\nV_36 &= V_133 ;\r\nif ( V_36 )\r\nreturn V_234 / V_36 ;\r\nelse\r\nreturn 0 ;\r\n}\r\nstatic unsigned long F_62 ( void )\r\n{\r\nT_1 V_56 ;\r\nunsigned long V_234 ;\r\nV_56 = F_3 ( V_258 ) ;\r\nif ( V_56 & V_259 ) {\r\nV_234 = F_59 ( V_248 , V_249 , V_243 ) ;\r\nif ( ! ( V_56 & V_260 ) )\r\nV_234 /= 2 ;\r\nV_56 = F_3 ( V_261 ) ;\r\nV_56 &= V_133 ;\r\nV_234 /= V_56 ;\r\n} else {\r\nV_234 = F_59 ( V_247 , V_249 , V_244 ) ;\r\n}\r\nreturn V_234 ;\r\n}\r\nstatic unsigned long F_63 ( T_2 V_215 )\r\n{\r\nT_1 V_218 ;\r\nT_1 div = 1 ;\r\nV_218 = F_3 ( V_9 ) ;\r\nV_218 = ( ( V_218 & V_216 [ V_215 ] . V_217 ) >> V_216 [ V_215 ] . V_220 ) ;\r\nif ( V_218 == V_219 )\r\nV_218 = V_216 [ V_215 ] . V_218 ;\r\nelse\r\nV_216 [ V_215 ] . V_218 = V_218 ;\r\nswitch ( V_218 ) {\r\ncase V_262 :\r\ndiv *= 2 ;\r\ncase V_263 :\r\ndiv *= 2 ;\r\ncase V_264 :\r\nreturn F_59 ( V_7 , F_61 ( V_265 ) ,\r\nV_266 ) / div ;\r\ndefault:\r\nreturn 0 ;\r\n}\r\n}\r\nstatic unsigned long F_64 ( T_2 V_215 )\r\n{\r\nT_1 div ;\r\ndiv = F_3 ( V_11 ) ;\r\ndiv = ( ( div & V_221 [ V_215 ] . V_58 ) >> ( V_221 [ V_215 ] . V_267 ) ) ;\r\nreturn F_61 ( V_268 ) / F_65 ( ( T_1 ) 1 , div ) ;\r\n}\r\nunsigned long F_66 ( T_2 clock )\r\n{\r\nif ( clock < V_224 )\r\nreturn F_61 ( clock ) ;\r\nelse if ( clock == V_225 )\r\nreturn V_249 / 16 ;\r\nelse if ( clock == V_231 )\r\nreturn V_249 ;\r\nelse if ( clock == V_145 )\r\nreturn F_59 ( V_246 , V_249 , V_266 ) ;\r\nelse if ( clock == V_148 )\r\nreturn F_59 ( V_255 , V_249 , V_266 ) ;\r\nelse if ( clock == V_269 )\r\nreturn F_62 () ;\r\nelse if ( clock == V_270 )\r\nreturn F_59 ( V_248 , V_249 , V_266 ) ;\r\nelse if ( clock == V_230 )\r\nreturn F_59 ( V_7 , F_61 ( V_265 ) ,\r\nV_266 ) ;\r\nelse if ( ( clock == V_226 ) || ( clock == V_227 ) )\r\nreturn F_63 ( clock - V_226 ) ;\r\nelse if ( ( V_228 <= clock ) && ( clock <= V_229 ) )\r\nreturn F_64 ( clock - V_228 ) ;\r\nelse\r\nreturn 0 ;\r\n}\r\nstatic unsigned long F_67 ( T_1 V_271 , int V_233 )\r\n{\r\nif ( V_271 & V_250 )\r\nreturn V_249 ;\r\nV_271 &= V_202 ;\r\nif ( V_271 == V_253 )\r\nreturn F_59 ( V_246 , V_249 , V_233 ) ;\r\nelse if ( V_271 == V_254 )\r\nreturn F_59 ( V_255 , V_249 , V_233 ) ;\r\nelse if ( V_271 == V_256 )\r\nreturn F_59 ( V_248 , V_249 , V_233 ) ;\r\nelse\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_68 ( unsigned long V_232 , unsigned long V_234 )\r\n{\r\nT_1 div ;\r\ndiv = ( V_232 / V_234 ) ;\r\nif ( div == 0 )\r\nreturn 1 ;\r\nif ( V_234 < ( V_232 / div ) )\r\ndiv ++ ;\r\nreturn div ;\r\n}\r\nstatic long F_69 ( T_2 clock , unsigned long V_234 )\r\n{\r\nT_1 V_36 ;\r\nT_1 div ;\r\nunsigned long V_232 ;\r\nlong V_272 ;\r\nV_36 = F_3 ( V_26 + V_198 [ clock ] . V_199 ) ;\r\nV_232 = F_67 ( ( V_36 | V_198 [ clock ] . V_201 ) ,\r\nV_198 [ clock ] . V_233 ) ;\r\ndiv = F_68 ( V_232 , V_234 ) ;\r\nif ( V_36 & V_250 ) {\r\nif ( V_198 [ clock ] . V_251 ) {\r\nif ( div > 2 )\r\ndiv = 2 ;\r\n} else {\r\ndiv = 1 ;\r\n}\r\n} else if ( ( clock == V_223 ) && ( div == 3 ) ) {\r\nT_5 V_56 = ( V_232 * 10 ) ;\r\n( void ) F_60 ( V_56 , 25 ) ;\r\nif ( V_56 <= V_234 )\r\nreturn ( unsigned long ) V_56 ;\r\n}\r\nV_272 = ( V_232 / F_70 ( div , ( T_1 ) 31 ) ) ;\r\nreturn V_272 ;\r\n}\r\nstatic long F_71 ( unsigned long V_234 )\r\n{\r\nstruct V_273 * V_274 ;\r\nlong V_275 = 0 ;\r\nV_234 = V_234 / 1000 ;\r\nF_72 (pos, db8500_cpufreq_table) {\r\nV_275 = V_274 -> V_276 ;\r\nif ( V_275 == V_234 )\r\nbreak;\r\n}\r\nreturn V_275 * 1000 ;\r\n}\r\nstatic long F_73 ( unsigned long V_234 )\r\n{\r\nlong V_272 = 0 ;\r\nunsigned long V_232 ;\r\nunsigned long V_277 ;\r\nT_1 V_56 ;\r\nV_232 = F_61 ( V_265 ) ;\r\nV_277 = V_234 ;\r\nfor ( V_56 = 7 ; ( V_277 > 0 ) && ( V_56 > 0 ) ; V_56 -- ) {\r\nT_5 V_235 ;\r\nV_235 = ( V_56 * V_234 ) ;\r\n( void ) F_60 ( V_235 , V_232 ) ;\r\nif ( V_235 < 6 )\r\nV_235 = 6 ;\r\nelse if ( V_235 > 255 )\r\nV_235 = 255 ;\r\nV_235 *= V_232 ;\r\nif ( ( ( 2 * V_235 ) < ( V_56 * V_278 ) ) ||\r\n( ( V_56 * V_279 ) < ( 2 * V_235 ) ) )\r\ncontinue;\r\n( void ) F_60 ( V_235 , V_56 ) ;\r\nif ( V_234 < V_235 ) {\r\nif ( V_272 == 0 )\r\nV_272 = ( long ) V_235 ;\r\nbreak;\r\n}\r\nif ( ( V_234 - V_235 ) < V_277 ) {\r\nV_277 = ( V_234 - V_235 ) ;\r\nV_272 = ( long ) V_235 ;\r\n}\r\n}\r\nreturn V_272 ;\r\n}\r\nstatic long F_74 ( unsigned long V_234 )\r\n{\r\nT_1 div ;\r\nunsigned long V_232 ;\r\nlong V_272 ;\r\nV_232 = F_59 ( V_7 , F_61 ( V_265 ) ,\r\nV_266 ) ;\r\ndiv = F_68 ( V_232 , V_234 ) ;\r\nV_272 = ( V_232 / ( ( div > 2 ) ? 4 : div ) ) ;\r\nreturn V_272 ;\r\n}\r\nstatic long F_75 ( unsigned long V_234 )\r\n{\r\nT_1 div ;\r\nunsigned long V_232 ;\r\nlong V_272 ;\r\nV_232 = F_61 ( V_268 ) ;\r\ndiv = F_68 ( V_232 , V_234 ) ;\r\nV_272 = ( V_232 / F_70 ( div , ( T_1 ) 255 ) ) ;\r\nreturn V_272 ;\r\n}\r\nlong F_76 ( T_2 clock , unsigned long V_234 )\r\n{\r\nif ( clock < V_224 )\r\nreturn F_69 ( clock , V_234 ) ;\r\nelse if ( clock == V_269 )\r\nreturn F_71 ( V_234 ) ;\r\nelse if ( clock == V_230 )\r\nreturn F_73 ( V_234 ) ;\r\nelse if ( ( clock == V_226 ) || ( clock == V_227 ) )\r\nreturn F_74 ( V_234 ) ;\r\nelse if ( ( V_228 <= clock ) && ( clock <= V_229 ) )\r\nreturn F_75 ( V_234 ) ;\r\nelse\r\nreturn ( long ) F_66 ( clock ) ;\r\n}\r\nstatic void F_77 ( T_2 clock , unsigned long V_234 )\r\n{\r\nT_1 V_36 ;\r\nT_1 div ;\r\nunsigned long V_232 ;\r\nunsigned long V_21 ;\r\nF_7 ( & V_22 , V_21 ) ;\r\nwhile ( ( F_3 ( V_23 ) & V_24 ) != 0 )\r\nF_8 () ;\r\nV_36 = F_3 ( V_26 + V_198 [ clock ] . V_199 ) ;\r\nV_232 = F_67 ( ( V_36 | V_198 [ clock ] . V_201 ) ,\r\nV_198 [ clock ] . V_233 ) ;\r\ndiv = F_68 ( V_232 , V_234 ) ;\r\nif ( V_36 & V_250 ) {\r\nif ( V_198 [ clock ] . V_251 ) {\r\nif ( div > 1 )\r\nV_36 |= V_252 ;\r\nelse\r\nV_36 &= ~ V_252 ;\r\n}\r\n} else if ( clock == V_223 ) {\r\nV_36 &= ~ ( V_133 |\r\nV_257 ) ;\r\nif ( div == 3 ) {\r\nT_5 V_56 = ( V_232 * 10 ) ;\r\n( void ) F_60 ( V_56 , 25 ) ;\r\nif ( V_56 <= V_234 ) {\r\nV_36 |= V_257 ;\r\ndiv = 0 ;\r\n}\r\n}\r\nV_36 |= F_70 ( div , ( T_1 ) 31 ) ;\r\n} else {\r\nV_36 &= ~ V_133 ;\r\nV_36 |= F_70 ( div , ( T_1 ) 31 ) ;\r\n}\r\nF_2 ( V_36 , V_26 + V_198 [ clock ] . V_199 ) ;\r\nF_2 ( 0 , V_23 ) ;\r\nF_9 ( & V_22 , V_21 ) ;\r\n}\r\nstatic int F_78 ( unsigned long V_234 )\r\n{\r\nstruct V_273 * V_274 ;\r\nV_234 = V_234 / 1000 ;\r\nF_72 (pos, db8500_cpufreq_table)\r\nif ( V_274 -> V_276 == V_234 )\r\nbreak;\r\nif ( V_274 -> V_276 != V_234 )\r\nreturn - V_47 ;\r\nreturn F_30 ( V_274 -> V_280 ) ;\r\n}\r\nstatic int F_79 ( unsigned long V_234 )\r\n{\r\nunsigned long V_232 ;\r\nunsigned long V_277 ;\r\nT_1 V_281 = 0 ;\r\nT_1 V_56 ;\r\nV_232 = F_61 ( V_265 ) ;\r\nV_277 = V_234 ;\r\nfor ( V_56 = 7 ; ( V_277 > 0 ) && ( V_56 > 0 ) ; V_56 -- ) {\r\nT_5 V_235 ;\r\nT_5 V_282 ;\r\nV_235 = ( V_56 * V_234 ) ;\r\n( void ) F_60 ( V_235 , V_232 ) ;\r\nif ( V_235 < 6 )\r\nV_235 = 6 ;\r\nelse if ( V_235 > 255 )\r\nV_235 = 255 ;\r\nV_282 = ( V_235 * V_232 ) ;\r\nif ( ( ( 2 * V_282 ) < ( V_56 * V_278 ) ) ||\r\n( ( V_56 * V_279 ) < ( 2 * V_282 ) ) )\r\ncontinue;\r\n( void ) F_60 ( V_282 , V_56 ) ;\r\nif ( V_234 < V_282 ) {\r\nif ( V_281 == 0 )\r\nV_281 = ( ( ( T_1 ) V_235 << V_237 ) |\r\n( V_56 << V_241 ) ) ;\r\nbreak;\r\n}\r\nif ( ( V_234 - V_282 ) < V_277 ) {\r\nV_277 = ( V_234 - V_282 ) ;\r\nV_281 = ( ( ( T_1 ) V_235 << V_237 ) |\r\n( V_56 << V_241 ) ) ;\r\n}\r\n}\r\nif ( V_281 == 0 )\r\nreturn - V_47 ;\r\nV_281 |= ( 1 << V_239 ) ;\r\nF_2 ( V_281 , V_7 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_80 ( T_2 V_215 , unsigned long V_234 )\r\n{\r\nT_1 V_36 ;\r\nT_1 div ;\r\ndiv = F_68 ( F_59 ( V_7 ,\r\nF_61 ( V_265 ) , V_266 ) , V_234 ) ;\r\nV_216 [ V_215 ] . V_218 = ( div == 1 ) ? V_264 :\r\n( div == 2 ) ? V_263 :\r\nV_262 ;\r\nV_36 = F_3 ( V_9 ) ;\r\nV_36 &= ~ V_216 [ V_215 ] . V_217 ;\r\nV_36 |= ( V_216 [ V_215 ] . V_218 << V_216 [ V_215 ] . V_220 ) ;\r\nF_2 ( V_36 , V_9 ) ;\r\n}\r\nstatic void F_81 ( T_2 V_215 , unsigned long V_234 )\r\n{\r\nT_1 V_36 ;\r\nT_1 div ;\r\ndiv = F_68 ( F_61 ( V_268 ) , V_234 ) ;\r\nV_36 = F_3 ( V_11 ) ;\r\nV_36 &= ~ V_221 [ V_215 ] . V_58 ;\r\nV_36 |= ( F_70 ( div , ( T_1 ) 255 ) << V_221 [ V_215 ] . V_267 ) ;\r\nF_2 ( V_36 , V_11 ) ;\r\n}\r\nint F_82 ( T_2 clock , unsigned long V_234 )\r\n{\r\nif ( clock < V_224 )\r\nF_77 ( clock , V_234 ) ;\r\nelse if ( clock == V_269 )\r\nreturn F_78 ( V_234 ) ;\r\nelse if ( clock == V_230 )\r\nreturn F_79 ( V_234 ) ;\r\nelse if ( ( clock == V_226 ) || ( clock == V_227 ) )\r\nF_80 ( ( clock - V_226 ) , V_234 ) ;\r\nelse if ( ( V_228 <= clock ) && ( clock <= V_229 ) )\r\nF_81 ( ( clock - V_228 ) , V_234 ) ;\r\nreturn 0 ;\r\n}\r\nint F_83 ( T_2 V_73 )\r\n{\r\nif ( ( V_73 > V_283 ) ||\r\n( V_73 < V_284 ) )\r\nreturn - V_47 ;\r\nF_31 ( & V_285 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 4 ) )\r\nF_8 () ;\r\nF_17 ( V_286 , ( V_41 + V_287 ) ) ;\r\nF_17 ( ( ( V_288 << 4 ) | V_289 ) ,\r\n( V_41 + V_290 ) ) ;\r\nF_17 ( V_289 ,\r\n( V_41 + V_291 ) ) ;\r\nF_17 ( V_73 , ( V_41 + V_292 ) ) ;\r\nF_2 ( F_23 ( 4 ) , V_87 ) ;\r\nF_32 ( & V_285 . V_120 ) ;\r\nF_33 ( & V_285 . V_79 ) ;\r\nreturn 0 ;\r\n}\r\nint F_84 ( T_2 V_293 )\r\n{\r\nF_31 ( & V_285 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 4 ) )\r\nF_8 () ;\r\nF_17 ( V_293 , ( V_41 + V_294 ) ) ;\r\nF_17 ( V_295 , ( V_41 + V_287 ) ) ;\r\nF_2 ( F_23 ( 4 ) , V_87 ) ;\r\nF_32 ( & V_285 . V_120 ) ;\r\nF_33 ( & V_285 . V_79 ) ;\r\nreturn 0 ;\r\n}\r\nint F_85 ( T_2 V_296 , T_2 V_297 )\r\n{\r\nF_31 ( & V_285 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 4 ) )\r\nF_8 () ;\r\nF_17 ( V_296 , ( V_41 + V_298 ) ) ;\r\nF_17 ( V_297 , ( V_41 + V_299 ) ) ;\r\nF_17 ( ( V_300 | V_301 ) ,\r\n( V_41 + V_302 ) ) ;\r\nF_17 ( V_303 , ( V_41 + V_287 ) ) ;\r\nF_2 ( F_23 ( 4 ) , V_87 ) ;\r\nF_32 ( & V_285 . V_120 ) ;\r\nF_33 ( & V_285 . V_79 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_86 ( T_4 V_36 )\r\n{\r\nF_31 ( & V_285 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 4 ) )\r\nF_8 () ;\r\nF_87 ( V_36 , ( V_41 + V_304 ) ) ;\r\nF_17 ( V_305 , ( V_41 + V_287 ) ) ;\r\nF_2 ( F_23 ( 4 ) , V_87 ) ;\r\nF_32 ( & V_285 . V_120 ) ;\r\nF_33 ( & V_285 . V_79 ) ;\r\nreturn 0 ;\r\n}\r\nint F_88 ( T_4 V_306 )\r\n{\r\nif ( V_306 == 0xFFFF )\r\nreturn - V_47 ;\r\nreturn F_86 ( V_306 ) ;\r\n}\r\nint F_89 ( void )\r\n{\r\nreturn F_86 ( 0xFFFF ) ;\r\n}\r\nstatic int F_90 ( T_2 V_307 , T_2 V_308 , T_2 V_309 , T_2 V_310 , T_2 V_311 )\r\n{\r\nF_31 ( & V_285 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 4 ) )\r\nF_8 () ;\r\nF_17 ( V_308 , ( V_41 + V_312 ) ) ;\r\nF_17 ( V_309 , ( V_41 + V_313 ) ) ;\r\nF_17 ( V_310 , ( V_41 + V_314 ) ) ;\r\nF_17 ( V_311 , ( V_41 + V_315 ) ) ;\r\nF_17 ( V_307 , ( V_41 + V_287 ) ) ;\r\nF_2 ( F_23 ( 4 ) , V_87 ) ;\r\nF_32 ( & V_285 . V_120 ) ;\r\nF_33 ( & V_285 . V_79 ) ;\r\nreturn 0 ;\r\n}\r\nint F_91 ( T_2 V_316 , bool V_317 )\r\n{\r\nF_21 ( V_316 == 0 || V_316 > 0xf ) ;\r\nreturn F_90 ( V_318 , V_316 , 0 , 0 ,\r\nV_317 ? V_319 :\r\nV_320 ) ;\r\n}\r\nint F_92 ( T_2 V_321 )\r\n{\r\nreturn F_90 ( V_322 , V_321 , 0 , 0 , 0 ) ;\r\n}\r\nint F_93 ( T_2 V_321 )\r\n{\r\nreturn F_90 ( V_323 , V_321 , 0 , 0 , 0 ) ;\r\n}\r\nint F_94 ( T_2 V_321 )\r\n{\r\nreturn F_90 ( V_324 , V_321 , 0 , 0 , 0 ) ;\r\n}\r\nint F_95 ( T_2 V_321 , T_1 V_325 )\r\n{\r\nreturn F_90 ( V_326 ,\r\n( V_321 & V_327 ) |\r\n( T_2 ) ( ( V_325 << 4 ) & 0xf0 ) ,\r\n( T_2 ) ( ( V_325 >> 4 ) & 0xff ) ,\r\n( T_2 ) ( ( V_325 >> 12 ) & 0xff ) ,\r\n( T_2 ) ( ( V_325 >> 20 ) & 0xff ) ) ;\r\n}\r\nint F_96 ( T_2 V_328 , T_2 V_32 , T_2 * V_33 , T_2 V_329 )\r\n{\r\nint V_56 ;\r\nif ( V_329 != 1 )\r\nreturn - V_47 ;\r\nF_31 ( & V_330 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 5 ) )\r\nF_8 () ;\r\nF_17 ( 0 , ( V_41 + V_331 ) ) ;\r\nF_17 ( F_97 ( V_328 ) , ( V_41 + V_332 ) ) ;\r\nF_17 ( V_333 , ( V_41 + V_334 ) ) ;\r\nF_17 ( V_32 , ( V_41 + V_335 ) ) ;\r\nF_17 ( 0 , ( V_41 + V_336 ) ) ;\r\nF_2 ( F_23 ( 5 ) , V_87 ) ;\r\nif ( ! F_46 ( & V_330 . V_120 ,\r\nF_47 ( 20000 ) ) ) {\r\nF_39 ( L_2 ,\r\nV_134 ) ;\r\nV_56 = - V_123 ;\r\n} else {\r\nV_56 = ( ( V_330 . V_121 . V_168 == V_337 ) ? 0 : - V_123 ) ;\r\n}\r\nif ( ! V_56 )\r\n* V_33 = V_330 . V_121 . V_33 ;\r\nF_33 ( & V_330 . V_79 ) ;\r\nreturn V_56 ;\r\n}\r\nint F_98 ( T_2 V_328 , T_2 V_32 , T_2 * V_33 , T_2 * V_35 , T_2 V_329 )\r\n{\r\nint V_56 ;\r\nif ( V_329 != 1 )\r\nreturn - V_47 ;\r\nF_31 ( & V_330 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 5 ) )\r\nF_8 () ;\r\nF_17 ( ~ * V_35 , ( V_41 + V_331 ) ) ;\r\nF_17 ( F_99 ( V_328 ) , ( V_41 + V_332 ) ) ;\r\nF_17 ( V_333 , ( V_41 + V_334 ) ) ;\r\nF_17 ( V_32 , ( V_41 + V_335 ) ) ;\r\nF_17 ( * V_33 , ( V_41 + V_336 ) ) ;\r\nF_2 ( F_23 ( 5 ) , V_87 ) ;\r\nif ( ! F_46 ( & V_330 . V_120 ,\r\nF_47 ( 20000 ) ) ) {\r\nF_39 ( L_2 ,\r\nV_134 ) ;\r\nV_56 = - V_123 ;\r\n} else {\r\nV_56 = ( ( V_330 . V_121 . V_168 == V_338 ) ? 0 : - V_123 ) ;\r\n}\r\nF_33 ( & V_330 . V_79 ) ;\r\nreturn V_56 ;\r\n}\r\nint F_100 ( T_2 V_328 , T_2 V_32 , T_2 * V_33 , T_2 V_329 )\r\n{\r\nT_2 V_35 = ~ 0 ;\r\nreturn F_98 ( V_328 , V_32 , V_33 , & V_35 , V_329 ) ;\r\n}\r\nint F_101 ( void )\r\n{\r\nT_1 V_36 ;\r\nint V_203 = 0 ;\r\nF_31 ( & V_78 . V_339 ) ;\r\nV_36 = F_3 ( V_340 ) ;\r\nif ( V_36 & V_341 )\r\ngoto V_72;\r\nF_102 ( & V_342 , 1 ) ;\r\nV_36 |= V_343 ;\r\nF_2 ( V_36 , V_340 ) ;\r\nF_4 ( 31 ) ;\r\nV_36 |= V_341 ;\r\nF_2 ( V_36 , V_340 ) ;\r\nif ( ! F_46 ( & V_78 . V_344 ,\r\nF_47 ( 5000 ) ) ) {\r\nF_103 ( L_3 ,\r\nV_134 ) ;\r\nV_203 = - V_345 ;\r\n}\r\nV_72:\r\nF_33 ( & V_78 . V_339 ) ;\r\nreturn V_203 ;\r\n}\r\nvoid F_104 ( void )\r\n{\r\nT_1 V_36 ;\r\nF_31 ( & V_78 . V_339 ) ;\r\nV_36 = F_3 ( V_340 ) ;\r\nif ( ! ( V_36 & V_341 ) )\r\ngoto V_72;\r\nF_2 ( ( V_36 & ~ V_341 ) ,\r\nV_340 ) ;\r\nif ( ! F_46 ( & V_78 . V_344 ,\r\nF_47 ( 5000 ) ) ) {\r\nF_103 ( L_3 ,\r\nV_134 ) ;\r\n}\r\nF_102 ( & V_342 , 0 ) ;\r\nV_72:\r\nF_33 ( & V_78 . V_339 ) ;\r\n}\r\nbool F_105 ( void )\r\n{\r\nreturn ( F_106 ( & V_342 ) != 0 ) ;\r\n}\r\nvoid F_107 ( T_4 V_346 )\r\n{\r\nF_87 ( V_346 , ( V_41 + V_347 ) ) ;\r\nF_2 ( 1 , V_348 ) ;\r\n}\r\nT_4 F_108 ( void )\r\n{\r\nreturn F_109 ( V_41 + V_347 ) ;\r\n}\r\nvoid F_110 ( void )\r\n{\r\nF_31 ( & V_114 . V_79 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 1 ) )\r\nF_8 () ;\r\nF_17 ( V_349 , ( V_41 + V_116 ) ) ;\r\nF_2 ( F_23 ( 1 ) , V_87 ) ;\r\nF_32 ( & V_114 . V_120 ) ;\r\nF_33 ( & V_114 . V_79 ) ;\r\n}\r\nstatic void F_111 ( void )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_78 . V_79 , V_21 ) ;\r\nwhile ( F_3 ( V_80 ) & F_23 ( 0 ) )\r\nF_8 () ;\r\nF_17 ( V_350 , ( V_41 + V_82 ) ) ;\r\nF_2 ( F_23 ( 0 ) , V_87 ) ;\r\nF_9 ( & V_78 . V_79 , V_21 ) ;\r\n}\r\nstatic inline void F_112 ( T_2 V_215 , T_2 V_89 )\r\n{\r\nF_113 ( L_4 ,\r\nV_89 , V_215 ) ;\r\n}\r\nstatic bool F_114 ( void )\r\n{\r\nbool V_56 ;\r\nT_1 V_351 ;\r\nunsigned int V_215 ;\r\nT_2 V_89 ;\r\nV_89 = F_15 ( V_41 + V_352 ) ;\r\nswitch ( V_89 ) {\r\ncase V_353 :\r\ncase V_354 :\r\nif ( F_15 ( V_41 + V_108 ) & 1 )\r\nV_351 = F_3 ( V_41 + V_355 ) ;\r\nelse\r\nV_351 = F_3 ( V_41 + V_356 ) ;\r\nif ( V_351 & ( V_99 | V_100 ) )\r\nF_115 ( & V_78 . V_344 ) ;\r\nif ( V_351 & V_357 )\r\nF_115 ( & V_186 . V_193 ) ;\r\nV_351 &= V_78 . V_96 . V_97 ;\r\nfor ( V_215 = 0 ; V_215 < V_358 ; V_215 ++ ) {\r\nif ( V_351 & V_359 [ V_215 ] )\r\nF_116 ( F_117 ( V_360 , V_215 ) ) ;\r\n}\r\nV_56 = true ;\r\nbreak;\r\ndefault:\r\nF_112 ( 0 , V_89 ) ;\r\nV_56 = false ;\r\nbreak;\r\n}\r\nF_2 ( F_23 ( 0 ) , V_361 ) ;\r\nreturn V_56 ;\r\n}\r\nstatic bool F_118 ( void )\r\n{\r\nV_114 . V_121 . V_89 = F_15 ( V_41 + V_116 ) ;\r\nV_114 . V_121 . V_122 = F_15 ( V_41 +\r\nV_124 ) ;\r\nV_114 . V_121 . V_135 = F_15 ( V_41 +\r\nV_140 ) ;\r\nV_114 . V_121 . V_143 = F_15 ( V_41 +\r\nV_362 ) ;\r\nF_2 ( F_23 ( 1 ) , V_361 ) ;\r\nF_115 ( & V_114 . V_120 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_119 ( void )\r\n{\r\nV_163 . V_121 . V_168 = F_15 ( V_41 + V_363 ) ;\r\nF_2 ( F_23 ( 2 ) , V_361 ) ;\r\nF_115 ( & V_163 . V_120 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_120 ( void )\r\n{\r\nF_2 ( F_23 ( 3 ) , V_361 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_121 ( void )\r\n{\r\nT_2 V_89 ;\r\nbool V_364 = true ;\r\nV_89 = F_15 ( V_41 + V_287 ) ;\r\nswitch ( V_89 ) {\r\ncase V_286 :\r\ncase V_295 :\r\ncase V_303 :\r\ncase V_305 :\r\ncase V_318 :\r\ncase V_322 :\r\ncase V_323 :\r\ncase V_326 :\r\ncase V_324 :\r\nbreak;\r\ndefault:\r\nF_112 ( 4 , V_89 ) ;\r\nV_364 = false ;\r\nbreak;\r\n}\r\nF_2 ( F_23 ( 4 ) , V_361 ) ;\r\nif ( V_364 )\r\nF_115 ( & V_285 . V_120 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_122 ( void )\r\n{\r\nV_330 . V_121 . V_168 = F_15 ( V_41 + V_365 ) ;\r\nV_330 . V_121 . V_33 = F_15 ( V_41 + V_366 ) ;\r\nF_2 ( F_23 ( 5 ) , V_361 ) ;\r\nF_115 ( & V_330 . V_120 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_123 ( void )\r\n{\r\nF_2 ( F_23 ( 6 ) , V_361 ) ;\r\nreturn false ;\r\n}\r\nstatic bool F_124 ( void )\r\n{\r\nF_2 ( F_23 ( 7 ) , V_361 ) ;\r\nreturn false ;\r\n}\r\nstatic T_6 F_125 ( int V_367 , void * V_368 )\r\n{\r\nT_1 V_57 ;\r\nT_2 V_215 ;\r\nT_6 V_56 ;\r\nV_57 = ( F_3 ( V_369 ) & V_370 ) ;\r\nif ( F_126 ( ! V_57 ) )\r\nreturn V_371 ;\r\nV_56 = V_372 ;\r\nfor ( V_215 = 0 ; V_57 ; V_215 ++ ) {\r\nif ( V_57 & F_23 ( V_215 ) ) {\r\nV_57 -= F_23 ( V_215 ) ;\r\nif ( V_373 [ V_215 ] ( ) )\r\nV_56 = V_374 ;\r\n}\r\n}\r\nreturn V_56 ;\r\n}\r\nstatic T_6 F_127 ( int V_367 , void * V_368 )\r\n{\r\nF_111 () ;\r\nreturn V_372 ;\r\n}\r\nstatic void F_128 ( struct V_375 * V_120 )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_78 . V_79 , V_21 ) ;\r\nF_25 () ;\r\nF_9 ( & V_78 . V_79 , V_21 ) ;\r\n}\r\nstatic void F_129 ( struct V_376 * V_235 )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_78 . V_377 , V_21 ) ;\r\nV_78 . V_96 . V_97 &= ~ V_359 [ V_235 -> V_378 ] ;\r\nF_9 ( & V_78 . V_377 , V_21 ) ;\r\nif ( V_235 -> V_367 != V_379 )\r\nF_130 ( & V_78 . V_380 ) ;\r\n}\r\nstatic void F_131 ( struct V_376 * V_235 )\r\n{\r\nunsigned long V_21 ;\r\nF_7 ( & V_78 . V_377 , V_21 ) ;\r\nV_78 . V_96 . V_97 |= V_359 [ V_235 -> V_378 ] ;\r\nF_9 ( & V_78 . V_377 , V_21 ) ;\r\nif ( V_235 -> V_367 != V_379 )\r\nF_130 ( & V_78 . V_380 ) ;\r\n}\r\nstatic void F_132 ( struct V_376 * V_235 )\r\n{\r\n}\r\nstatic T_7 char * F_133 ( T_1 V_381 )\r\n{\r\nswitch ( V_381 ) {\r\ncase V_382 :\r\nreturn L_5 ;\r\ncase V_383 :\r\nreturn L_6 ;\r\ncase V_384 :\r\nreturn L_7 ;\r\ncase V_385 :\r\nreturn L_8 ;\r\ncase V_386 :\r\nreturn L_9 ;\r\ncase V_387 :\r\nreturn L_10 ;\r\ncase V_388 :\r\nreturn L_11 ;\r\ncase V_389 :\r\nreturn L_12 ;\r\ncase V_390 :\r\nreturn L_13 ;\r\ncase V_391 :\r\nreturn L_14 ;\r\ncase V_392 :\r\nreturn L_15 ;\r\ncase V_393 :\r\nreturn L_16 ;\r\ncase V_394 :\r\nreturn L_17 ;\r\ncase V_395 :\r\nreturn L_18 ;\r\ncase V_396 :\r\nreturn L_19 ;\r\ncase V_397 :\r\nreturn L_20 ;\r\ncase V_398 :\r\nreturn L_21 ;\r\ndefault:\r\nreturn L_22 ;\r\n}\r\n}\r\nstatic int F_134 ( struct V_399 * V_235 , unsigned int V_400 ,\r\nT_8 V_378 )\r\n{\r\nF_135 ( V_400 , & V_401 ,\r\nV_402 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_136 ( struct V_403 * V_404 )\r\n{\r\nint V_1 ;\r\nV_360 = F_137 (\r\nV_404 , V_358 , 0 ,\r\n& V_405 , NULL ) ;\r\nif ( ! V_360 ) {\r\nF_39 ( L_23 ) ;\r\nreturn - V_406 ;\r\n}\r\nfor ( V_1 = 0 ; V_1 < V_358 ; V_1 ++ )\r\nF_138 ( V_360 , V_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_139 ( struct V_407 * V_408 ,\r\nT_1 V_409 )\r\n{\r\nstruct V_410 * V_411 ;\r\nvoid T_3 * V_412 ;\r\nT_1 V_40 ;\r\nV_411 = F_140 ( V_408 , V_413 ,\r\nL_24 ) ;\r\nif ( ! V_411 ) {\r\nF_141 ( & V_408 -> V_414 ,\r\nL_25 ) ;\r\nreturn;\r\n}\r\nV_412 = F_142 ( V_411 -> V_415 , F_143 ( V_411 ) ) ;\r\nif ( ! V_412 ) {\r\nF_141 ( & V_408 -> V_414 , L_26 ) ;\r\nreturn;\r\n}\r\nV_40 = F_3 ( V_412 + V_409 ) ;\r\nV_38 . V_40 . V_381 = ( V_40 & 0xFF ) ;\r\nV_38 . V_40 . V_416 = ( V_40 >> 8 ) & 0xFF ;\r\nV_38 . V_40 . V_417 = ( V_40 >> 16 ) & 0xFF ;\r\nV_38 . V_40 . V_418 = ( V_40 >> 24 ) & 0xFF ;\r\nstrncpy ( V_38 . V_40 . V_419 ,\r\nF_133 ( V_38 . V_40 . V_381 ) ,\r\nV_420 ) ;\r\nV_38 . V_39 = true ;\r\nF_144 ( L_27 ,\r\nV_38 . V_40 . V_419 ,\r\nV_38 . V_40 . V_381 ,\r\nV_38 . V_40 . V_416 ,\r\nV_38 . V_40 . V_417 ,\r\nV_38 . V_40 . V_418 ) ;\r\nF_145 ( V_412 ) ;\r\n}\r\nvoid T_7 F_146 ( T_1 V_421 , T_1 V_329 )\r\n{\r\nV_26 = F_142 ( V_421 , V_329 ) ;\r\nif ( ! V_26 )\r\nF_39 ( L_28 , V_134 ) ;\r\nF_147 ( & V_78 . V_79 ) ;\r\nF_147 ( & V_78 . V_377 ) ;\r\nF_148 ( & V_78 . V_339 ) ;\r\nF_149 ( & V_78 . V_344 ) ;\r\nF_148 ( & V_114 . V_79 ) ;\r\nF_149 ( & V_114 . V_120 ) ;\r\nV_114 . V_135 = V_118 ;\r\nF_148 ( & V_163 . V_79 ) ;\r\nF_149 ( & V_163 . V_120 ) ;\r\nF_147 ( & V_163 . V_181 ) ;\r\nF_147 ( & V_186 . V_79 ) ;\r\nF_148 ( & V_186 . V_187 ) ;\r\nF_149 ( & V_186 . V_193 ) ;\r\nF_148 ( & V_285 . V_79 ) ;\r\nF_149 ( & V_285 . V_120 ) ;\r\nF_148 ( & V_330 . V_79 ) ;\r\nF_149 ( & V_330 . V_120 ) ;\r\nF_150 ( & V_78 . V_380 , F_128 ) ;\r\n}\r\nstatic void T_7 F_151 ( void )\r\n{\r\nT_1 V_36 ;\r\nV_36 = F_3 ( V_422 ) ;\r\nV_36 &= ~ ( V_423 |\r\nV_424 ) ;\r\nF_2 ( V_36 , ( V_422 ) ) ;\r\n}\r\nstatic void F_152 ( void )\r\n{\r\nif ( F_14 () ) {\r\nV_425 [ 3 ] . V_276 = 1000000 ;\r\nV_425 [ 3 ] . V_280 = V_426 ;\r\n}\r\n}\r\nstatic int F_153 ( struct V_427 * V_428 ,\r\nstruct V_429 * V_430 )\r\n{\r\nstruct V_403 * V_404 ;\r\nstruct V_410 V_431 ;\r\nconst struct V_432 V_433 = {\r\n. V_434 = L_29 ,\r\n. V_435 = L_30 ,\r\n. V_321 = V_436 ,\r\n. V_437 = V_430 ,\r\n. V_438 = sizeof( struct V_429 ) ,\r\n. V_439 = & V_431 ,\r\n. V_440 = 1 ,\r\n} ;\r\nif ( ! V_428 -> V_441 )\r\nreturn - V_442 ;\r\nF_154 (parent->of_node, np) {\r\nif ( F_155 ( V_404 , V_433 . V_435 ) )\r\nbreak;\r\n}\r\nif ( ! V_404 ) {\r\nF_156 ( V_428 , L_31 ) ;\r\nreturn - V_442 ;\r\n}\r\nF_157 ( V_404 , & V_431 , 1 ) ;\r\nreturn F_158 ( V_428 , 0 , & V_433 , 1 , NULL , 0 , NULL ) ;\r\n}\r\nstatic int F_159 ( struct V_407 * V_408 )\r\n{\r\nstruct V_403 * V_404 = V_408 -> V_414 . V_441 ;\r\nstruct V_443 * V_430 = F_160 ( & V_408 -> V_414 ) ;\r\nint V_367 = 0 , V_444 = 0 ;\r\nstruct V_410 * V_411 ;\r\nV_411 = F_140 ( V_408 , V_413 , L_32 ) ;\r\nif ( ! V_411 ) {\r\nF_141 ( & V_408 -> V_414 , L_33 ) ;\r\nreturn - V_47 ;\r\n}\r\nV_26 = F_161 ( & V_408 -> V_414 , V_411 -> V_415 , F_143 ( V_411 ) ) ;\r\nif ( ! V_26 ) {\r\nF_141 ( & V_408 -> V_414 ,\r\nL_34 ) ;\r\nreturn - V_445 ;\r\n}\r\nF_151 () ;\r\nF_139 ( V_408 , V_430 -> V_409 ) ;\r\nV_411 = F_140 ( V_408 , V_413 , L_35 ) ;\r\nif ( ! V_411 ) {\r\nF_141 ( & V_408 -> V_414 , L_36 ) ;\r\nreturn - V_47 ;\r\n}\r\nV_41 = F_161 ( & V_408 -> V_414 , V_411 -> V_415 ,\r\nF_143 ( V_411 ) ) ;\r\nif ( ! V_41 ) {\r\nF_141 ( & V_408 -> V_414 ,\r\nL_37 ) ;\r\nreturn - V_445 ;\r\n}\r\nF_2 ( V_370 , V_361 ) ;\r\nV_367 = F_162 ( V_408 , 0 ) ;\r\nif ( V_367 <= 0 ) {\r\nF_141 ( & V_408 -> V_414 , L_38 ) ;\r\nreturn V_367 ;\r\n}\r\nV_444 = F_163 ( V_367 , F_125 ,\r\nF_127 , V_446 , L_32 , NULL ) ;\r\nif ( V_444 < 0 ) {\r\nF_39 ( L_39 ) ;\r\nreturn V_444 ;\r\n}\r\nF_136 ( V_404 ) ;\r\nF_164 ( V_283 ) ;\r\nF_152 () ;\r\nV_444 = F_158 ( & V_408 -> V_414 , 0 , V_447 ,\r\nF_38 ( V_447 ) , NULL , 0 , V_360 ) ;\r\nif ( V_444 ) {\r\nF_39 ( L_40 ) ;\r\nreturn V_444 ;\r\n}\r\nif ( ! F_165 ( L_41 ) ) {\r\nV_444 = F_158 ( & V_408 -> V_414 , 0 , V_448 ,\r\nF_38 ( V_448 ) , NULL , 0 ,\r\nV_360 ) ;\r\nif ( V_444 ) {\r\nF_166 ( & V_408 -> V_414 ) ;\r\nF_39 ( L_40 ) ;\r\nreturn V_444 ;\r\n}\r\n}\r\nV_444 = F_153 ( & V_408 -> V_414 , V_430 -> V_449 ) ;\r\nif ( V_444 ) {\r\nF_166 ( & V_408 -> V_414 ) ;\r\nF_39 ( L_42 ) ;\r\nreturn V_444 ;\r\n}\r\nF_144 ( L_43 ) ;\r\nreturn V_444 ;\r\n}\r\nstatic int T_7 F_167 ( void )\r\n{\r\nreturn F_168 ( & V_450 ) ;\r\n}
