{
  "module_name": "cache.json",
  "hash_id": "144bc8a1420b92443f1855f667850cfdd0c28e3b31b2d857c1476661e42aa77d",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/alderlaken/cache.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Counts the number of cacheable memory requests that miss in the LLC. Counts on a per core basis.\",\n        \"EventCode\": \"0x2e\",\n        \"EventName\": \"LONGEST_LAT_CACHE.MISS\",\n        \"PublicDescription\": \"Counts the number of cacheable memory requests that miss in the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cacheable memory requests that access the LLC. Counts on a per core basis.\",\n        \"EventCode\": \"0x2e\",\n        \"EventName\": \"LONGEST_LAT_CACHE.REFERENCE\",\n        \"PublicDescription\": \"Counts the number of cacheable memory requests that access the Last Level Cache (LLC). Requests include demand loads, reads for ownership (RFO), instruction fetches and L1 HW prefetches. If the platform has an L3 cache, the LLC is the L3 cache, otherwise it is the L2 cache. Counts on a per core basis.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x4f\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"MEM_BOUND_STALLS.IFETCH\",\n        \"PublicDescription\": \"Counts the number of cycles the core is stalled due to an instruction cache or translation lookaside buffer (TLB) miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x38\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in DRAM or MMIO (Non-DRAM).\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"MEM_BOUND_STALLS.IFETCH_DRAM_HIT\",\n        \"PublicDescription\": \"Counts the number of cycles the core is stalled due to an instruction cache or translation lookaside buffer (TLB) miss which hit in DRAM or MMIO (non-DRAM).\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the L2 cache.\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"MEM_BOUND_STALLS.IFETCH_L2_HIT\",\n        \"PublicDescription\": \"Counts the number of cycles the core is stalled due to an instruction cache or Translation Lookaside Buffer (TLB) miss which hit in the L2 cache.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to an instruction cache or TLB miss which hit in the LLC or other core with HITE/F/M.\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"MEM_BOUND_STALLS.IFETCH_LLC_HIT\",\n        \"PublicDescription\": \"Counts the number of cycles the core is stalled due to an instruction cache or Translation Lookaside Buffer (TLB) miss which hit in the Last Level Cache (LLC) or other core with HITE/F/M.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to a demand load miss which hit in the L2, LLC, DRAM or MMIO (Non-DRAM).\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"MEM_BOUND_STALLS.LOAD\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x7\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to a demand load miss which hit in DRAM or MMIO (Non-DRAM).\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"MEM_BOUND_STALLS.LOAD_DRAM_HIT\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to a demand load which hit in the L2 cache.\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"MEM_BOUND_STALLS.LOAD_L2_HIT\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles the core is stalled due to a demand load which hit in the LLC or other core with HITE/F/M.\",\n        \"EventCode\": \"0x34\",\n        \"EventName\": \"MEM_BOUND_STALLS.LOAD_LLC_HIT\",\n        \"PublicDescription\": \"Counts the number of cycles the core is stalled due to a demand load which hit in the Last Level Cache (LLC) or other core with HITE/F/M.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of load uops retired that hit in DRAM.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.DRAM_HIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of load uops retired that hit in the L2 cache.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L2_HIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of load uops retired that hit in the L3 cache.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd1\",\n        \"EventName\": \"MEM_LOAD_UOPS_RETIRED.L3_HIT\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that uops are blocked for any of the following reasons:  load buffer, store buffer or RSV full.\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"MEM_SCHEDULER_BLOCK.ALL\",\n        \"SampleAfterValue\": \"20003\",\n        \"UMask\": \"0x7\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that uops are blocked due to a load buffer full condition.\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"MEM_SCHEDULER_BLOCK.LD_BUF\",\n        \"SampleAfterValue\": \"20003\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that uops are blocked due to an RSV full condition.\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"MEM_SCHEDULER_BLOCK.RSV\",\n        \"SampleAfterValue\": \"20003\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of cycles that uops are blocked due to a store buffer full condition.\",\n        \"EventCode\": \"0x04\",\n        \"EventName\": \"MEM_SCHEDULER_BLOCK.ST_BUF\",\n        \"SampleAfterValue\": \"20003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of load uops retired.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.ALL_LOADS\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts the total number of load uops retired.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x81\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of store uops retired.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.ALL_STORES\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts the total number of store uops retired.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x82\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 128 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_128\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x80\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 128 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled. If a PEBS record is generated, will populate the PEBS Latency and PEBS Data Source fields accordingly.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 16 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_16\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x10\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 16 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled. If a PEBS record is generated, will populate the PEBS Latency and PEBS Data Source fields accordingly.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 256 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_256\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x100\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 256 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled. If a PEBS record is generated, will populate the PEBS Latency and PEBS Data Source fields accordingly.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 32 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_32\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x20\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 32 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled. If a PEBS record is generated, will populate the PEBS Latency and PEBS Data Source fields accordingly.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 4 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_4\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x4\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 4 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled. If a PEBS record is generated, will populate the PEBS Latency and PEBS Data Source fields accordingly.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 512 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_512\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x200\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 512 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled. If a PEBS record is generated, will populate the PEBS Latency and PEBS Data Source fields accordingly.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 64 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_64\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x40\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 64 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled. If a PEBS record is generated, will populate the PEBS Latency and PEBS Data Source fields accordingly.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 8 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.LOAD_LATENCY_GT_8\",\n        \"MSRIndex\": \"0x3F6\",\n        \"MSRValue\": \"0x8\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts the number of tagged loads with an instruction latency that exceeds or equals the threshold of 8 cycles as defined in MEC_CR_PEBS_LD_LAT_THRESHOLD (3F6H). Only counts with PEBS enabled. If a PEBS record is generated, will populate the PEBS Latency and PEBS Data Source fields accordingly.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x5\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of retired split load uops.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.SPLIT_LOADS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of stores uops retired. Counts with or without PEBS enabled.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_UOPS_RETIRED.STORE_LATENCY\",\n        \"PEBS\": \"2\",\n        \"PublicDescription\": \"Counts the number of stores uops retired. Counts with or without PEBS enabled. If PEBS is enabled and a PEBS record is generated, will populate PEBS Latency and PEBS Data Source fields accordingly.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x6\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that were supplied by the L3 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OCR.DEMAND_DATA_RD.L3_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3F803C0001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10003C0001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, but no data was forwarded.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_NO_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x4003C0001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand data reads that were supplied by the L3 cache where a snoop was sent, the snoop hit, and non-modified data was forwarded.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OCR.DEMAND_DATA_RD.L3_HIT.SNOOP_HIT_WITH_FWD\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x8003C0001\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OCR.DEMAND_RFO.L3_HIT\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x3F803C0002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts demand reads for ownership (RFO) and software prefetches for exclusive ownership (PREFETCHW) that were supplied by the L3 cache where a snoop was sent, the snoop hit, and modified data was forwarded.\",\n        \"EventCode\": \"0xB7\",\n        \"EventName\": \"OCR.DEMAND_RFO.L3_HIT.SNOOP_HITM\",\n        \"MSRIndex\": \"0x1a6,0x1a7\",\n        \"MSRValue\": \"0x10003C0002\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Counts the number of issue slots every cycle that were not delivered by the frontend due to instruction cache misses.\",\n        \"EventCode\": \"0x71\",\n        \"EventName\": \"TOPDOWN_FE_BOUND.ICACHE\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x20\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}