// Seed: 792035018
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  assign module_1.id_0 = 0;
  assign id_2 = 1;
endprogram
module module_1 (
    input supply0 id_0,
    input wire id_1,
    output uwire id_2,
    output wor id_3,
    id_8,
    output tri id_4,
    output tri id_5,
    input tri0 id_6
);
  pmos (-1);
  wire id_9;
  wire id_10;
  always id_8 <= (-1);
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  wire id_11;
endmodule
