;redcode
;assert 1
	SPL -0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	SLT 12, @10
	ADD 271, 60
	SUB @-127, 100
	DJN <-30, 509
	DJN <-30, 509
	SPL <121, @107
	SUB @1, @2
	DJN -1, @-20
	SUB @-127, 100
	SLT 30, 909
	SUB @-127, 100
	SUB #12, @1
	SUB @1, @2
	DAT #-861, #-20
	CMP @1, @2
	SUB @-127, 100
	SUB @127, @106
	SUB @127, @106
	ADD 271, 60
	ADD 30, 9
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	MOV -7, <-20
	ADD 30, 9
	ADD 30, 9
	SPL 0, <402
	SPL @300, 90
	SUB #12, @-227
	SUB <62, @22
	SUB -7, <-120
	CMP -207, <-120
	DAT #-127, #100
	SPL 0, <402
	SLT #10, 6
	DAT #0, #-1
	SPL <12, @30
	DAT #0, #-1
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @1, @2
	ADD 30, 9
	DJN -1, @-20
	SUB @-127, 100
