<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Daniel Ng | Electrical Engineering</title>
  <link rel="stylesheet" href="style.css" />
</head>
<body>

  <nav class="navbar">
    <div class="nav-container">
      <a href="#" class="nav-logo">DANIEL NG</a>
      <div class="nav-links">
        <a href="#norsat">Experience</a>
        <a href="#formula">Formula UBC</a>
        <a href="#riscv">RISC-V CPU</a>
        <a href="Daniel_Ng_Resume.pdf" target="_blank" class="nav-resume">Resume</a>
      </div>
    </div>
  </nav>

  <div class="scroll-container">
    <section class="page hero">
      <div class="content fade-in">
        <h1>Daniel Ng</h1>
        <p class="subtitle">Electrical Engineering @ UBC</p>
        <div class="button-group">
          <a href="#norsat" class="btn btn-primary">View Portfolio</a>
          <a href="Daniel_Ng_Resume.pdf" target="_blank" class="btn btn-secondary">Resume</a>
        </div>
      </div>
    </section>

    <section id="norsat" class="page project-page">
      <div class="grid-container">
        <div class="text-side fade-up">
          <h2 class="section-label">Professional Experience</h2>
          <h3>Hardware Intern | Norsat International Inc.</h3>
          <p class="date">June 2025 – August 2025</p>
          <ul class="bullet-list">
            <li>Characterized 20+ Ku-Band Block-Up Converters (40W–80W) using Keysight PNA-X VNAs and Signal Analyzers to verify hardware parameters.</li>
            <li>Performed RF power calibration by sweeping DAC codes controlling voltage-variable attenuation and PA bias.</li>
            <li>Executed fine-pitch SMT and THT soldering on MMIC chips and PCBA-level rework.</li>
            <li>Troubleshot SSPA boards by rectifying DC bias instability and RF path discontinuities.</li>
          </ul>
        </div>
        <div class="image-side pop-in">
          <div class="image-box">
             <div class="img-label">RF Characterization Setup</div>
          </div>
        </div>
      </div>
    </section>

    <section id="formula" class="page project-page">
      <div class="grid-container reversed">
        <div class="text-side fade-up">
          <h2 class="section-label">Formula UBC Racing</h2>
          <h3>Project Lead: Laser Timing Gates</h3>
          <p class="date">September 2025 – Present</p>
          <ul class="bullet-list">
            <li>Leading the full design cycle of a 650 nm laser gate receiver in Altium Designer.</li>
            <li>Developing a custom analog front end with a photodiode, transimpedance amplifier (TIA), and Schmitt trigger.</li>
            <li>Calibrated adjustable hysteresis to target 20dB SNR and BER < 10⁻⁷ for ESP32-S3 data integrity.</li>
          </ul>
        </div>
        <div class="image-side pop-in">
          <div class="image-box">
            <div class="img-label">Altium PCB Layout</div>
          </div>
        </div>
      </div>
    </section>

    <section id="riscv" class="page project-page">
      <div class="grid-container">
        <div class="text-side fade-up">
          <h2 class="section-label">Digital Design</h2>
          <h3>RISC-V Single Cycle CPU</h3>
          <p class="date">December 2025</p>
          <ul class="bullet-list">
            <li>Architected a 10-instruction RISC-V processor in System Verilog with memory-mapped I/O for Altera's DE10-Lite.</li>
            <li>Implemented a functional register file, ALU, and control unit.</li>
            <li>Verified timing datapath and instruction-level correctness using assertion-based verification in Questa.</li>
          </ul>
        </div>
        <div class="image-side pop-in">
          <div class="image-box">
            <div class="img-label">RISC-V Datapath Traces</div>
          </div>
        </div>
      </div>
    </section>
  </div>

</body>
</html>
