arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	total_power	routing_power_perc	clock_power_perc	tile_power_perc	
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	common	4.21	odin	100.12 MiB		2.22	102528	-1	-1	3	0.20	-1	-1	34100	-1	52224	68	99	1	0	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	68248	99	130	363	493	1	251	298	12	12	144	clb	auto	27.9 MiB	0.07	2086	873	75918	23929	39390	12599	66.6 MiB	0.13	0.00	2.81842	2.17528	-220.25	-2.17528	2.17528	0.09	0.00057296	0.000536541	0.045254	0.042348	-1	-1	-1	-1	32	1783	21	5.66058e+06	4.21279e+06	281316.	1953.58	0.21	0.115911	0.106856	11950	52952	-1	1569	8	475	592	37949	12971	2.62567	2.62567	-236.989	-2.62567	0	0	345702.	2400.71	0.01	0.02	0.03	-1	-1	0.01	0.0148651	0.0139996	0.008359	0.1947	0.06177	0.7435	
k6_frac_N10_mem32K_40nm.xml	diffeq1.v	common	7.33	odin	87.38 MiB		2.02	89472	-1	-1	15	0.28	-1	-1	34648	-1	54320	39	162	0	5	success	v8.0.0-12648-g259ceba57-dirty	release IPO VTR_ASSERT_LEVEL=2	Clang 18.1.3 on Linux-6.8.0-58-generic x86_64	2025-05-06T12:34:13	betzgrp-wintermute	/home/zhan6738/VTR/vtr-verilog-to-routing/vtr_flow/tasks	72896	162	96	999	932	1	692	302	16	16	256	mult_36	auto	31.6 MiB	0.22	9298	5609	93406	28941	57235	7230	71.2 MiB	0.37	0.01	25.0935	21.2697	-1792.21	-21.2697	21.2697	0.17	0.00167786	0.00157594	0.166256	0.156124	-1	-1	-1	-1	42	13435	49	1.21132e+07	4.08187e+06	666210.	2602.38	1.63	0.455209	0.425126	24208	131534	-1	10212	18	3382	6827	1034510	307036	22.5724	22.5724	-1934.15	-22.5724	0	0	835850.	3265.04	0.02	0.20	0.07	-1	-1	0.02	0.0801778	0.0759457	0.00765	0.3347	0.01582	0.6495	
